
TimeCompareUnit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007e74  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407e74  00407e74  00017e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e8  20400000  00407e7c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000108  204009e8  00408864  000209e8  2**2
                  ALLOC
  4 .stack        00000400  20400af0  0040896c  000209e8  2**0
                  ALLOC
  5 .heap         00000200  20400ef0  00408d6c  000209e8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a16  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001979c  00000000  00000000  00020a6f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000303c  00000000  00000000  0003a20b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000058cd  00000000  00000000  0003d247  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a30  00000000  00000000  00042b14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ba0  00000000  00000000  00043544  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000207ca  00000000  00000000  000440e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c457  00000000  00000000  000648ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000999f5  00000000  00000000  00070d05  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000294c  00000000  00000000  0010a6fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 0e 40 20 49 08 40 00 47 08 40 00 47 08 40 00     ..@ I.@.G.@.G.@.
  400010:	47 08 40 00 47 08 40 00 47 08 40 00 00 00 00 00     G.@.G.@.G.@.....
	...
  40002c:	47 08 40 00 47 08 40 00 00 00 00 00 47 08 40 00     G.@.G.@.....G.@.
  40003c:	1d 10 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  40004c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40005c:	47 08 40 00 47 08 40 00 00 00 00 00 e9 04 40 00     G.@.G.@.......@.
  40006c:	fd 04 40 00 11 05 40 00 47 08 40 00 47 08 40 00     ..@...@.G.@.G.@.
  40007c:	47 08 40 00 25 05 40 00 39 05 40 00 47 08 40 00     G.@.%.@.9.@.G.@.
  40008c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40009c:	09 0b 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  4000ac:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000bc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000cc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000dc:	f9 0a 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  4000ec:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000fc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40010c:	47 08 40 00 47 08 40 00 00 00 00 00 00 00 00 00     G.@.G.@.........
  40011c:	00 00 00 00 47 08 40 00 47 08 40 00 47 08 40 00     ....G.@.G.@.G.@.
  40012c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40013c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40014c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40015c:	47 08 40 00 47 08 40 00 47 08 40 00                 G.@.G.@.G.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009e8 	.word	0x204009e8
  400184:	00000000 	.word	0x00000000
  400188:	00407e7c 	.word	0x00407e7c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00407e7c 	.word	0x00407e7c
  4001c8:	204009ec 	.word	0x204009ec
  4001cc:	00407e7c 	.word	0x00407e7c
  4001d0:	00000000 	.word	0x00000000

004001d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001d4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001d6:	4810      	ldr	r0, [pc, #64]	; (400218 <sysclk_init+0x44>)
  4001d8:	4b10      	ldr	r3, [pc, #64]	; (40021c <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001dc:	213e      	movs	r1, #62	; 0x3e
  4001de:	2000      	movs	r0, #0
  4001e0:	4b0f      	ldr	r3, [pc, #60]	; (400220 <sysclk_init+0x4c>)
  4001e2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001e4:	4c0f      	ldr	r4, [pc, #60]	; (400224 <sysclk_init+0x50>)
  4001e6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001e8:	2800      	cmp	r0, #0
  4001ea:	d0fc      	beq.n	4001e6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001ec:	4b0e      	ldr	r3, [pc, #56]	; (400228 <sysclk_init+0x54>)
  4001ee:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <sysclk_init+0x58>)
  4001f2:	4b0f      	ldr	r3, [pc, #60]	; (400230 <sysclk_init+0x5c>)
  4001f4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001f6:	4c0f      	ldr	r4, [pc, #60]	; (400234 <sysclk_init+0x60>)
  4001f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001fa:	2800      	cmp	r0, #0
  4001fc:	d0fc      	beq.n	4001f8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001fe:	2002      	movs	r0, #2
  400200:	4b0d      	ldr	r3, [pc, #52]	; (400238 <sysclk_init+0x64>)
  400202:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400204:	2010      	movs	r0, #16
  400206:	4b0d      	ldr	r3, [pc, #52]	; (40023c <sysclk_init+0x68>)
  400208:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40020a:	4b0d      	ldr	r3, [pc, #52]	; (400240 <sysclk_init+0x6c>)
  40020c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40020e:	480d      	ldr	r0, [pc, #52]	; (400244 <sysclk_init+0x70>)
  400210:	4b02      	ldr	r3, [pc, #8]	; (40021c <sysclk_init+0x48>)
  400212:	4798      	blx	r3
  400214:	bd10      	pop	{r4, pc}
  400216:	bf00      	nop
  400218:	07270e00 	.word	0x07270e00
  40021c:	00400a1d 	.word	0x00400a1d
  400220:	0040066d 	.word	0x0040066d
  400224:	004006c1 	.word	0x004006c1
  400228:	004006d1 	.word	0x004006d1
  40022c:	20183f01 	.word	0x20183f01
  400230:	400e0600 	.word	0x400e0600
  400234:	004006e1 	.word	0x004006e1
  400238:	004005d1 	.word	0x004005d1
  40023c:	00400609 	.word	0x00400609
  400240:	00400911 	.word	0x00400911
  400244:	08f0d180 	.word	0x08f0d180

00400248 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40024c:	b980      	cbnz	r0, 400270 <_read+0x28>
  40024e:	460c      	mov	r4, r1
  400250:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400252:	2a00      	cmp	r2, #0
  400254:	dd0f      	ble.n	400276 <_read+0x2e>
  400256:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400258:	4e08      	ldr	r6, [pc, #32]	; (40027c <_read+0x34>)
  40025a:	4d09      	ldr	r5, [pc, #36]	; (400280 <_read+0x38>)
  40025c:	6830      	ldr	r0, [r6, #0]
  40025e:	4621      	mov	r1, r4
  400260:	682b      	ldr	r3, [r5, #0]
  400262:	4798      	blx	r3
		ptr++;
  400264:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400266:	42bc      	cmp	r4, r7
  400268:	d1f8      	bne.n	40025c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40026a:	4640      	mov	r0, r8
  40026c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400270:	f04f 38ff 	mov.w	r8, #4294967295
  400274:	e7f9      	b.n	40026a <_read+0x22>
	for (; len > 0; --len) {
  400276:	4680      	mov	r8, r0
  400278:	e7f7      	b.n	40026a <_read+0x22>
  40027a:	bf00      	nop
  40027c:	20400ac4 	.word	0x20400ac4
  400280:	20400abc 	.word	0x20400abc

00400284 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400284:	3801      	subs	r0, #1
  400286:	2802      	cmp	r0, #2
  400288:	d815      	bhi.n	4002b6 <_write+0x32>
{
  40028a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40028e:	460e      	mov	r6, r1
  400290:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400292:	b19a      	cbz	r2, 4002bc <_write+0x38>
  400294:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400296:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002d0 <_write+0x4c>
  40029a:	4f0c      	ldr	r7, [pc, #48]	; (4002cc <_write+0x48>)
  40029c:	f8d8 0000 	ldr.w	r0, [r8]
  4002a0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002a4:	683b      	ldr	r3, [r7, #0]
  4002a6:	4798      	blx	r3
  4002a8:	2800      	cmp	r0, #0
  4002aa:	db0a      	blt.n	4002c2 <_write+0x3e>
  4002ac:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002ae:	3c01      	subs	r4, #1
  4002b0:	d1f4      	bne.n	40029c <_write+0x18>
  4002b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b6:	f04f 30ff 	mov.w	r0, #4294967295
  4002ba:	4770      	bx	lr
	for (; len != 0; --len) {
  4002bc:	4610      	mov	r0, r2
  4002be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4002c2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4002c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ca:	bf00      	nop
  4002cc:	20400ac0 	.word	0x20400ac0
  4002d0:	20400ac4 	.word	0x20400ac4

004002d4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002d4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002da:	4b3b      	ldr	r3, [pc, #236]	; (4003c8 <board_init+0xf4>)
  4002dc:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002de:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  4002e2:	4a3a      	ldr	r2, [pc, #232]	; (4003cc <board_init+0xf8>)
  4002e4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002e6:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  4002ea:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002f0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4002f4:	4b36      	ldr	r3, [pc, #216]	; (4003d0 <board_init+0xfc>)
  4002f6:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4002fa:	f022 0201 	bic.w	r2, r2, #1
  4002fe:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400302:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400306:	f022 0201 	bic.w	r2, r2, #1
  40030a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40030e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400312:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400316:	200a      	movs	r0, #10
  400318:	4c2e      	ldr	r4, [pc, #184]	; (4003d4 <board_init+0x100>)
  40031a:	47a0      	blx	r4
  40031c:	200b      	movs	r0, #11
  40031e:	47a0      	blx	r4
  400320:	200c      	movs	r0, #12
  400322:	47a0      	blx	r4
  400324:	2010      	movs	r0, #16
  400326:	47a0      	blx	r4
  400328:	2011      	movs	r0, #17
  40032a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40032c:	4b2a      	ldr	r3, [pc, #168]	; (4003d8 <board_init+0x104>)
  40032e:	f44f 7280 	mov.w	r2, #256	; 0x100
  400332:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400334:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400338:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40033a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40033e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400342:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400344:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400348:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40034a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40034e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400350:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400352:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400356:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400358:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40035c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40035e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400360:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400364:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400366:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40036a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40036e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400372:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400376:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400378:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40037c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40037e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400380:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400384:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400386:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40038a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40038c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40038e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400392:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400394:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400396:	4a11      	ldr	r2, [pc, #68]	; (4003dc <board_init+0x108>)
  400398:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40039c:	f043 0310 	orr.w	r3, r3, #16
  4003a0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4003a4:	4b0e      	ldr	r3, [pc, #56]	; (4003e0 <board_init+0x10c>)
  4003a6:	2210      	movs	r2, #16
  4003a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4003b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003b8:	4311      	orrs	r1, r2
  4003ba:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4003bc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003be:	4311      	orrs	r1, r2
  4003c0:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003c2:	605a      	str	r2, [r3, #4]
  4003c4:	bd10      	pop	{r4, pc}
  4003c6:	bf00      	nop
  4003c8:	400e1850 	.word	0x400e1850
  4003cc:	5a00080c 	.word	0x5a00080c
  4003d0:	e000ed00 	.word	0xe000ed00
  4003d4:	004006f1 	.word	0x004006f1
  4003d8:	400e1200 	.word	0x400e1200
  4003dc:	40088000 	.word	0x40088000
  4003e0:	400e1000 	.word	0x400e1000

004003e4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4003e4:	f012 0f10 	tst.w	r2, #16
  4003e8:	d012      	beq.n	400410 <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4003ea:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4003ee:	f012 0f20 	tst.w	r2, #32
  4003f2:	d007      	beq.n	400404 <pio_configure_interrupt+0x20>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4003f4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4003f8:	f012 0f40 	tst.w	r2, #64	; 0x40
  4003fc:	d005      	beq.n	40040a <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4003fe:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400402:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400404:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400408:	e7f6      	b.n	4003f8 <pio_configure_interrupt+0x14>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40040a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40040e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400410:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400414:	4770      	bx	lr

00400416 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  400416:	6401      	str	r1, [r0, #64]	; 0x40
  400418:	4770      	bx	lr

0040041a <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40041a:	6441      	str	r1, [r0, #68]	; 0x44
  40041c:	4770      	bx	lr

0040041e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40041e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400420:	4770      	bx	lr

00400422 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400422:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400424:	4770      	bx	lr
	...

00400428 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40042c:	4604      	mov	r4, r0
  40042e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400430:	4b0e      	ldr	r3, [pc, #56]	; (40046c <pio_handler_process+0x44>)
  400432:	4798      	blx	r3
  400434:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400436:	4620      	mov	r0, r4
  400438:	4b0d      	ldr	r3, [pc, #52]	; (400470 <pio_handler_process+0x48>)
  40043a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40043c:	4005      	ands	r5, r0
  40043e:	d013      	beq.n	400468 <pio_handler_process+0x40>
  400440:	4c0c      	ldr	r4, [pc, #48]	; (400474 <pio_handler_process+0x4c>)
  400442:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400446:	e003      	b.n	400450 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400448:	42b4      	cmp	r4, r6
  40044a:	d00d      	beq.n	400468 <pio_handler_process+0x40>
  40044c:	3410      	adds	r4, #16
		while (status != 0) {
  40044e:	b15d      	cbz	r5, 400468 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400450:	6820      	ldr	r0, [r4, #0]
  400452:	4540      	cmp	r0, r8
  400454:	d1f8      	bne.n	400448 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400456:	6861      	ldr	r1, [r4, #4]
  400458:	4229      	tst	r1, r5
  40045a:	d0f5      	beq.n	400448 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40045c:	68e3      	ldr	r3, [r4, #12]
  40045e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400460:	6863      	ldr	r3, [r4, #4]
  400462:	ea25 0503 	bic.w	r5, r5, r3
  400466:	e7ef      	b.n	400448 <pio_handler_process+0x20>
  400468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40046c:	0040041f 	.word	0x0040041f
  400470:	00400423 	.word	0x00400423
  400474:	20400a04 	.word	0x20400a04

00400478 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40047a:	4c18      	ldr	r4, [pc, #96]	; (4004dc <pio_handler_set+0x64>)
  40047c:	6826      	ldr	r6, [r4, #0]
  40047e:	2e06      	cmp	r6, #6
  400480:	d82a      	bhi.n	4004d8 <pio_handler_set+0x60>
  400482:	f04f 0c00 	mov.w	ip, #0
  400486:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400488:	4f15      	ldr	r7, [pc, #84]	; (4004e0 <pio_handler_set+0x68>)
  40048a:	e004      	b.n	400496 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40048c:	3401      	adds	r4, #1
  40048e:	b2e4      	uxtb	r4, r4
  400490:	46a4      	mov	ip, r4
  400492:	42a6      	cmp	r6, r4
  400494:	d309      	bcc.n	4004aa <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400496:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400498:	0125      	lsls	r5, r4, #4
  40049a:	597d      	ldr	r5, [r7, r5]
  40049c:	428d      	cmp	r5, r1
  40049e:	d1f5      	bne.n	40048c <pio_handler_set+0x14>
  4004a0:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4004a4:	686d      	ldr	r5, [r5, #4]
  4004a6:	4295      	cmp	r5, r2
  4004a8:	d1f0      	bne.n	40048c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4004aa:	4d0d      	ldr	r5, [pc, #52]	; (4004e0 <pio_handler_set+0x68>)
  4004ac:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4004b0:	eb05 040e 	add.w	r4, r5, lr
  4004b4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4004b8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4004ba:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4004bc:	9906      	ldr	r1, [sp, #24]
  4004be:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4004c0:	3601      	adds	r6, #1
  4004c2:	4566      	cmp	r6, ip
  4004c4:	d005      	beq.n	4004d2 <pio_handler_set+0x5a>
  4004c6:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4004c8:	461a      	mov	r2, r3
  4004ca:	4b06      	ldr	r3, [pc, #24]	; (4004e4 <pio_handler_set+0x6c>)
  4004cc:	4798      	blx	r3

	return 0;
  4004ce:	2000      	movs	r0, #0
  4004d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4004d2:	4902      	ldr	r1, [pc, #8]	; (4004dc <pio_handler_set+0x64>)
  4004d4:	600e      	str	r6, [r1, #0]
  4004d6:	e7f6      	b.n	4004c6 <pio_handler_set+0x4e>
		return 1;
  4004d8:	2001      	movs	r0, #1
}
  4004da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004dc:	20400a74 	.word	0x20400a74
  4004e0:	20400a04 	.word	0x20400a04
  4004e4:	004003e5 	.word	0x004003e5

004004e8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004e8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004ea:	210a      	movs	r1, #10
  4004ec:	4801      	ldr	r0, [pc, #4]	; (4004f4 <PIOA_Handler+0xc>)
  4004ee:	4b02      	ldr	r3, [pc, #8]	; (4004f8 <PIOA_Handler+0x10>)
  4004f0:	4798      	blx	r3
  4004f2:	bd08      	pop	{r3, pc}
  4004f4:	400e0e00 	.word	0x400e0e00
  4004f8:	00400429 	.word	0x00400429

004004fc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004fc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004fe:	210b      	movs	r1, #11
  400500:	4801      	ldr	r0, [pc, #4]	; (400508 <PIOB_Handler+0xc>)
  400502:	4b02      	ldr	r3, [pc, #8]	; (40050c <PIOB_Handler+0x10>)
  400504:	4798      	blx	r3
  400506:	bd08      	pop	{r3, pc}
  400508:	400e1000 	.word	0x400e1000
  40050c:	00400429 	.word	0x00400429

00400510 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400510:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400512:	210c      	movs	r1, #12
  400514:	4801      	ldr	r0, [pc, #4]	; (40051c <PIOC_Handler+0xc>)
  400516:	4b02      	ldr	r3, [pc, #8]	; (400520 <PIOC_Handler+0x10>)
  400518:	4798      	blx	r3
  40051a:	bd08      	pop	{r3, pc}
  40051c:	400e1200 	.word	0x400e1200
  400520:	00400429 	.word	0x00400429

00400524 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400524:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400526:	2110      	movs	r1, #16
  400528:	4801      	ldr	r0, [pc, #4]	; (400530 <PIOD_Handler+0xc>)
  40052a:	4b02      	ldr	r3, [pc, #8]	; (400534 <PIOD_Handler+0x10>)
  40052c:	4798      	blx	r3
  40052e:	bd08      	pop	{r3, pc}
  400530:	400e1400 	.word	0x400e1400
  400534:	00400429 	.word	0x00400429

00400538 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400538:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40053a:	2111      	movs	r1, #17
  40053c:	4801      	ldr	r0, [pc, #4]	; (400544 <PIOE_Handler+0xc>)
  40053e:	4b02      	ldr	r3, [pc, #8]	; (400548 <PIOE_Handler+0x10>)
  400540:	4798      	blx	r3
  400542:	bd08      	pop	{r3, pc}
  400544:	400e1600 	.word	0x400e1600
  400548:	00400429 	.word	0x00400429

0040054c <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  40054c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40054e:	4606      	mov	r6, r0
  400550:	460d      	mov	r5, r1
  400552:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  400554:	4b17      	ldr	r3, [pc, #92]	; (4005b4 <pio_handler_set_priority+0x68>)
  400556:	4798      	blx	r3
  400558:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  40055a:	f04f 31ff 	mov.w	r1, #4294967295
  40055e:	4630      	mov	r0, r6
  400560:	4b15      	ldr	r3, [pc, #84]	; (4005b8 <pio_handler_set_priority+0x6c>)
  400562:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  400564:	4630      	mov	r0, r6
  400566:	4b15      	ldr	r3, [pc, #84]	; (4005bc <pio_handler_set_priority+0x70>)
  400568:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40056a:	fa5f fe85 	uxtb.w	lr, r5
  40056e:	f00e 031f 	and.w	r3, lr, #31
  400572:	2201      	movs	r2, #1
  400574:	fa02 f303 	lsl.w	r3, r2, r3
  400578:	0968      	lsrs	r0, r5, #5
  40057a:	4911      	ldr	r1, [pc, #68]	; (4005c0 <pio_handler_set_priority+0x74>)
  40057c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  400580:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400584:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  400588:	2d00      	cmp	r5, #0
  40058a:	db0a      	blt.n	4005a2 <pio_handler_set_priority+0x56>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40058c:	0164      	lsls	r4, r4, #5
  40058e:	b2e4      	uxtb	r4, r4
  400590:	4a0c      	ldr	r2, [pc, #48]	; (4005c4 <pio_handler_set_priority+0x78>)
  400592:	5554      	strb	r4, [r2, r5]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400594:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  400598:	4639      	mov	r1, r7
  40059a:	4630      	mov	r0, r6
  40059c:	4b0a      	ldr	r3, [pc, #40]	; (4005c8 <pio_handler_set_priority+0x7c>)
  40059e:	4798      	blx	r3
  4005a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4005a2:	f00e 0e0f 	and.w	lr, lr, #15
  4005a6:	0164      	lsls	r4, r4, #5
  4005a8:	b2e4      	uxtb	r4, r4
  4005aa:	4a08      	ldr	r2, [pc, #32]	; (4005cc <pio_handler_set_priority+0x80>)
  4005ac:	f802 400e 	strb.w	r4, [r2, lr]
  4005b0:	e7f0      	b.n	400594 <pio_handler_set_priority+0x48>
  4005b2:	bf00      	nop
  4005b4:	00400423 	.word	0x00400423
  4005b8:	0040041b 	.word	0x0040041b
  4005bc:	0040041f 	.word	0x0040041f
  4005c0:	e000e100 	.word	0xe000e100
  4005c4:	e000e400 	.word	0xe000e400
  4005c8:	00400417 	.word	0x00400417
  4005cc:	e000ed14 	.word	0xe000ed14

004005d0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4005d0:	2803      	cmp	r0, #3
  4005d2:	d011      	beq.n	4005f8 <pmc_mck_set_division+0x28>
  4005d4:	2804      	cmp	r0, #4
  4005d6:	d012      	beq.n	4005fe <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4005d8:	2802      	cmp	r0, #2
  4005da:	bf0c      	ite	eq
  4005dc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4005e0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4005e2:	4a08      	ldr	r2, [pc, #32]	; (400604 <pmc_mck_set_division+0x34>)
  4005e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4005e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4005ea:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4005ec:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4005ee:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005f0:	f013 0f08 	tst.w	r3, #8
  4005f4:	d0fb      	beq.n	4005ee <pmc_mck_set_division+0x1e>
}
  4005f6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4005f8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4005fc:	e7f1      	b.n	4005e2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4005fe:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400602:	e7ee      	b.n	4005e2 <pmc_mck_set_division+0x12>
  400604:	400e0600 	.word	0x400e0600

00400608 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400608:	4a17      	ldr	r2, [pc, #92]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  40060a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40060c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400610:	4318      	orrs	r0, r3
  400612:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400614:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400616:	f013 0f08 	tst.w	r3, #8
  40061a:	d10a      	bne.n	400632 <pmc_switch_mck_to_pllack+0x2a>
  40061c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400620:	4911      	ldr	r1, [pc, #68]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  400622:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400624:	f012 0f08 	tst.w	r2, #8
  400628:	d103      	bne.n	400632 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40062a:	3b01      	subs	r3, #1
  40062c:	d1f9      	bne.n	400622 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40062e:	2001      	movs	r0, #1
  400630:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400632:	4a0d      	ldr	r2, [pc, #52]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  400634:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400636:	f023 0303 	bic.w	r3, r3, #3
  40063a:	f043 0302 	orr.w	r3, r3, #2
  40063e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400640:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400642:	f013 0f08 	tst.w	r3, #8
  400646:	d10a      	bne.n	40065e <pmc_switch_mck_to_pllack+0x56>
  400648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40064c:	4906      	ldr	r1, [pc, #24]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  40064e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400650:	f012 0f08 	tst.w	r2, #8
  400654:	d105      	bne.n	400662 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400656:	3b01      	subs	r3, #1
  400658:	d1f9      	bne.n	40064e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40065a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40065c:	4770      	bx	lr
	return 0;
  40065e:	2000      	movs	r0, #0
  400660:	4770      	bx	lr
  400662:	2000      	movs	r0, #0
  400664:	4770      	bx	lr
  400666:	bf00      	nop
  400668:	400e0600 	.word	0x400e0600

0040066c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40066c:	b9a0      	cbnz	r0, 400698 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40066e:	480e      	ldr	r0, [pc, #56]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  400670:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400672:	0209      	lsls	r1, r1, #8
  400674:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400676:	4a0d      	ldr	r2, [pc, #52]	; (4006ac <pmc_switch_mainck_to_xtal+0x40>)
  400678:	401a      	ands	r2, r3
  40067a:	4b0d      	ldr	r3, [pc, #52]	; (4006b0 <pmc_switch_mainck_to_xtal+0x44>)
  40067c:	4313      	orrs	r3, r2
  40067e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400680:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400682:	4602      	mov	r2, r0
  400684:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400686:	f013 0f01 	tst.w	r3, #1
  40068a:	d0fb      	beq.n	400684 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40068c:	4a06      	ldr	r2, [pc, #24]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  40068e:	6a11      	ldr	r1, [r2, #32]
  400690:	4b08      	ldr	r3, [pc, #32]	; (4006b4 <pmc_switch_mainck_to_xtal+0x48>)
  400692:	430b      	orrs	r3, r1
  400694:	6213      	str	r3, [r2, #32]
  400696:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400698:	4903      	ldr	r1, [pc, #12]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  40069a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40069c:	4a06      	ldr	r2, [pc, #24]	; (4006b8 <pmc_switch_mainck_to_xtal+0x4c>)
  40069e:	401a      	ands	r2, r3
  4006a0:	4b06      	ldr	r3, [pc, #24]	; (4006bc <pmc_switch_mainck_to_xtal+0x50>)
  4006a2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006a4:	620b      	str	r3, [r1, #32]
  4006a6:	4770      	bx	lr
  4006a8:	400e0600 	.word	0x400e0600
  4006ac:	ffc8fffc 	.word	0xffc8fffc
  4006b0:	00370001 	.word	0x00370001
  4006b4:	01370000 	.word	0x01370000
  4006b8:	fec8fffc 	.word	0xfec8fffc
  4006bc:	01370002 	.word	0x01370002

004006c0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006c0:	4b02      	ldr	r3, [pc, #8]	; (4006cc <pmc_osc_is_ready_mainck+0xc>)
  4006c2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006c4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006c8:	4770      	bx	lr
  4006ca:	bf00      	nop
  4006cc:	400e0600 	.word	0x400e0600

004006d0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006d0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006d4:	4b01      	ldr	r3, [pc, #4]	; (4006dc <pmc_disable_pllack+0xc>)
  4006d6:	629a      	str	r2, [r3, #40]	; 0x28
  4006d8:	4770      	bx	lr
  4006da:	bf00      	nop
  4006dc:	400e0600 	.word	0x400e0600

004006e0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4006e0:	4b02      	ldr	r3, [pc, #8]	; (4006ec <pmc_is_locked_pllack+0xc>)
  4006e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006e4:	f000 0002 	and.w	r0, r0, #2
  4006e8:	4770      	bx	lr
  4006ea:	bf00      	nop
  4006ec:	400e0600 	.word	0x400e0600

004006f0 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4006f0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4006f4:	4b05      	ldr	r3, [pc, #20]	; (40070c <pmc_enable_periph_clk+0x1c>)
  4006f6:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4006fa:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  4006fe:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  400702:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400706:	2000      	movs	r0, #0
  400708:	4770      	bx	lr
  40070a:	bf00      	nop
  40070c:	400e0600 	.word	0x400e0600

00400710 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400710:	6943      	ldr	r3, [r0, #20]
  400712:	f013 0f02 	tst.w	r3, #2
  400716:	d002      	beq.n	40071e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400718:	61c1      	str	r1, [r0, #28]
	return 0;
  40071a:	2000      	movs	r0, #0
  40071c:	4770      	bx	lr
		return 1;
  40071e:	2001      	movs	r0, #1
}
  400720:	4770      	bx	lr

00400722 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400722:	6943      	ldr	r3, [r0, #20]
  400724:	f013 0f01 	tst.w	r3, #1
  400728:	d003      	beq.n	400732 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40072a:	6983      	ldr	r3, [r0, #24]
  40072c:	700b      	strb	r3, [r1, #0]
	return 0;
  40072e:	2000      	movs	r0, #0
  400730:	4770      	bx	lr
		return 1;
  400732:	2001      	movs	r0, #1
}
  400734:	4770      	bx	lr

00400736 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400736:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400738:	010b      	lsls	r3, r1, #4
  40073a:	4293      	cmp	r3, r2
  40073c:	d914      	bls.n	400768 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40073e:	00c9      	lsls	r1, r1, #3
  400740:	084b      	lsrs	r3, r1, #1
  400742:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400746:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40074a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40074c:	1e5c      	subs	r4, r3, #1
  40074e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400752:	428c      	cmp	r4, r1
  400754:	d901      	bls.n	40075a <usart_set_async_baudrate+0x24>
		return 1;
  400756:	2001      	movs	r0, #1
  400758:	e017      	b.n	40078a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40075a:	6841      	ldr	r1, [r0, #4]
  40075c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400760:	6041      	str	r1, [r0, #4]
  400762:	e00c      	b.n	40077e <usart_set_async_baudrate+0x48>
		return 1;
  400764:	2001      	movs	r0, #1
  400766:	e010      	b.n	40078a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400768:	0859      	lsrs	r1, r3, #1
  40076a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40076e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400772:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400774:	1e5c      	subs	r4, r3, #1
  400776:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40077a:	428c      	cmp	r4, r1
  40077c:	d8f2      	bhi.n	400764 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40077e:	0412      	lsls	r2, r2, #16
  400780:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400784:	431a      	orrs	r2, r3
  400786:	6202      	str	r2, [r0, #32]

	return 0;
  400788:	2000      	movs	r0, #0
}
  40078a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40078e:	4770      	bx	lr

00400790 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400790:	4b08      	ldr	r3, [pc, #32]	; (4007b4 <usart_reset+0x24>)
  400792:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400796:	2300      	movs	r3, #0
  400798:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40079a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40079c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40079e:	2388      	movs	r3, #136	; 0x88
  4007a0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4007a2:	2324      	movs	r3, #36	; 0x24
  4007a4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4007a6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4007aa:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4007ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4007b0:	6003      	str	r3, [r0, #0]
  4007b2:	4770      	bx	lr
  4007b4:	55534100 	.word	0x55534100

004007b8 <usart_init_rs232>:
{
  4007b8:	b570      	push	{r4, r5, r6, lr}
  4007ba:	4605      	mov	r5, r0
  4007bc:	460c      	mov	r4, r1
  4007be:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4007c0:	4b0f      	ldr	r3, [pc, #60]	; (400800 <usart_init_rs232+0x48>)
  4007c2:	4798      	blx	r3
	ul_reg_val = 0;
  4007c4:	2200      	movs	r2, #0
  4007c6:	4b0f      	ldr	r3, [pc, #60]	; (400804 <usart_init_rs232+0x4c>)
  4007c8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4007ca:	b1a4      	cbz	r4, 4007f6 <usart_init_rs232+0x3e>
  4007cc:	4632      	mov	r2, r6
  4007ce:	6821      	ldr	r1, [r4, #0]
  4007d0:	4628      	mov	r0, r5
  4007d2:	4b0d      	ldr	r3, [pc, #52]	; (400808 <usart_init_rs232+0x50>)
  4007d4:	4798      	blx	r3
  4007d6:	4602      	mov	r2, r0
  4007d8:	b978      	cbnz	r0, 4007fa <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007da:	6863      	ldr	r3, [r4, #4]
  4007dc:	68a1      	ldr	r1, [r4, #8]
  4007de:	430b      	orrs	r3, r1
  4007e0:	6921      	ldr	r1, [r4, #16]
  4007e2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007e4:	68e1      	ldr	r1, [r4, #12]
  4007e6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007e8:	4906      	ldr	r1, [pc, #24]	; (400804 <usart_init_rs232+0x4c>)
  4007ea:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4007ec:	6869      	ldr	r1, [r5, #4]
  4007ee:	430b      	orrs	r3, r1
  4007f0:	606b      	str	r3, [r5, #4]
}
  4007f2:	4610      	mov	r0, r2
  4007f4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4007f6:	2201      	movs	r2, #1
  4007f8:	e7fb      	b.n	4007f2 <usart_init_rs232+0x3a>
  4007fa:	2201      	movs	r2, #1
  4007fc:	e7f9      	b.n	4007f2 <usart_init_rs232+0x3a>
  4007fe:	bf00      	nop
  400800:	00400791 	.word	0x00400791
  400804:	20400a78 	.word	0x20400a78
  400808:	00400737 	.word	0x00400737

0040080c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40080c:	2340      	movs	r3, #64	; 0x40
  40080e:	6003      	str	r3, [r0, #0]
  400810:	4770      	bx	lr

00400812 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400812:	2310      	movs	r3, #16
  400814:	6003      	str	r3, [r0, #0]
  400816:	4770      	bx	lr

00400818 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400818:	6943      	ldr	r3, [r0, #20]
  40081a:	f013 0f02 	tst.w	r3, #2
  40081e:	d004      	beq.n	40082a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400820:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400824:	61c1      	str	r1, [r0, #28]
	return 0;
  400826:	2000      	movs	r0, #0
  400828:	4770      	bx	lr
		return 1;
  40082a:	2001      	movs	r0, #1
}
  40082c:	4770      	bx	lr

0040082e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40082e:	6943      	ldr	r3, [r0, #20]
  400830:	f013 0f01 	tst.w	r3, #1
  400834:	d005      	beq.n	400842 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400836:	6983      	ldr	r3, [r0, #24]
  400838:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40083c:	600b      	str	r3, [r1, #0]
	return 0;
  40083e:	2000      	movs	r0, #0
  400840:	4770      	bx	lr
		return 1;
  400842:	2001      	movs	r0, #1
}
  400844:	4770      	bx	lr

00400846 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400846:	e7fe      	b.n	400846 <Dummy_Handler>

00400848 <Reset_Handler>:
{
  400848:	b500      	push	{lr}
  40084a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40084c:	4b25      	ldr	r3, [pc, #148]	; (4008e4 <Reset_Handler+0x9c>)
  40084e:	4a26      	ldr	r2, [pc, #152]	; (4008e8 <Reset_Handler+0xa0>)
  400850:	429a      	cmp	r2, r3
  400852:	d010      	beq.n	400876 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400854:	4b25      	ldr	r3, [pc, #148]	; (4008ec <Reset_Handler+0xa4>)
  400856:	4a23      	ldr	r2, [pc, #140]	; (4008e4 <Reset_Handler+0x9c>)
  400858:	429a      	cmp	r2, r3
  40085a:	d20c      	bcs.n	400876 <Reset_Handler+0x2e>
  40085c:	3b01      	subs	r3, #1
  40085e:	1a9b      	subs	r3, r3, r2
  400860:	f023 0303 	bic.w	r3, r3, #3
  400864:	3304      	adds	r3, #4
  400866:	4413      	add	r3, r2
  400868:	491f      	ldr	r1, [pc, #124]	; (4008e8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40086a:	f851 0b04 	ldr.w	r0, [r1], #4
  40086e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400872:	429a      	cmp	r2, r3
  400874:	d1f9      	bne.n	40086a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400876:	4b1e      	ldr	r3, [pc, #120]	; (4008f0 <Reset_Handler+0xa8>)
  400878:	4a1e      	ldr	r2, [pc, #120]	; (4008f4 <Reset_Handler+0xac>)
  40087a:	429a      	cmp	r2, r3
  40087c:	d20a      	bcs.n	400894 <Reset_Handler+0x4c>
  40087e:	3b01      	subs	r3, #1
  400880:	1a9b      	subs	r3, r3, r2
  400882:	f023 0303 	bic.w	r3, r3, #3
  400886:	3304      	adds	r3, #4
  400888:	4413      	add	r3, r2
                *pDest++ = 0;
  40088a:	2100      	movs	r1, #0
  40088c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400890:	4293      	cmp	r3, r2
  400892:	d1fb      	bne.n	40088c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400894:	4a18      	ldr	r2, [pc, #96]	; (4008f8 <Reset_Handler+0xb0>)
  400896:	4b19      	ldr	r3, [pc, #100]	; (4008fc <Reset_Handler+0xb4>)
  400898:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40089c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40089e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4008a2:	fab3 f383 	clz	r3, r3
  4008a6:	095b      	lsrs	r3, r3, #5
  4008a8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4008aa:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4008ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4008b0:	2200      	movs	r2, #0
  4008b2:	4b13      	ldr	r3, [pc, #76]	; (400900 <Reset_Handler+0xb8>)
  4008b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4008b6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4008b8:	4a12      	ldr	r2, [pc, #72]	; (400904 <Reset_Handler+0xbc>)
  4008ba:	6813      	ldr	r3, [r2, #0]
  4008bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4008c0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4008c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008c6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4008ca:	b129      	cbz	r1, 4008d8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4008cc:	2201      	movs	r2, #1
  4008ce:	4b0c      	ldr	r3, [pc, #48]	; (400900 <Reset_Handler+0xb8>)
  4008d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4008d2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4008d6:	b662      	cpsie	i
        __libc_init_array();
  4008d8:	4b0b      	ldr	r3, [pc, #44]	; (400908 <Reset_Handler+0xc0>)
  4008da:	4798      	blx	r3
        main();
  4008dc:	4b0b      	ldr	r3, [pc, #44]	; (40090c <Reset_Handler+0xc4>)
  4008de:	4798      	blx	r3
  4008e0:	e7fe      	b.n	4008e0 <Reset_Handler+0x98>
  4008e2:	bf00      	nop
  4008e4:	20400000 	.word	0x20400000
  4008e8:	00407e7c 	.word	0x00407e7c
  4008ec:	204009e8 	.word	0x204009e8
  4008f0:	20400af0 	.word	0x20400af0
  4008f4:	204009e8 	.word	0x204009e8
  4008f8:	e000ed00 	.word	0xe000ed00
  4008fc:	00400000 	.word	0x00400000
  400900:	20400000 	.word	0x20400000
  400904:	e000ed88 	.word	0xe000ed88
  400908:	004014dd 	.word	0x004014dd
  40090c:	0040102d 	.word	0x0040102d

00400910 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400910:	4b3b      	ldr	r3, [pc, #236]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400914:	f003 0303 	and.w	r3, r3, #3
  400918:	2b01      	cmp	r3, #1
  40091a:	d01d      	beq.n	400958 <SystemCoreClockUpdate+0x48>
  40091c:	b183      	cbz	r3, 400940 <SystemCoreClockUpdate+0x30>
  40091e:	2b02      	cmp	r3, #2
  400920:	d036      	beq.n	400990 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400922:	4b37      	ldr	r3, [pc, #220]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400926:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40092a:	2b70      	cmp	r3, #112	; 0x70
  40092c:	d05f      	beq.n	4009ee <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40092e:	4b34      	ldr	r3, [pc, #208]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400932:	4934      	ldr	r1, [pc, #208]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400934:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400938:	680b      	ldr	r3, [r1, #0]
  40093a:	40d3      	lsrs	r3, r2
  40093c:	600b      	str	r3, [r1, #0]
  40093e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400940:	4b31      	ldr	r3, [pc, #196]	; (400a08 <SystemCoreClockUpdate+0xf8>)
  400942:	695b      	ldr	r3, [r3, #20]
  400944:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400948:	bf14      	ite	ne
  40094a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40094e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400952:	4b2c      	ldr	r3, [pc, #176]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400954:	601a      	str	r2, [r3, #0]
  400956:	e7e4      	b.n	400922 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400958:	4b29      	ldr	r3, [pc, #164]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  40095a:	6a1b      	ldr	r3, [r3, #32]
  40095c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400960:	d003      	beq.n	40096a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400962:	4a2a      	ldr	r2, [pc, #168]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  400964:	4b27      	ldr	r3, [pc, #156]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400966:	601a      	str	r2, [r3, #0]
  400968:	e7db      	b.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40096a:	4a29      	ldr	r2, [pc, #164]	; (400a10 <SystemCoreClockUpdate+0x100>)
  40096c:	4b25      	ldr	r3, [pc, #148]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40096e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400970:	4b23      	ldr	r3, [pc, #140]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400972:	6a1b      	ldr	r3, [r3, #32]
  400974:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400978:	2b10      	cmp	r3, #16
  40097a:	d005      	beq.n	400988 <SystemCoreClockUpdate+0x78>
  40097c:	2b20      	cmp	r3, #32
  40097e:	d1d0      	bne.n	400922 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400980:	4a22      	ldr	r2, [pc, #136]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  400982:	4b20      	ldr	r3, [pc, #128]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400984:	601a      	str	r2, [r3, #0]
          break;
  400986:	e7cc      	b.n	400922 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400988:	4a22      	ldr	r2, [pc, #136]	; (400a14 <SystemCoreClockUpdate+0x104>)
  40098a:	4b1e      	ldr	r3, [pc, #120]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40098c:	601a      	str	r2, [r3, #0]
          break;
  40098e:	e7c8      	b.n	400922 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400990:	4b1b      	ldr	r3, [pc, #108]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400992:	6a1b      	ldr	r3, [r3, #32]
  400994:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400998:	d016      	beq.n	4009c8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40099a:	4a1c      	ldr	r2, [pc, #112]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  40099c:	4b19      	ldr	r3, [pc, #100]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40099e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4009a0:	4b17      	ldr	r3, [pc, #92]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009a4:	f003 0303 	and.w	r3, r3, #3
  4009a8:	2b02      	cmp	r3, #2
  4009aa:	d1ba      	bne.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4009ac:	4a14      	ldr	r2, [pc, #80]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4009b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4009b2:	4814      	ldr	r0, [pc, #80]	; (400a04 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4009b4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4009b8:	6803      	ldr	r3, [r0, #0]
  4009ba:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4009be:	b2d2      	uxtb	r2, r2
  4009c0:	fbb3 f3f2 	udiv	r3, r3, r2
  4009c4:	6003      	str	r3, [r0, #0]
  4009c6:	e7ac      	b.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4009c8:	4a11      	ldr	r2, [pc, #68]	; (400a10 <SystemCoreClockUpdate+0x100>)
  4009ca:	4b0e      	ldr	r3, [pc, #56]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009cc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4009ce:	4b0c      	ldr	r3, [pc, #48]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009d0:	6a1b      	ldr	r3, [r3, #32]
  4009d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009d6:	2b10      	cmp	r3, #16
  4009d8:	d005      	beq.n	4009e6 <SystemCoreClockUpdate+0xd6>
  4009da:	2b20      	cmp	r3, #32
  4009dc:	d1e0      	bne.n	4009a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4009de:	4a0b      	ldr	r2, [pc, #44]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  4009e0:	4b08      	ldr	r3, [pc, #32]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009e2:	601a      	str	r2, [r3, #0]
          break;
  4009e4:	e7dc      	b.n	4009a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4009e6:	4a0b      	ldr	r2, [pc, #44]	; (400a14 <SystemCoreClockUpdate+0x104>)
  4009e8:	4b06      	ldr	r3, [pc, #24]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009ea:	601a      	str	r2, [r3, #0]
          break;
  4009ec:	e7d8      	b.n	4009a0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4009ee:	4a05      	ldr	r2, [pc, #20]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009f0:	6813      	ldr	r3, [r2, #0]
  4009f2:	4909      	ldr	r1, [pc, #36]	; (400a18 <SystemCoreClockUpdate+0x108>)
  4009f4:	fba1 1303 	umull	r1, r3, r1, r3
  4009f8:	085b      	lsrs	r3, r3, #1
  4009fa:	6013      	str	r3, [r2, #0]
  4009fc:	4770      	bx	lr
  4009fe:	bf00      	nop
  400a00:	400e0600 	.word	0x400e0600
  400a04:	20400004 	.word	0x20400004
  400a08:	400e1810 	.word	0x400e1810
  400a0c:	00b71b00 	.word	0x00b71b00
  400a10:	003d0900 	.word	0x003d0900
  400a14:	007a1200 	.word	0x007a1200
  400a18:	aaaaaaab 	.word	0xaaaaaaab

00400a1c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400a1c:	4b16      	ldr	r3, [pc, #88]	; (400a78 <system_init_flash+0x5c>)
  400a1e:	4298      	cmp	r0, r3
  400a20:	d913      	bls.n	400a4a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400a22:	4b16      	ldr	r3, [pc, #88]	; (400a7c <system_init_flash+0x60>)
  400a24:	4298      	cmp	r0, r3
  400a26:	d915      	bls.n	400a54 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400a28:	4b15      	ldr	r3, [pc, #84]	; (400a80 <system_init_flash+0x64>)
  400a2a:	4298      	cmp	r0, r3
  400a2c:	d916      	bls.n	400a5c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400a2e:	4b15      	ldr	r3, [pc, #84]	; (400a84 <system_init_flash+0x68>)
  400a30:	4298      	cmp	r0, r3
  400a32:	d917      	bls.n	400a64 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400a34:	4b14      	ldr	r3, [pc, #80]	; (400a88 <system_init_flash+0x6c>)
  400a36:	4298      	cmp	r0, r3
  400a38:	d918      	bls.n	400a6c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400a3a:	4b14      	ldr	r3, [pc, #80]	; (400a8c <system_init_flash+0x70>)
  400a3c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a3e:	bf94      	ite	ls
  400a40:	4a13      	ldrls	r2, [pc, #76]	; (400a90 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400a42:	4a14      	ldrhi	r2, [pc, #80]	; (400a94 <system_init_flash+0x78>)
  400a44:	4b14      	ldr	r3, [pc, #80]	; (400a98 <system_init_flash+0x7c>)
  400a46:	601a      	str	r2, [r3, #0]
  400a48:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a4a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400a4e:	4b12      	ldr	r3, [pc, #72]	; (400a98 <system_init_flash+0x7c>)
  400a50:	601a      	str	r2, [r3, #0]
  400a52:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a54:	4a11      	ldr	r2, [pc, #68]	; (400a9c <system_init_flash+0x80>)
  400a56:	4b10      	ldr	r3, [pc, #64]	; (400a98 <system_init_flash+0x7c>)
  400a58:	601a      	str	r2, [r3, #0]
  400a5a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a5c:	4a10      	ldr	r2, [pc, #64]	; (400aa0 <system_init_flash+0x84>)
  400a5e:	4b0e      	ldr	r3, [pc, #56]	; (400a98 <system_init_flash+0x7c>)
  400a60:	601a      	str	r2, [r3, #0]
  400a62:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a64:	4a0f      	ldr	r2, [pc, #60]	; (400aa4 <system_init_flash+0x88>)
  400a66:	4b0c      	ldr	r3, [pc, #48]	; (400a98 <system_init_flash+0x7c>)
  400a68:	601a      	str	r2, [r3, #0]
  400a6a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a6c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400a70:	4b09      	ldr	r3, [pc, #36]	; (400a98 <system_init_flash+0x7c>)
  400a72:	601a      	str	r2, [r3, #0]
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	015ef3bf 	.word	0x015ef3bf
  400a7c:	02bde77f 	.word	0x02bde77f
  400a80:	041cdb3f 	.word	0x041cdb3f
  400a84:	057bceff 	.word	0x057bceff
  400a88:	06dac2bf 	.word	0x06dac2bf
  400a8c:	0839b67f 	.word	0x0839b67f
  400a90:	04000500 	.word	0x04000500
  400a94:	04000600 	.word	0x04000600
  400a98:	400e0c00 	.word	0x400e0c00
  400a9c:	04000100 	.word	0x04000100
  400aa0:	04000200 	.word	0x04000200
  400aa4:	04000300 	.word	0x04000300

00400aa8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400aa8:	4b0a      	ldr	r3, [pc, #40]	; (400ad4 <_sbrk+0x2c>)
  400aaa:	681b      	ldr	r3, [r3, #0]
  400aac:	b153      	cbz	r3, 400ac4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400aae:	4b09      	ldr	r3, [pc, #36]	; (400ad4 <_sbrk+0x2c>)
  400ab0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400ab2:	181a      	adds	r2, r3, r0
  400ab4:	4908      	ldr	r1, [pc, #32]	; (400ad8 <_sbrk+0x30>)
  400ab6:	4291      	cmp	r1, r2
  400ab8:	db08      	blt.n	400acc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400aba:	4610      	mov	r0, r2
  400abc:	4a05      	ldr	r2, [pc, #20]	; (400ad4 <_sbrk+0x2c>)
  400abe:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400ac0:	4618      	mov	r0, r3
  400ac2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400ac4:	4a05      	ldr	r2, [pc, #20]	; (400adc <_sbrk+0x34>)
  400ac6:	4b03      	ldr	r3, [pc, #12]	; (400ad4 <_sbrk+0x2c>)
  400ac8:	601a      	str	r2, [r3, #0]
  400aca:	e7f0      	b.n	400aae <_sbrk+0x6>
		return (caddr_t) -1;	
  400acc:	f04f 30ff 	mov.w	r0, #4294967295
}
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop
  400ad4:	20400a7c 	.word	0x20400a7c
  400ad8:	2045fffc 	.word	0x2045fffc
  400adc:	204010f0 	.word	0x204010f0

00400ae0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400ae0:	f04f 30ff 	mov.w	r0, #4294967295
  400ae4:	4770      	bx	lr

00400ae6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400ae6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400aea:	604b      	str	r3, [r1, #4]

	return 0;
}
  400aec:	2000      	movs	r0, #0
  400aee:	4770      	bx	lr

00400af0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400af0:	2001      	movs	r0, #1
  400af2:	4770      	bx	lr

00400af4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400af4:	2000      	movs	r0, #0
  400af6:	4770      	bx	lr

00400af8 <GMAC_Handler>:
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400af8:	2280      	movs	r2, #128	; 0x80
  400afa:	4b02      	ldr	r3, [pc, #8]	; (400b04 <GMAC_Handler+0xc>)
  400afc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400b00:	4770      	bx	lr
  400b02:	bf00      	nop
  400b04:	e000e100 	.word	0xe000e100

00400b08 <TC0_Handler>:

/**
 * TC0 Interrupt handler.
 */
void TC0_Handler(void)
{
  400b08:	b082      	sub	sp, #8
	/* Remove warnings. */
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt. */
	ul_dummy = TC0->TC_CHANNEL[0].TC_SR;
  400b0a:	4b04      	ldr	r3, [pc, #16]	; (400b1c <TC0_Handler+0x14>)
  400b0c:	6a1b      	ldr	r3, [r3, #32]
  400b0e:	9301      	str	r3, [sp, #4]

	/* Increase tick. */
	gs_ul_clk_tick++;
  400b10:	4a03      	ldr	r2, [pc, #12]	; (400b20 <TC0_Handler+0x18>)
  400b12:	6813      	ldr	r3, [r2, #0]
  400b14:	3301      	adds	r3, #1
  400b16:	6013      	str	r3, [r2, #0]
}
  400b18:	b002      	add	sp, #8
  400b1a:	4770      	bx	lr
  400b1c:	4000c000 	.word	0x4000c000
  400b20:	20400a80 	.word	0x20400a80

00400b24 <ioport_set_pin_mode>:
	return 1U << (pin & 0x1F);
  400b24:	f000 031f 	and.w	r3, r0, #31
  400b28:	2201      	movs	r2, #1
  400b2a:	409a      	lsls	r2, r3
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400b2c:	4b1a      	ldr	r3, [pc, #104]	; (400b98 <ioport_set_pin_mode+0x74>)
  400b2e:	eb03 1050 	add.w	r0, r3, r0, lsr #5
  400b32:	0240      	lsls	r0, r0, #9
	if (mode & IOPORT_MODE_PULLUP) {
  400b34:	f011 0f08 	tst.w	r1, #8
  400b38:	d022      	beq.n	400b80 <ioport_set_pin_mode+0x5c>
		base->PIO_PUER = mask;
  400b3a:	6642      	str	r2, [r0, #100]	; 0x64
	if (mode & IOPORT_MODE_PULLDOWN) {
  400b3c:	f011 0f10 	tst.w	r1, #16
  400b40:	d020      	beq.n	400b84 <ioport_set_pin_mode+0x60>
		base->PIO_PPDER = mask;
  400b42:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400b46:	f011 0f20 	tst.w	r1, #32
  400b4a:	d01e      	beq.n	400b8a <ioport_set_pin_mode+0x66>
		base->PIO_MDER = mask;
  400b4c:	6502      	str	r2, [r0, #80]	; 0x50
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400b4e:	f011 0fc0 	tst.w	r1, #192	; 0xc0
  400b52:	d01c      	beq.n	400b8e <ioport_set_pin_mode+0x6a>
		base->PIO_IFER = mask;
  400b54:	6202      	str	r2, [r0, #32]
	if (mode & IOPORT_MODE_DEBOUNCE) {
  400b56:	f011 0f80 	tst.w	r1, #128	; 0x80
  400b5a:	d01a      	beq.n	400b92 <ioport_set_pin_mode+0x6e>
		base->PIO_IFSCER = mask;
  400b5c:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400b60:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABCDSR[0] |= mask;
  400b64:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400b66:	bf14      	ite	ne
  400b68:	4313      	orrne	r3, r2
		base->PIO_ABCDSR[0] &= ~mask;
  400b6a:	4393      	biceq	r3, r2
  400b6c:	6703      	str	r3, [r0, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  400b6e:	f011 0f02 	tst.w	r1, #2
		base->PIO_ABCDSR[1] |= mask;
  400b72:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400b74:	bf14      	ite	ne
  400b76:	431a      	orrne	r2, r3
		base->PIO_ABCDSR[1] &= ~mask;
  400b78:	ea23 0202 	biceq.w	r2, r3, r2
  400b7c:	6742      	str	r2, [r0, #116]	; 0x74
  400b7e:	4770      	bx	lr
		base->PIO_PUDR = mask;
  400b80:	6602      	str	r2, [r0, #96]	; 0x60
  400b82:	e7db      	b.n	400b3c <ioport_set_pin_mode+0x18>
		base->PIO_PPDDR = mask;
  400b84:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  400b88:	e7dd      	b.n	400b46 <ioport_set_pin_mode+0x22>
		base->PIO_MDDR = mask;
  400b8a:	6542      	str	r2, [r0, #84]	; 0x54
  400b8c:	e7df      	b.n	400b4e <ioport_set_pin_mode+0x2a>
		base->PIO_IFDR = mask;
  400b8e:	6242      	str	r2, [r0, #36]	; 0x24
  400b90:	e7e1      	b.n	400b56 <ioport_set_pin_mode+0x32>
		base->PIO_IFSCDR = mask;
  400b92:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  400b96:	e7e3      	b.n	400b60 <ioport_set_pin_mode+0x3c>
  400b98:	00200707 	.word	0x00200707

00400b9c <waitCount>:
	ul_cur_ticks = g_ul_ms_ticks;
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
}

static void waitCount(uint32_t ticks)
{
  400b9c:	b082      	sub	sp, #8
	for(uint32_t volatile i = ticks; i>0; i--)
  400b9e:	9001      	str	r0, [sp, #4]
  400ba0:	9b01      	ldr	r3, [sp, #4]
  400ba2:	b12b      	cbz	r3, 400bb0 <waitCount+0x14>
  400ba4:	9b01      	ldr	r3, [sp, #4]
  400ba6:	3b01      	subs	r3, #1
  400ba8:	9301      	str	r3, [sp, #4]
  400baa:	9b01      	ldr	r3, [sp, #4]
  400bac:	2b00      	cmp	r3, #0
  400bae:	d1f9      	bne.n	400ba4 <waitCount+0x8>
	{
	}
}
  400bb0:	b002      	add	sp, #8
  400bb2:	4770      	bx	lr

00400bb4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400bb6:	b083      	sub	sp, #12
  400bb8:	4605      	mov	r5, r0
  400bba:	460c      	mov	r4, r1
	uint32_t val = 0;
  400bbc:	2300      	movs	r3, #0
  400bbe:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400bc0:	4b2a      	ldr	r3, [pc, #168]	; (400c6c <usart_serial_getchar+0xb8>)
  400bc2:	4298      	cmp	r0, r3
  400bc4:	d013      	beq.n	400bee <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bc6:	4b2a      	ldr	r3, [pc, #168]	; (400c70 <usart_serial_getchar+0xbc>)
  400bc8:	4298      	cmp	r0, r3
  400bca:	d018      	beq.n	400bfe <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400bcc:	4b29      	ldr	r3, [pc, #164]	; (400c74 <usart_serial_getchar+0xc0>)
  400bce:	4298      	cmp	r0, r3
  400bd0:	d01d      	beq.n	400c0e <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400bd2:	4b29      	ldr	r3, [pc, #164]	; (400c78 <usart_serial_getchar+0xc4>)
  400bd4:	429d      	cmp	r5, r3
  400bd6:	d022      	beq.n	400c1e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400bd8:	4b28      	ldr	r3, [pc, #160]	; (400c7c <usart_serial_getchar+0xc8>)
  400bda:	429d      	cmp	r5, r3
  400bdc:	d027      	beq.n	400c2e <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400bde:	4b28      	ldr	r3, [pc, #160]	; (400c80 <usart_serial_getchar+0xcc>)
  400be0:	429d      	cmp	r5, r3
  400be2:	d02e      	beq.n	400c42 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400be4:	4b27      	ldr	r3, [pc, #156]	; (400c84 <usart_serial_getchar+0xd0>)
  400be6:	429d      	cmp	r5, r3
  400be8:	d035      	beq.n	400c56 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400bea:	b003      	add	sp, #12
  400bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400bee:	461f      	mov	r7, r3
  400bf0:	4e25      	ldr	r6, [pc, #148]	; (400c88 <usart_serial_getchar+0xd4>)
  400bf2:	4621      	mov	r1, r4
  400bf4:	4638      	mov	r0, r7
  400bf6:	47b0      	blx	r6
  400bf8:	2800      	cmp	r0, #0
  400bfa:	d1fa      	bne.n	400bf2 <usart_serial_getchar+0x3e>
  400bfc:	e7e9      	b.n	400bd2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400bfe:	461f      	mov	r7, r3
  400c00:	4e21      	ldr	r6, [pc, #132]	; (400c88 <usart_serial_getchar+0xd4>)
  400c02:	4621      	mov	r1, r4
  400c04:	4638      	mov	r0, r7
  400c06:	47b0      	blx	r6
  400c08:	2800      	cmp	r0, #0
  400c0a:	d1fa      	bne.n	400c02 <usart_serial_getchar+0x4e>
  400c0c:	e7e4      	b.n	400bd8 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400c0e:	461f      	mov	r7, r3
  400c10:	4e1d      	ldr	r6, [pc, #116]	; (400c88 <usart_serial_getchar+0xd4>)
  400c12:	4621      	mov	r1, r4
  400c14:	4638      	mov	r0, r7
  400c16:	47b0      	blx	r6
  400c18:	2800      	cmp	r0, #0
  400c1a:	d1fa      	bne.n	400c12 <usart_serial_getchar+0x5e>
  400c1c:	e7df      	b.n	400bde <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400c1e:	461f      	mov	r7, r3
  400c20:	4e19      	ldr	r6, [pc, #100]	; (400c88 <usart_serial_getchar+0xd4>)
  400c22:	4621      	mov	r1, r4
  400c24:	4638      	mov	r0, r7
  400c26:	47b0      	blx	r6
  400c28:	2800      	cmp	r0, #0
  400c2a:	d1fa      	bne.n	400c22 <usart_serial_getchar+0x6e>
  400c2c:	e7da      	b.n	400be4 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400c2e:	461e      	mov	r6, r3
  400c30:	4d16      	ldr	r5, [pc, #88]	; (400c8c <usart_serial_getchar+0xd8>)
  400c32:	a901      	add	r1, sp, #4
  400c34:	4630      	mov	r0, r6
  400c36:	47a8      	blx	r5
  400c38:	2800      	cmp	r0, #0
  400c3a:	d1fa      	bne.n	400c32 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400c3c:	9b01      	ldr	r3, [sp, #4]
  400c3e:	7023      	strb	r3, [r4, #0]
  400c40:	e7d3      	b.n	400bea <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400c42:	461e      	mov	r6, r3
  400c44:	4d11      	ldr	r5, [pc, #68]	; (400c8c <usart_serial_getchar+0xd8>)
  400c46:	a901      	add	r1, sp, #4
  400c48:	4630      	mov	r0, r6
  400c4a:	47a8      	blx	r5
  400c4c:	2800      	cmp	r0, #0
  400c4e:	d1fa      	bne.n	400c46 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400c50:	9b01      	ldr	r3, [sp, #4]
  400c52:	7023      	strb	r3, [r4, #0]
  400c54:	e7c9      	b.n	400bea <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400c56:	461e      	mov	r6, r3
  400c58:	4d0c      	ldr	r5, [pc, #48]	; (400c8c <usart_serial_getchar+0xd8>)
  400c5a:	a901      	add	r1, sp, #4
  400c5c:	4630      	mov	r0, r6
  400c5e:	47a8      	blx	r5
  400c60:	2800      	cmp	r0, #0
  400c62:	d1fa      	bne.n	400c5a <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400c64:	9b01      	ldr	r3, [sp, #4]
  400c66:	7023      	strb	r3, [r4, #0]
}
  400c68:	e7bf      	b.n	400bea <usart_serial_getchar+0x36>
  400c6a:	bf00      	nop
  400c6c:	400e0800 	.word	0x400e0800
  400c70:	400e0a00 	.word	0x400e0a00
  400c74:	400e1a00 	.word	0x400e1a00
  400c78:	400e1c00 	.word	0x400e1c00
  400c7c:	40024000 	.word	0x40024000
  400c80:	40028000 	.word	0x40028000
  400c84:	4002c000 	.word	0x4002c000
  400c88:	00400723 	.word	0x00400723
  400c8c:	0040082f 	.word	0x0040082f

00400c90 <usart_serial_putchar>:
{
  400c90:	b570      	push	{r4, r5, r6, lr}
  400c92:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400c94:	4b2a      	ldr	r3, [pc, #168]	; (400d40 <usart_serial_putchar+0xb0>)
  400c96:	4298      	cmp	r0, r3
  400c98:	d013      	beq.n	400cc2 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400c9a:	4b2a      	ldr	r3, [pc, #168]	; (400d44 <usart_serial_putchar+0xb4>)
  400c9c:	4298      	cmp	r0, r3
  400c9e:	d019      	beq.n	400cd4 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400ca0:	4b29      	ldr	r3, [pc, #164]	; (400d48 <usart_serial_putchar+0xb8>)
  400ca2:	4298      	cmp	r0, r3
  400ca4:	d01f      	beq.n	400ce6 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400ca6:	4b29      	ldr	r3, [pc, #164]	; (400d4c <usart_serial_putchar+0xbc>)
  400ca8:	4298      	cmp	r0, r3
  400caa:	d025      	beq.n	400cf8 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400cac:	4b28      	ldr	r3, [pc, #160]	; (400d50 <usart_serial_putchar+0xc0>)
  400cae:	4298      	cmp	r0, r3
  400cb0:	d02b      	beq.n	400d0a <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400cb2:	4b28      	ldr	r3, [pc, #160]	; (400d54 <usart_serial_putchar+0xc4>)
  400cb4:	4298      	cmp	r0, r3
  400cb6:	d031      	beq.n	400d1c <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400cb8:	4b27      	ldr	r3, [pc, #156]	; (400d58 <usart_serial_putchar+0xc8>)
  400cba:	4298      	cmp	r0, r3
  400cbc:	d037      	beq.n	400d2e <usart_serial_putchar+0x9e>
	return 0;
  400cbe:	2000      	movs	r0, #0
}
  400cc0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cc2:	461e      	mov	r6, r3
  400cc4:	4d25      	ldr	r5, [pc, #148]	; (400d5c <usart_serial_putchar+0xcc>)
  400cc6:	4621      	mov	r1, r4
  400cc8:	4630      	mov	r0, r6
  400cca:	47a8      	blx	r5
  400ccc:	2800      	cmp	r0, #0
  400cce:	d1fa      	bne.n	400cc6 <usart_serial_putchar+0x36>
		return 1;
  400cd0:	2001      	movs	r0, #1
  400cd2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cd4:	461e      	mov	r6, r3
  400cd6:	4d21      	ldr	r5, [pc, #132]	; (400d5c <usart_serial_putchar+0xcc>)
  400cd8:	4621      	mov	r1, r4
  400cda:	4630      	mov	r0, r6
  400cdc:	47a8      	blx	r5
  400cde:	2800      	cmp	r0, #0
  400ce0:	d1fa      	bne.n	400cd8 <usart_serial_putchar+0x48>
		return 1;
  400ce2:	2001      	movs	r0, #1
  400ce4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ce6:	461e      	mov	r6, r3
  400ce8:	4d1c      	ldr	r5, [pc, #112]	; (400d5c <usart_serial_putchar+0xcc>)
  400cea:	4621      	mov	r1, r4
  400cec:	4630      	mov	r0, r6
  400cee:	47a8      	blx	r5
  400cf0:	2800      	cmp	r0, #0
  400cf2:	d1fa      	bne.n	400cea <usart_serial_putchar+0x5a>
		return 1;
  400cf4:	2001      	movs	r0, #1
  400cf6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cf8:	461e      	mov	r6, r3
  400cfa:	4d18      	ldr	r5, [pc, #96]	; (400d5c <usart_serial_putchar+0xcc>)
  400cfc:	4621      	mov	r1, r4
  400cfe:	4630      	mov	r0, r6
  400d00:	47a8      	blx	r5
  400d02:	2800      	cmp	r0, #0
  400d04:	d1fa      	bne.n	400cfc <usart_serial_putchar+0x6c>
		return 1;
  400d06:	2001      	movs	r0, #1
  400d08:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d0a:	461e      	mov	r6, r3
  400d0c:	4d14      	ldr	r5, [pc, #80]	; (400d60 <usart_serial_putchar+0xd0>)
  400d0e:	4621      	mov	r1, r4
  400d10:	4630      	mov	r0, r6
  400d12:	47a8      	blx	r5
  400d14:	2800      	cmp	r0, #0
  400d16:	d1fa      	bne.n	400d0e <usart_serial_putchar+0x7e>
		return 1;
  400d18:	2001      	movs	r0, #1
  400d1a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d1c:	461e      	mov	r6, r3
  400d1e:	4d10      	ldr	r5, [pc, #64]	; (400d60 <usart_serial_putchar+0xd0>)
  400d20:	4621      	mov	r1, r4
  400d22:	4630      	mov	r0, r6
  400d24:	47a8      	blx	r5
  400d26:	2800      	cmp	r0, #0
  400d28:	d1fa      	bne.n	400d20 <usart_serial_putchar+0x90>
		return 1;
  400d2a:	2001      	movs	r0, #1
  400d2c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d2e:	461e      	mov	r6, r3
  400d30:	4d0b      	ldr	r5, [pc, #44]	; (400d60 <usart_serial_putchar+0xd0>)
  400d32:	4621      	mov	r1, r4
  400d34:	4630      	mov	r0, r6
  400d36:	47a8      	blx	r5
  400d38:	2800      	cmp	r0, #0
  400d3a:	d1fa      	bne.n	400d32 <usart_serial_putchar+0xa2>
		return 1;
  400d3c:	2001      	movs	r0, #1
  400d3e:	bd70      	pop	{r4, r5, r6, pc}
  400d40:	400e0800 	.word	0x400e0800
  400d44:	400e0a00 	.word	0x400e0a00
  400d48:	400e1a00 	.word	0x400e1a00
  400d4c:	400e1c00 	.word	0x400e1c00
  400d50:	40024000 	.word	0x40024000
  400d54:	40028000 	.word	0x40028000
  400d58:	4002c000 	.word	0x4002c000
  400d5c:	00400711 	.word	0x00400711
  400d60:	00400819 	.word	0x00400819

00400d64 <readCounterByte>:
	waitCount(wait);
	ioport_set_pin_level(pin, !direction);
}

uint8_t readCounterByte(uint8_t outputPins[], uint8_t selectPins[], uint8_t byte, char ** p_binaryString)
{
  400d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400d68:	b087      	sub	sp, #28
  400d6a:	4606      	mov	r6, r0
  400d6c:	468b      	mov	fp, r1
  400d6e:	9301      	str	r3, [sp, #4]
	uint8_t volatile readByte = 0;
  400d70:	2300      	movs	r3, #0
  400d72:	f88d 3017 	strb.w	r3, [sp, #23]
	uint8_t volatile bit = 0;
  400d76:	f88d 3016 	strb.w	r3, [sp, #22]
  400d7a:	468e      	mov	lr, r1
  400d7c:	1d0f      	adds	r7, r1, #4
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d7e:	4d44      	ldr	r5, [pc, #272]	; (400e90 <readCounterByte+0x12c>)
	return 1U << (pin & 0x1F);
  400d80:	2401      	movs	r4, #1
	char tempString[2];
	
	// Set byte pin low and the rest high
	for (uint8_t i = 0; i<4; i++)
	{
		if(i==byte){
  400d82:	eba1 030e 	sub.w	r3, r1, lr
  400d86:	b2db      	uxtb	r3, r3
  400d88:	429a      	cmp	r2, r3
  400d8a:	d076      	beq.n	400e7a <readCounterByte+0x116>
			ioport_set_pin_level(selectPins[i], LOW);
		}
		else{
			ioport_set_pin_level(selectPins[i], HIGH);
  400d8c:	780b      	ldrb	r3, [r1, #0]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d8e:	eb05 1053 	add.w	r0, r5, r3, lsr #5
  400d92:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400d94:	f003 031f 	and.w	r3, r3, #31
  400d98:	fa04 f303 	lsl.w	r3, r4, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d9c:	6303      	str	r3, [r0, #48]	; 0x30
  400d9e:	3101      	adds	r1, #1
	for (uint8_t i = 0; i<4; i++)
  400da0:	42b9      	cmp	r1, r7
  400da2:	d1ee      	bne.n	400d82 <readCounterByte+0x1e>
		}
	}
	
	waitCount(10000);
  400da4:	f242 7010 	movw	r0, #10000	; 0x2710
  400da8:	4b3a      	ldr	r3, [pc, #232]	; (400e94 <readCounterByte+0x130>)
  400daa:	4798      	blx	r3
  400dac:	1e74      	subs	r4, r6, #1
  400dae:	f10d 0513 	add.w	r5, sp, #19
  400db2:	f106 0a07 	add.w	sl, r6, #7
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400db6:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 400e90 <readCounterByte+0x12c>
	// Get all 8 bits
	for (uint8_t i=0; i<8; i++)
	{
		bit = ioport_get_pin_level(outputPins[i]);
		readByte = readByte | (bit<<i);
		sprintf(tempString, "%u", bit);
  400dba:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 400ea0 <readCounterByte+0x13c>
  400dbe:	4f36      	ldr	r7, [pc, #216]	; (400e98 <readCounterByte+0x134>)
		bit = ioport_get_pin_level(outputPins[i]);
  400dc0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400dc4:	eb09 1253 	add.w	r2, r9, r3, lsr #5
  400dc8:	0252      	lsls	r2, r2, #9
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400dca:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400dcc:	f003 031f 	and.w	r3, r3, #31
  400dd0:	2201      	movs	r2, #1
  400dd2:	fa02 f303 	lsl.w	r3, r2, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400dd6:	420b      	tst	r3, r1
  400dd8:	bf14      	ite	ne
  400dda:	4613      	movne	r3, r2
  400ddc:	2300      	moveq	r3, #0
  400dde:	f88d 3016 	strb.w	r3, [sp, #22]
		readByte = readByte | (bit<<i);
  400de2:	f89d 2016 	ldrb.w	r2, [sp, #22]
  400de6:	b2d2      	uxtb	r2, r2
  400de8:	f89d 3017 	ldrb.w	r3, [sp, #23]
  400dec:	1ba1      	subs	r1, r4, r6
  400dee:	408a      	lsls	r2, r1
  400df0:	4313      	orrs	r3, r2
  400df2:	b2db      	uxtb	r3, r3
  400df4:	f88d 3017 	strb.w	r3, [sp, #23]
		sprintf(tempString, "%u", bit);
  400df8:	f89d 2016 	ldrb.w	r2, [sp, #22]
  400dfc:	4641      	mov	r1, r8
  400dfe:	a802      	add	r0, sp, #8
  400e00:	47b8      	blx	r7
		bitString[7-i]= tempString[0];
  400e02:	f89d 3008 	ldrb.w	r3, [sp, #8]
  400e06:	f805 3901 	strb.w	r3, [r5], #-1
	for (uint8_t i=0; i<8; i++)
  400e0a:	4554      	cmp	r4, sl
  400e0c:	d1d8      	bne.n	400dc0 <readCounterByte+0x5c>
	}
	
	bitString[8]='\0';
  400e0e:	2300      	movs	r3, #0
  400e10:	f88d 3014 	strb.w	r3, [sp, #20]
	
	ioport_set_pin_level(selectPins[0],HIGH);
  400e14:	f89b 2000 	ldrb.w	r2, [fp]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e18:	4b1d      	ldr	r3, [pc, #116]	; (400e90 <readCounterByte+0x12c>)
  400e1a:	eb03 1052 	add.w	r0, r3, r2, lsr #5
  400e1e:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400e20:	f002 011f 	and.w	r1, r2, #31
  400e24:	2201      	movs	r2, #1
  400e26:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e2a:	6301      	str	r1, [r0, #48]	; 0x30
	ioport_set_pin_level(selectPins[1],HIGH);
  400e2c:	f89b 1001 	ldrb.w	r1, [fp, #1]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e30:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400e34:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400e36:	f001 011f 	and.w	r1, r1, #31
  400e3a:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e3e:	6301      	str	r1, [r0, #48]	; 0x30
	ioport_set_pin_level(selectPins[2],HIGH);
  400e40:	f89b 1002 	ldrb.w	r1, [fp, #2]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e44:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400e48:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400e4a:	f001 011f 	and.w	r1, r1, #31
  400e4e:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e52:	6301      	str	r1, [r0, #48]	; 0x30
	ioport_set_pin_level(selectPins[3],HIGH);
  400e54:	f89b 1003 	ldrb.w	r1, [fp, #3]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e58:	eb03 1351 	add.w	r3, r3, r1, lsr #5
  400e5c:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  400e5e:	f001 011f 	and.w	r1, r1, #31
  400e62:	408a      	lsls	r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e64:	631a      	str	r2, [r3, #48]	; 0x30
	
	strncpy(p_binaryString, bitString, 9);
  400e66:	2209      	movs	r2, #9
  400e68:	a903      	add	r1, sp, #12
  400e6a:	9801      	ldr	r0, [sp, #4]
  400e6c:	4b0b      	ldr	r3, [pc, #44]	; (400e9c <readCounterByte+0x138>)
  400e6e:	4798      	blx	r3
	
	
	return readByte;
  400e70:	f89d 0017 	ldrb.w	r0, [sp, #23]
}
  400e74:	b007      	add	sp, #28
  400e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ioport_set_pin_level(selectPins[i], LOW);
  400e7a:	780b      	ldrb	r3, [r1, #0]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e7c:	eb05 1053 	add.w	r0, r5, r3, lsr #5
  400e80:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400e82:	f003 031f 	and.w	r3, r3, #31
  400e86:	fa04 f303 	lsl.w	r3, r4, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400e8a:	6343      	str	r3, [r0, #52]	; 0x34
  400e8c:	e787      	b.n	400d9e <readCounterByte+0x3a>
  400e8e:	bf00      	nop
  400e90:	00200707 	.word	0x00200707
  400e94:	00400b9d 	.word	0x00400b9d
  400e98:	004018c5 	.word	0x004018c5
  400e9c:	00401a1d 	.word	0x00401a1d
  400ea0:	00407ba0 	.word	0x00407ba0

00400ea4 <printCountValue>:

static void printCountValue(struct counter cntr){
  400ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ea8:	b08a      	sub	sp, #40	; 0x28
  400eaa:	ac02      	add	r4, sp, #8
  400eac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t readByte = 0;
	uint32_t readCount = 0;
	char * p_bitString;
	char bitString[9] = "";
  400eb0:	2500      	movs	r5, #0
  400eb2:	9507      	str	r5, [sp, #28]
  400eb4:	9508      	str	r5, [sp, #32]
  400eb6:	f88d 5024 	strb.w	r5, [sp, #36]	; 0x24
	p_bitString = &bitString;
	
	// Register counter outputs
	counterio_pulse_pin(cntr.registerClkPin, HIGH, 10000);
  400eba:	f89d 6014 	ldrb.w	r6, [sp, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ebe:	4c23      	ldr	r4, [pc, #140]	; (400f4c <printCountValue+0xa8>)
  400ec0:	eb04 1456 	add.w	r4, r4, r6, lsr #5
  400ec4:	0264      	lsls	r4, r4, #9
	return 1U << (pin & 0x1F);
  400ec6:	f006 031f 	and.w	r3, r6, #31
  400eca:	2601      	movs	r6, #1
  400ecc:	409e      	lsls	r6, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ece:	6326      	str	r6, [r4, #48]	; 0x30
	waitCount(wait);
  400ed0:	f242 7010 	movw	r0, #10000	; 0x2710
  400ed4:	4f1e      	ldr	r7, [pc, #120]	; (400f50 <printCountValue+0xac>)
  400ed6:	47b8      	blx	r7
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400ed8:	6366      	str	r6, [r4, #52]	; 0x34
	waitCount(10000);
  400eda:	f242 7010 	movw	r0, #10000	; 0x2710
  400ede:	47b8      	blx	r7
  400ee0:	462c      	mov	r4, r5
	
	for(uint8_t byteIndex = 0; byteIndex<4; byteIndex++)
	{
		readByte = readCounterByte(cntr.outputPins, cntr.selectPins, byteIndex, p_bitString);
  400ee2:	4f1c      	ldr	r7, [pc, #112]	; (400f54 <printCountValue+0xb0>)
		readCount += ((uint32_t) readByte) << (8*byteIndex);
		printf("[%c%d]%s : %u\r\n", cntr.label, byteIndex, bitString, readByte);
  400ee4:	f8df 807c 	ldr.w	r8, [pc, #124]	; 400f64 <printCountValue+0xc0>
  400ee8:	4e1b      	ldr	r6, [pc, #108]	; (400f58 <printCountValue+0xb4>)
		readByte = readCounterByte(cntr.outputPins, cntr.selectPins, byteIndex, p_bitString);
  400eea:	ab07      	add	r3, sp, #28
  400eec:	b2e2      	uxtb	r2, r4
  400eee:	a902      	add	r1, sp, #8
  400ef0:	a803      	add	r0, sp, #12
  400ef2:	47b8      	blx	r7
		readCount += ((uint32_t) readByte) << (8*byteIndex);
  400ef4:	00e3      	lsls	r3, r4, #3
  400ef6:	fa00 f303 	lsl.w	r3, r0, r3
  400efa:	441d      	add	r5, r3
		printf("[%c%d]%s : %u\r\n", cntr.label, byteIndex, bitString, readByte);
  400efc:	f89d 1016 	ldrb.w	r1, [sp, #22]
  400f00:	9000      	str	r0, [sp, #0]
  400f02:	ab07      	add	r3, sp, #28
  400f04:	4622      	mov	r2, r4
  400f06:	4640      	mov	r0, r8
  400f08:	47b0      	blx	r6
		waitCount(10000);
  400f0a:	f242 7010 	movw	r0, #10000	; 0x2710
  400f0e:	4b10      	ldr	r3, [pc, #64]	; (400f50 <printCountValue+0xac>)
  400f10:	4798      	blx	r3
  400f12:	3401      	adds	r4, #1
	for(uint8_t byteIndex = 0; byteIndex<4; byteIndex++)
  400f14:	2c04      	cmp	r4, #4
  400f16:	d1e8      	bne.n	400eea <printCountValue+0x46>
	}
	
	// Reset HW counter and signal ready FFs
	counterio_pulse_pin(cntr.clearPin, LOW, 10000);
  400f18:	f89d 6015 	ldrb.w	r6, [sp, #21]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f1c:	4c0b      	ldr	r4, [pc, #44]	; (400f4c <printCountValue+0xa8>)
  400f1e:	eb04 1456 	add.w	r4, r4, r6, lsr #5
  400f22:	0264      	lsls	r4, r4, #9
	return 1U << (pin & 0x1F);
  400f24:	f006 031f 	and.w	r3, r6, #31
  400f28:	2601      	movs	r6, #1
  400f2a:	409e      	lsls	r6, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f2c:	6366      	str	r6, [r4, #52]	; 0x34
	waitCount(wait);
  400f2e:	f242 7010 	movw	r0, #10000	; 0x2710
  400f32:	4b07      	ldr	r3, [pc, #28]	; (400f50 <printCountValue+0xac>)
  400f34:	4798      	blx	r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f36:	6326      	str	r6, [r4, #48]	; 0x30
	
	printf("Count: %u\r\n", readCount);
  400f38:	4629      	mov	r1, r5
  400f3a:	4808      	ldr	r0, [pc, #32]	; (400f5c <printCountValue+0xb8>)
  400f3c:	4c06      	ldr	r4, [pc, #24]	; (400f58 <printCountValue+0xb4>)
  400f3e:	47a0      	blx	r4
	printf("\r\n");
  400f40:	4807      	ldr	r0, [pc, #28]	; (400f60 <printCountValue+0xbc>)
  400f42:	47a0      	blx	r4
}
  400f44:	b00a      	add	sp, #40	; 0x28
  400f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f4a:	bf00      	nop
  400f4c:	00200707 	.word	0x00200707
  400f50:	00400b9d 	.word	0x00400b9d
  400f54:	00400d65 	.word	0x00400d65
  400f58:	0040152d 	.word	0x0040152d
  400f5c:	00407b94 	.word	0x00407b94
  400f60:	00407b80 	.word	0x00407b80
  400f64:	00407b84 	.word	0x00407b84

00400f68 <CountReady_Handler>:

static void CountReady_Handler(uint32_t id, uint32_t mask)
{
  400f68:	b510      	push	{r4, lr}
	if(ID_PIOA == id){
  400f6a:	280a      	cmp	r0, #10
  400f6c:	d008      	beq.n	400f80 <CountReady_Handler+0x18>
				printCountValue(counterA);
			}
		}
	}

	if(ID_PIOC ==id){
  400f6e:	280c      	cmp	r0, #12
  400f70:	d105      	bne.n	400f7e <CountReady_Handler+0x16>
		if(SIGNAL1B_READY_MASK == mask ){
  400f72:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
  400f76:	d023      	beq.n	400fc0 <CountReady_Handler+0x58>
			{
				printf("1 & 2 B High\r\n");
				printCountValue(counterB);
			}
		}
		else if( SIGNAL2B_READY_MASK == mask){
  400f78:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  400f7c:	d02d      	beq.n	400fda <CountReady_Handler+0x72>
  400f7e:	bd10      	pop	{r4, pc}
		if(SIGNAL1A_READY_MASK == mask ){
  400f80:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
  400f84:	d00f      	beq.n	400fa6 <CountReady_Handler+0x3e>
		else if( SIGNAL2A_READY_MASK == mask){
  400f86:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
  400f8a:	d1f8      	bne.n	400f7e <CountReady_Handler+0x16>
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400f8c:	4b19      	ldr	r3, [pc, #100]	; (400ff4 <CountReady_Handler+0x8c>)
  400f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			if(ioport_get_pin_level(SIGNAL1A_READY_PIN))
  400f90:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
  400f94:	d0f3      	beq.n	400f7e <CountReady_Handler+0x16>
				printf("2 & 1 A High\r\n");
  400f96:	4818      	ldr	r0, [pc, #96]	; (400ff8 <CountReady_Handler+0x90>)
  400f98:	4b18      	ldr	r3, [pc, #96]	; (400ffc <CountReady_Handler+0x94>)
  400f9a:	4798      	blx	r3
				printCountValue(counterA);
  400f9c:	4b18      	ldr	r3, [pc, #96]	; (401000 <CountReady_Handler+0x98>)
  400f9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400fa0:	4c18      	ldr	r4, [pc, #96]	; (401004 <CountReady_Handler+0x9c>)
  400fa2:	47a0      	blx	r4
  400fa4:	bd10      	pop	{r4, pc}
  400fa6:	4b13      	ldr	r3, [pc, #76]	; (400ff4 <CountReady_Handler+0x8c>)
  400fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			if(ioport_get_pin_level(SIGNAL2A_READY_PIN))
  400faa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  400fae:	d0e6      	beq.n	400f7e <CountReady_Handler+0x16>
				printf("1 & 2 A High\r\n");
  400fb0:	4815      	ldr	r0, [pc, #84]	; (401008 <CountReady_Handler+0xa0>)
  400fb2:	4b12      	ldr	r3, [pc, #72]	; (400ffc <CountReady_Handler+0x94>)
  400fb4:	4798      	blx	r3
				printCountValue(counterA);
  400fb6:	4b12      	ldr	r3, [pc, #72]	; (401000 <CountReady_Handler+0x98>)
  400fb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400fba:	4c12      	ldr	r4, [pc, #72]	; (401004 <CountReady_Handler+0x9c>)
  400fbc:	47a0      	blx	r4
  400fbe:	bd10      	pop	{r4, pc}
  400fc0:	4b12      	ldr	r3, [pc, #72]	; (40100c <CountReady_Handler+0xa4>)
  400fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			if(ioport_get_pin_level(SIGNAL2B_READY_PIN))
  400fc4:	f413 7f00 	tst.w	r3, #512	; 0x200
  400fc8:	d0d9      	beq.n	400f7e <CountReady_Handler+0x16>
				printf("1 & 2 B High\r\n");
  400fca:	4811      	ldr	r0, [pc, #68]	; (401010 <CountReady_Handler+0xa8>)
  400fcc:	4b0b      	ldr	r3, [pc, #44]	; (400ffc <CountReady_Handler+0x94>)
  400fce:	4798      	blx	r3
				printCountValue(counterB);
  400fd0:	4b10      	ldr	r3, [pc, #64]	; (401014 <CountReady_Handler+0xac>)
  400fd2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400fd4:	4c0b      	ldr	r4, [pc, #44]	; (401004 <CountReady_Handler+0x9c>)
  400fd6:	47a0      	blx	r4
  400fd8:	bd10      	pop	{r4, pc}
  400fda:	4b0c      	ldr	r3, [pc, #48]	; (40100c <CountReady_Handler+0xa4>)
  400fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			if(ioport_get_pin_level(SIGNAL1B_READY_PIN))
  400fde:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400fe2:	d0cc      	beq.n	400f7e <CountReady_Handler+0x16>
			{
				printf("2 & 1 B High\r\n");
  400fe4:	480c      	ldr	r0, [pc, #48]	; (401018 <CountReady_Handler+0xb0>)
  400fe6:	4b05      	ldr	r3, [pc, #20]	; (400ffc <CountReady_Handler+0x94>)
  400fe8:	4798      	blx	r3
				printCountValue(counterB);
  400fea:	4b0a      	ldr	r3, [pc, #40]	; (401014 <CountReady_Handler+0xac>)
  400fec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400fee:	4c05      	ldr	r4, [pc, #20]	; (401004 <CountReady_Handler+0x9c>)
  400ff0:	47a0      	blx	r4
			}
		}
	}
}
  400ff2:	e7c4      	b.n	400f7e <CountReady_Handler+0x16>
  400ff4:	400e0e00 	.word	0x400e0e00
  400ff8:	004079a4 	.word	0x004079a4
  400ffc:	0040152d 	.word	0x0040152d
  401000:	20400008 	.word	0x20400008
  401004:	00400ea5 	.word	0x00400ea5
  401008:	00407994 	.word	0x00407994
  40100c:	400e1200 	.word	0x400e1200
  401010:	004079b4 	.word	0x004079b4
  401014:	20400018 	.word	0x20400018
  401018:	004079c4 	.word	0x004079c4

0040101c <SysTick_Handler>:
 *  Increments the g_ul_ms_ticks counter.
 */
// [main_systick_handler]
void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  40101c:	4a02      	ldr	r2, [pc, #8]	; (401028 <SysTick_Handler+0xc>)
  40101e:	6813      	ldr	r3, [r2, #0]
  401020:	3301      	adds	r3, #1
  401022:	6013      	str	r3, [r2, #0]
  401024:	4770      	bx	lr
  401026:	bf00      	nop
  401028:	20400a84 	.word	0x20400a84

0040102c <main>:
/**
 * \brief Main program function. Configure the hardware, initialize lwIP
 * TCP/IP stack, and start HTTP service.
 */
int main(void)
{
  40102c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401030:	b089      	sub	sp, #36	; 0x24
	/* Initialize the SAM system. */
	sysclk_init();
  401032:	4bca      	ldr	r3, [pc, #808]	; (40135c <main+0x330>)
  401034:	4798      	blx	r3
	board_init();
  401036:	4bca      	ldr	r3, [pc, #808]	; (401360 <main+0x334>)
  401038:	4798      	blx	r3
  40103a:	200e      	movs	r0, #14
  40103c:	4ec9      	ldr	r6, [pc, #804]	; (401364 <main+0x338>)
  40103e:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401040:	4dc9      	ldr	r5, [pc, #804]	; (401368 <main+0x33c>)
  401042:	4bca      	ldr	r3, [pc, #808]	; (40136c <main+0x340>)
  401044:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401046:	4aca      	ldr	r2, [pc, #808]	; (401370 <main+0x344>)
  401048:	4bca      	ldr	r3, [pc, #808]	; (401374 <main+0x348>)
  40104a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40104c:	4aca      	ldr	r2, [pc, #808]	; (401378 <main+0x34c>)
  40104e:	4bcb      	ldr	r3, [pc, #812]	; (40137c <main+0x350>)
  401050:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  401052:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401056:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  401058:	23c0      	movs	r3, #192	; 0xc0
  40105a:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  40105c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401060:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  401062:	2400      	movs	r4, #0
  401064:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401066:	9406      	str	r4, [sp, #24]
  401068:	200e      	movs	r0, #14
  40106a:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  40106c:	4ac4      	ldr	r2, [pc, #784]	; (401380 <main+0x354>)
  40106e:	a902      	add	r1, sp, #8
  401070:	4628      	mov	r0, r5
  401072:	4bc4      	ldr	r3, [pc, #784]	; (401384 <main+0x358>)
  401074:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401076:	4628      	mov	r0, r5
  401078:	4bc3      	ldr	r3, [pc, #780]	; (401388 <main+0x35c>)
  40107a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40107c:	4628      	mov	r0, r5
  40107e:	4bc3      	ldr	r3, [pc, #780]	; (40138c <main+0x360>)
  401080:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401082:	4ec3      	ldr	r6, [pc, #780]	; (401390 <main+0x364>)
  401084:	6833      	ldr	r3, [r6, #0]
  401086:	4621      	mov	r1, r4
  401088:	6898      	ldr	r0, [r3, #8]
  40108a:	4dc2      	ldr	r5, [pc, #776]	; (401394 <main+0x368>)
  40108c:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40108e:	6833      	ldr	r3, [r6, #0]
  401090:	4621      	mov	r1, r4
  401092:	6858      	ldr	r0, [r3, #4]
  401094:	47a8      	blx	r5
	setbuf(stdout, NULL);
  401096:	6833      	ldr	r3, [r6, #0]
  401098:	4621      	mov	r1, r4
  40109a:	6898      	ldr	r0, [r3, #8]
  40109c:	47a8      	blx	r5

	/* Configure debug UART */
	configure_console();

	printf("--- Console configured\r\n");
  40109e:	48be      	ldr	r0, [pc, #760]	; (401398 <main+0x36c>)
  4010a0:	4bbe      	ldr	r3, [pc, #760]	; (40139c <main+0x370>)
  4010a2:	4798      	blx	r3
  4010a4:	4dbe      	ldr	r5, [pc, #760]	; (4013a0 <main+0x374>)
  4010a6:	1d2c      	adds	r4, r5, #4
  4010a8:	f8df 8328 	ldr.w	r8, [pc, #808]	; 4013d4 <main+0x3a8>
  4010ac:	f8df c328 	ldr.w	ip, [pc, #808]	; 4013d8 <main+0x3ac>
  4010b0:	350c      	adds	r5, #12
  4010b2:	46a6      	mov	lr, r4
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4010b4:	4fbb      	ldr	r7, [pc, #748]	; (4013a4 <main+0x378>)
	return 1U << (pin & 0x1F);
  4010b6:	2601      	movs	r6, #1
	
	bool countResetPinValue = true;
	
	// Set counter Y read pins
	for(uint8_t i = 0; i < 8 ; i++){
		ioport_set_pin_dir(counterA.outputPins[i], IOPORT_DIR_INPUT);
  4010b8:	f81e 3b01 	ldrb.w	r3, [lr], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4010bc:	eb07 1a53 	add.w	sl, r7, r3, lsr #5
  4010c0:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
	return 1U << (pin & 0x1F);
  4010c4:	f003 031f 	and.w	r3, r3, #31
  4010c8:	fa06 f103 	lsl.w	r1, r6, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4010cc:	f8ca 1014 	str.w	r1, [sl, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010d0:	f8ca 10a0 	str.w	r1, [sl, #160]	; 0xa0
		ioport_set_pin_dir(counterB.outputPins[i], IOPORT_DIR_INPUT);
  4010d4:	f818 3b01 	ldrb.w	r3, [r8], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4010d8:	eb07 1953 	add.w	r9, r7, r3, lsr #5
  4010dc:	ea4f 2949 	mov.w	r9, r9, lsl #9
	return 1U << (pin & 0x1F);
  4010e0:	f003 031f 	and.w	r3, r3, #31
  4010e4:	fa06 f203 	lsl.w	r2, r6, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4010e8:	f8c9 2014 	str.w	r2, [r9, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010ec:	f8c9 20a0 	str.w	r2, [r9, #160]	; 0xa0
		ioport_set_pin_dir(counterC.outputPins[i], IOPORT_DIR_INPUT);
  4010f0:	f81c 3b01 	ldrb.w	r3, [ip], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4010f4:	eb07 1053 	add.w	r0, r7, r3, lsr #5
  4010f8:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  4010fa:	f003 031f 	and.w	r3, r3, #31
  4010fe:	fa06 f303 	lsl.w	r3, r6, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401102:	6143      	str	r3, [r0, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401104:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
		base->PIO_PUDR = mask;
  401108:	f8ca 1060 	str.w	r1, [sl, #96]	; 0x60
		base->PIO_PPDER = mask;
  40110c:	f8ca 1094 	str.w	r1, [sl, #148]	; 0x94
		base->PIO_MDDR = mask;
  401110:	f8ca 1054 	str.w	r1, [sl, #84]	; 0x54
		base->PIO_IFDR = mask;
  401114:	f8ca 1024 	str.w	r1, [sl, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401118:	f8ca 1080 	str.w	r1, [sl, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40111c:	f8da b070 	ldr.w	fp, [sl, #112]	; 0x70
  401120:	43c9      	mvns	r1, r1
  401122:	ea0b 0b01 	and.w	fp, fp, r1
  401126:	f8ca b070 	str.w	fp, [sl, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40112a:	f8da b074 	ldr.w	fp, [sl, #116]	; 0x74
  40112e:	ea01 010b 	and.w	r1, r1, fp
  401132:	f8ca 1074 	str.w	r1, [sl, #116]	; 0x74
		base->PIO_PUDR = mask;
  401136:	f8c9 2060 	str.w	r2, [r9, #96]	; 0x60
		base->PIO_PPDER = mask;
  40113a:	f8c9 2094 	str.w	r2, [r9, #148]	; 0x94
		base->PIO_MDDR = mask;
  40113e:	f8c9 2054 	str.w	r2, [r9, #84]	; 0x54
		base->PIO_IFDR = mask;
  401142:	f8c9 2024 	str.w	r2, [r9, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401146:	f8c9 2080 	str.w	r2, [r9, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40114a:	f8d9 1070 	ldr.w	r1, [r9, #112]	; 0x70
  40114e:	43d2      	mvns	r2, r2
  401150:	4011      	ands	r1, r2
  401152:	f8c9 1070 	str.w	r1, [r9, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401156:	f8d9 1074 	ldr.w	r1, [r9, #116]	; 0x74
  40115a:	400a      	ands	r2, r1
  40115c:	f8c9 2074 	str.w	r2, [r9, #116]	; 0x74
		base->PIO_PUDR = mask;
  401160:	6603      	str	r3, [r0, #96]	; 0x60
		base->PIO_PPDER = mask;
  401162:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
		base->PIO_MDDR = mask;
  401166:	6543      	str	r3, [r0, #84]	; 0x54
		base->PIO_IFDR = mask;
  401168:	6243      	str	r3, [r0, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40116a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40116e:	6f02      	ldr	r2, [r0, #112]	; 0x70
  401170:	43db      	mvns	r3, r3
  401172:	401a      	ands	r2, r3
  401174:	6702      	str	r2, [r0, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401176:	6f42      	ldr	r2, [r0, #116]	; 0x74
  401178:	4013      	ands	r3, r2
  40117a:	6743      	str	r3, [r0, #116]	; 0x74
	for(uint8_t i = 0; i < 8 ; i++){
  40117c:	45ae      	cmp	lr, r5
  40117e:	d19b      	bne.n	4010b8 <main+0x8c>
		ioport_set_pin_mode(counterA.outputPins[i], IOPORT_MODE_PULLDOWN);
		ioport_set_pin_mode(counterB.outputPins[i], IOPORT_MODE_PULLDOWN);
		ioport_set_pin_mode(counterC.outputPins[i], IOPORT_MODE_PULLDOWN);
	}
	
	printf("--- Counter data pins configured\r\n");
  401180:	4889      	ldr	r0, [pc, #548]	; (4013a8 <main+0x37c>)
  401182:	4b86      	ldr	r3, [pc, #536]	; (40139c <main+0x370>)
  401184:	4798      	blx	r3
  401186:	4886      	ldr	r0, [pc, #536]	; (4013a0 <main+0x374>)
  401188:	4e88      	ldr	r6, [pc, #544]	; (4013ac <main+0x380>)
  40118a:	4d89      	ldr	r5, [pc, #548]	; (4013b0 <main+0x384>)
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40118c:	4985      	ldr	r1, [pc, #532]	; (4013a4 <main+0x378>)
	return 1U << (pin & 0x1F);
  40118e:	2201      	movs	r2, #1
	
	/////This is for byte shift
	for(uint8_t i = 0; i < 4 ; i++){
		ioport_set_pin_dir(counterA.selectPins[i], IOPORT_DIR_OUTPUT);
  401190:	f810 3b01 	ldrb.w	r3, [r0], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401194:	eb01 1753 	add.w	r7, r1, r3, lsr #5
  401198:	027f      	lsls	r7, r7, #9
	return 1U << (pin & 0x1F);
  40119a:	f003 031f 	and.w	r3, r3, #31
  40119e:	fa02 f303 	lsl.w	r3, r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4011a2:	613b      	str	r3, [r7, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		ioport_set_pin_dir(counterB.selectPins[i], IOPORT_DIR_OUTPUT);
  4011a8:	f816 3b01 	ldrb.w	r3, [r6], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4011ac:	eb01 1753 	add.w	r7, r1, r3, lsr #5
  4011b0:	027f      	lsls	r7, r7, #9
	return 1U << (pin & 0x1F);
  4011b2:	f003 031f 	and.w	r3, r3, #31
  4011b6:	fa02 f303 	lsl.w	r3, r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4011ba:	613b      	str	r3, [r7, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		ioport_set_pin_dir(counterC.selectPins[i], IOPORT_DIR_OUTPUT);
  4011c0:	f815 3b01 	ldrb.w	r3, [r5], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4011c4:	eb01 1753 	add.w	r7, r1, r3, lsr #5
  4011c8:	027f      	lsls	r7, r7, #9
	return 1U << (pin & 0x1F);
  4011ca:	f003 031f 	and.w	r3, r3, #31
  4011ce:	fa02 f303 	lsl.w	r3, r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4011d2:	613b      	str	r3, [r7, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011d4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	for(uint8_t i = 0; i < 4 ; i++){
  4011d8:	4284      	cmp	r4, r0
  4011da:	d1d9      	bne.n	401190 <main+0x164>
	}
	
	printf("--- Counter select pins configured\r\n");
  4011dc:	4875      	ldr	r0, [pc, #468]	; (4013b4 <main+0x388>)
  4011de:	4f6f      	ldr	r7, [pc, #444]	; (40139c <main+0x370>)
  4011e0:	47b8      	blx	r7
	
	ioport_set_pin_dir(counterA.registerClkPin, IOPORT_DIR_OUTPUT);
  4011e2:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 4013a0 <main+0x374>
  4011e6:	f89a 300c 	ldrb.w	r3, [sl, #12]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4011ea:	4c6e      	ldr	r4, [pc, #440]	; (4013a4 <main+0x378>)
  4011ec:	eb04 1253 	add.w	r2, r4, r3, lsr #5
  4011f0:	0252      	lsls	r2, r2, #9
	return 1U << (pin & 0x1F);
  4011f2:	f003 031f 	and.w	r3, r3, #31
  4011f6:	2501      	movs	r5, #1
  4011f8:	fa05 f303 	lsl.w	r3, r5, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4011fc:	6113      	str	r3, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011fe:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	ioport_set_pin_dir(counterB.registerClkPin, IOPORT_DIR_OUTPUT);
  401202:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 4013ac <main+0x380>
  401206:	f899 300c 	ldrb.w	r3, [r9, #12]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40120a:	eb04 1253 	add.w	r2, r4, r3, lsr #5
  40120e:	0252      	lsls	r2, r2, #9
	return 1U << (pin & 0x1F);
  401210:	f003 031f 	and.w	r3, r3, #31
  401214:	fa05 f303 	lsl.w	r3, r5, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401218:	6113      	str	r3, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40121a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	ioport_set_pin_dir(counterC.registerClkPin, IOPORT_DIR_OUTPUT);
  40121e:	4e64      	ldr	r6, [pc, #400]	; (4013b0 <main+0x384>)
  401220:	7b33      	ldrb	r3, [r6, #12]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401222:	eb04 1253 	add.w	r2, r4, r3, lsr #5
  401226:	0252      	lsls	r2, r2, #9
	return 1U << (pin & 0x1F);
  401228:	f003 031f 	and.w	r3, r3, #31
  40122c:	fa05 f303 	lsl.w	r3, r5, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401230:	6113      	str	r3, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401232:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	
	printf("--- Counter register clock pins configured\r\n");
  401236:	4860      	ldr	r0, [pc, #384]	; (4013b8 <main+0x38c>)
  401238:	47b8      	blx	r7
	
	ioport_set_pin_dir(counterA.clearPin, IOPORT_DIR_OUTPUT);
  40123a:	f89a 000d 	ldrb.w	r0, [sl, #13]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40123e:	eb04 1350 	add.w	r3, r4, r0, lsr #5
  401242:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  401244:	f000 021f 	and.w	r2, r0, #31
  401248:	fa05 f202 	lsl.w	r2, r5, r2
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40124c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40124e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_mode(counterA.clearPin, IOPORT_MODE_PULLDOWN);
  401252:	2110      	movs	r1, #16
  401254:	f8df 8184 	ldr.w	r8, [pc, #388]	; 4013dc <main+0x3b0>
  401258:	47c0      	blx	r8
	ioport_set_pin_dir(counterB.clearPin, IOPORT_DIR_OUTPUT);
  40125a:	f899 000d 	ldrb.w	r0, [r9, #13]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40125e:	eb04 1350 	add.w	r3, r4, r0, lsr #5
  401262:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  401264:	f000 021f 	and.w	r2, r0, #31
  401268:	fa05 f202 	lsl.w	r2, r5, r2
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40126c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40126e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_mode(counterB.clearPin, IOPORT_MODE_PULLDOWN);
  401272:	2110      	movs	r1, #16
  401274:	47c0      	blx	r8
	ioport_set_pin_dir(counterC.clearPin, IOPORT_DIR_OUTPUT);
  401276:	7b70      	ldrb	r0, [r6, #13]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401278:	eb04 1350 	add.w	r3, r4, r0, lsr #5
  40127c:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  40127e:	f000 021f 	and.w	r2, r0, #31
  401282:	fa05 f202 	lsl.w	r2, r5, r2
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401286:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401288:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_mode(counterC.clearPin, IOPORT_MODE_PULLDOWN);
  40128c:	2110      	movs	r1, #16
  40128e:	47c0      	blx	r8
	
	ioport_set_pin_level(counterA.clearPin, countResetPinValue);
  401290:	f89a 300d 	ldrb.w	r3, [sl, #13]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401294:	eb04 1253 	add.w	r2, r4, r3, lsr #5
  401298:	0252      	lsls	r2, r2, #9
	return 1U << (pin & 0x1F);
  40129a:	f003 031f 	and.w	r3, r3, #31
  40129e:	fa05 f303 	lsl.w	r3, r5, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4012a2:	6313      	str	r3, [r2, #48]	; 0x30
	ioport_set_pin_level(counterB.clearPin, countResetPinValue);
  4012a4:	f899 300d 	ldrb.w	r3, [r9, #13]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4012a8:	eb04 1253 	add.w	r2, r4, r3, lsr #5
  4012ac:	0252      	lsls	r2, r2, #9
	return 1U << (pin & 0x1F);
  4012ae:	f003 031f 	and.w	r3, r3, #31
  4012b2:	fa05 f303 	lsl.w	r3, r5, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4012b6:	6313      	str	r3, [r2, #48]	; 0x30
	ioport_set_pin_level(counterC.clearPin, countResetPinValue);
  4012b8:	7b72      	ldrb	r2, [r6, #13]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4012ba:	eb04 1352 	add.w	r3, r4, r2, lsr #5
  4012be:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  4012c0:	f002 021f 	and.w	r2, r2, #31
  4012c4:	fa05 f202 	lsl.w	r2, r5, r2
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4012c8:	631a      	str	r2, [r3, #48]	; 0x30
	
	printf("--- Counter clear pins configured\r\n");
  4012ca:	483c      	ldr	r0, [pc, #240]	; (4013bc <main+0x390>)
  4012cc:	47b8      	blx	r7
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4012ce:	4e3c      	ldr	r6, [pc, #240]	; (4013c0 <main+0x394>)
  4012d0:	f44f 0b80 	mov.w	fp, #4194304	; 0x400000
  4012d4:	f8c6 b014 	str.w	fp, [r6, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4012d8:	f8c6 b0a0 	str.w	fp, [r6, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4012dc:	f44f 3a00 	mov.w	sl, #131072	; 0x20000
  4012e0:	f8c6 a014 	str.w	sl, [r6, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4012e4:	f8c6 a0a0 	str.w	sl, [r6, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4012e8:	4c36      	ldr	r4, [pc, #216]	; (4013c4 <main+0x398>)
  4012ea:	f44f 5980 	mov.w	r9, #4096	; 0x1000
  4012ee:	f8c4 9014 	str.w	r9, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4012f2:	f8c4 90a0 	str.w	r9, [r4, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4012f6:	f44f 7300 	mov.w	r3, #512	; 0x200
  4012fa:	6163      	str	r3, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4012fc:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	ioport_set_pin_dir(SIGNAL1A_READY_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(SIGNAL2A_READY_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(SIGNAL1B_READY_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(SIGNAL2B_READY_PIN, IOPORT_DIR_INPUT);
	
	printf("--- Set signal ready pin direction\r\n");
  401300:	4831      	ldr	r0, [pc, #196]	; (4013c8 <main+0x39c>)
  401302:	47b8      	blx	r7
	
	ioport_set_pin_mode(SIGNAL1A_READY_PIN, (IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE) );
  401304:	2188      	movs	r1, #136	; 0x88
  401306:	2016      	movs	r0, #22
  401308:	47c0      	blx	r8
	ioport_set_pin_mode(SIGNAL2A_READY_PIN, (IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE) );
  40130a:	2188      	movs	r1, #136	; 0x88
  40130c:	2011      	movs	r0, #17
  40130e:	47c0      	blx	r8
	ioport_set_pin_mode(SIGNAL1B_READY_PIN, (IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE) );
  401310:	2188      	movs	r1, #136	; 0x88
  401312:	204c      	movs	r0, #76	; 0x4c
  401314:	47c0      	blx	r8
	ioport_set_pin_mode(SIGNAL2B_READY_PIN, (IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE) );
  401316:	2188      	movs	r1, #136	; 0x88
  401318:	2049      	movs	r0, #73	; 0x49
  40131a:	47c0      	blx	r8
	
	printf("--- Set signal ready pin mode\r\n");
  40131c:	482b      	ldr	r0, [pc, #172]	; (4013cc <main+0x3a0>)
  40131e:	47b8      	blx	r7
		base->PIO_ESR = mask;
  401320:	f8c6 b0c0 	str.w	fp, [r6, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401324:	f8c6 b0d4 	str.w	fp, [r6, #212]	; 0xd4
	base->PIO_AIMER = mask;
  401328:	f8c6 b0b0 	str.w	fp, [r6, #176]	; 0xb0
		base->PIO_ESR = mask;
  40132c:	f8c6 a0c0 	str.w	sl, [r6, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401330:	f8c6 a0d4 	str.w	sl, [r6, #212]	; 0xd4
	base->PIO_AIMER = mask;
  401334:	f8c6 a0b0 	str.w	sl, [r6, #176]	; 0xb0
		base->PIO_ESR = mask;
  401338:	f8c4 90c0 	str.w	r9, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40133c:	f8c4 90d4 	str.w	r9, [r4, #212]	; 0xd4
	base->PIO_AIMER = mask;
  401340:	f8c4 90b0 	str.w	r9, [r4, #176]	; 0xb0
		base->PIO_ESR = mask;
  401344:	f44f 7300 	mov.w	r3, #512	; 0x200
  401348:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40134c:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4
	base->PIO_AIMER = mask;
  401350:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
	ioport_set_pin_sense_mode(SIGNAL1A_READY_PIN, (IOPORT_SENSE_RISING));
	ioport_set_pin_sense_mode(SIGNAL2A_READY_PIN, (IOPORT_SENSE_RISING));
	ioport_set_pin_sense_mode(SIGNAL1B_READY_PIN, (IOPORT_SENSE_RISING));
	ioport_set_pin_sense_mode(SIGNAL2B_READY_PIN, (IOPORT_SENSE_RISING));
	
	printf("--- Set signal ready pin sense\r\n");
  401354:	481e      	ldr	r0, [pc, #120]	; (4013d0 <main+0x3a4>)
  401356:	47b8      	blx	r7
  401358:	e042      	b.n	4013e0 <main+0x3b4>
  40135a:	bf00      	nop
  40135c:	004001d5 	.word	0x004001d5
  401360:	004002d5 	.word	0x004002d5
  401364:	004006f1 	.word	0x004006f1
  401368:	40028000 	.word	0x40028000
  40136c:	20400ac4 	.word	0x20400ac4
  401370:	00400c91 	.word	0x00400c91
  401374:	20400ac0 	.word	0x20400ac0
  401378:	00400bb5 	.word	0x00400bb5
  40137c:	20400abc 	.word	0x20400abc
  401380:	047868c0 	.word	0x047868c0
  401384:	004007b9 	.word	0x004007b9
  401388:	0040080d 	.word	0x0040080d
  40138c:	00400813 	.word	0x00400813
  401390:	20400038 	.word	0x20400038
  401394:	00401725 	.word	0x00401725
  401398:	004079d4 	.word	0x004079d4
  40139c:	0040152d 	.word	0x0040152d
  4013a0:	20400008 	.word	0x20400008
  4013a4:	00200707 	.word	0x00200707
  4013a8:	004079f0 	.word	0x004079f0
  4013ac:	20400018 	.word	0x20400018
  4013b0:	20400028 	.word	0x20400028
  4013b4:	00407a14 	.word	0x00407a14
  4013b8:	00407a3c 	.word	0x00407a3c
  4013bc:	00407a6c 	.word	0x00407a6c
  4013c0:	400e0e00 	.word	0x400e0e00
  4013c4:	400e1200 	.word	0x400e1200
  4013c8:	00407a90 	.word	0x00407a90
  4013cc:	00407ab8 	.word	0x00407ab8
  4013d0:	00407ad8 	.word	0x00407ad8
  4013d4:	2040001c 	.word	0x2040001c
  4013d8:	2040002c 	.word	0x2040002c
  4013dc:	00400b25 	.word	0x00400b25
	
	pio_handler_set(PIOA, ID_PIOA, (SIGNAL1A_READY_MASK || SIGNAL2A_READY_MASK), (PIO_PULLUP | PIO_DEBOUNCE | PIO_IT_RISE_EDGE), CountReady_Handler);
  4013e0:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 4014d0 <main+0x4a4>
  4013e4:	f8cd a000 	str.w	sl, [sp]
  4013e8:	2379      	movs	r3, #121	; 0x79
  4013ea:	462a      	mov	r2, r5
  4013ec:	210a      	movs	r1, #10
  4013ee:	4630      	mov	r0, r6
  4013f0:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 4014d4 <main+0x4a8>
  4013f4:	47c0      	blx	r8
	pio_handler_set(PIOC, ID_PIOC, (SIGNAL1B_READY_MASK || SIGNAL2B_READY_MASK), (PIO_PULLUP | PIO_DEBOUNCE | PIO_IT_RISE_EDGE), CountReady_Handler);
  4013f6:	f8cd a000 	str.w	sl, [sp]
  4013fa:	2379      	movs	r3, #121	; 0x79
  4013fc:	462a      	mov	r2, r5
  4013fe:	210c      	movs	r1, #12
  401400:	4620      	mov	r0, r4
  401402:	47c0      	blx	r8
	
	printf("--- Set signal ready handler\r\n");
  401404:	4822      	ldr	r0, [pc, #136]	; (401490 <main+0x464>)
  401406:	47b8      	blx	r7
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401408:	4b22      	ldr	r3, [pc, #136]	; (401494 <main+0x468>)
  40140a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40140e:	601a      	str	r2, [r3, #0]
  401410:	f8c3 9000 	str.w	r9, [r3]
	
	NVIC_EnableIRQ((IRQn_Type) ID_PIOA);
	NVIC_EnableIRQ((IRQn_Type) ID_PIOC);
	
	printf("--- Enabled IRQ\r\n");
  401414:	4820      	ldr	r0, [pc, #128]	; (401498 <main+0x46c>)
  401416:	47b8      	blx	r7
	
	pio_handler_set_priority(PIOA, (IRQn_Type) ID_PIOA, IRQ_PRIOR_PIO);
  401418:	2200      	movs	r2, #0
  40141a:	210a      	movs	r1, #10
  40141c:	4630      	mov	r0, r6
  40141e:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4014d8 <main+0x4ac>
  401422:	47c0      	blx	r8
	pio_handler_set_priority(PIOC, (IRQn_Type) ID_PIOB, IRQ_PRIOR_PIO);
  401424:	2200      	movs	r2, #0
  401426:	210b      	movs	r1, #11
  401428:	4620      	mov	r0, r4
  40142a:	47c0      	blx	r8
	
	printf("--- Set handler priority\r\n");
  40142c:	481b      	ldr	r0, [pc, #108]	; (40149c <main+0x470>)
  40142e:	47b8      	blx	r7
	
	pio_enable_interrupt(PIOA, (SIGNAL1A_READY_MASK || SIGNAL2A_READY_MASK));
  401430:	4629      	mov	r1, r5
  401432:	4630      	mov	r0, r6
  401434:	4e1a      	ldr	r6, [pc, #104]	; (4014a0 <main+0x474>)
  401436:	47b0      	blx	r6
	pio_enable_interrupt(PIOC, (SIGNAL1B_READY_MASK || SIGNAL2B_READY_MASK));
  401438:	4629      	mov	r1, r5
  40143a:	4620      	mov	r0, r4
  40143c:	47b0      	blx	r6
	
	printf("--- Enabled interrupt\r\n");
  40143e:	4819      	ldr	r0, [pc, #100]	; (4014a4 <main+0x478>)
  401440:	47b8      	blx	r7
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401442:	4b19      	ldr	r3, [pc, #100]	; (4014a8 <main+0x47c>)
  401444:	4a19      	ldr	r2, [pc, #100]	; (4014ac <main+0x480>)
  401446:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401448:	21e0      	movs	r1, #224	; 0xe0
  40144a:	4a19      	ldr	r2, [pc, #100]	; (4014b0 <main+0x484>)
  40144c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  401450:	2200      	movs	r2, #0
  401452:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  401454:	2207      	movs	r2, #7
  401456:	601a      	str	r2, [r3, #0]
	if (SysTick_Config(sysclk_get_cpu_hz() / 1000)) {
		printf("-F- Systick configuration error\r\n\r\n");
		while (1);
	}

	printf("--- Starting Main Loop ---\r\n\r\n");
  401458:	4816      	ldr	r0, [pc, #88]	; (4014b4 <main+0x488>)
  40145a:	47b8      	blx	r7
	
	while (true) {
		
		printCountValue(counterA);
  40145c:	4d16      	ldr	r5, [pc, #88]	; (4014b8 <main+0x48c>)
  40145e:	4e17      	ldr	r6, [pc, #92]	; (4014bc <main+0x490>)
	ul_cur_ticks = g_ul_ms_ticks;
  401460:	4c17      	ldr	r4, [pc, #92]	; (4014c0 <main+0x494>)
		printCountValue(counterA);
  401462:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  401466:	47b0      	blx	r6
		waitCount(10000);
  401468:	f242 7010 	movw	r0, #10000	; 0x2710
  40146c:	4f15      	ldr	r7, [pc, #84]	; (4014c4 <main+0x498>)
  40146e:	47b8      	blx	r7
		printCountValue(counterB);
  401470:	4b15      	ldr	r3, [pc, #84]	; (4014c8 <main+0x49c>)
  401472:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401474:	47b0      	blx	r6
		waitCount(10000);
  401476:	f242 7010 	movw	r0, #10000	; 0x2710
  40147a:	47b8      	blx	r7
		printCountValue(counterC);
  40147c:	4b13      	ldr	r3, [pc, #76]	; (4014cc <main+0x4a0>)
  40147e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401480:	47b0      	blx	r6
	ul_cur_ticks = g_ul_ms_ticks;
  401482:	6822      	ldr	r2, [r4, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  401484:	6823      	ldr	r3, [r4, #0]
  401486:	1a9b      	subs	r3, r3, r2
  401488:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  40148c:	d3fa      	bcc.n	401484 <main+0x458>
  40148e:	e7e8      	b.n	401462 <main+0x436>
  401490:	00407afc 	.word	0x00407afc
  401494:	e000e100 	.word	0xe000e100
  401498:	00407b1c 	.word	0x00407b1c
  40149c:	00407b30 	.word	0x00407b30
  4014a0:	00400417 	.word	0x00400417
  4014a4:	00407b4c 	.word	0x00407b4c
  4014a8:	e000e010 	.word	0xe000e010
  4014ac:	000249ef 	.word	0x000249ef
  4014b0:	e000ed00 	.word	0xe000ed00
  4014b4:	00407b64 	.word	0x00407b64
  4014b8:	20400008 	.word	0x20400008
  4014bc:	00400ea5 	.word	0x00400ea5
  4014c0:	20400a84 	.word	0x20400a84
  4014c4:	00400b9d 	.word	0x00400b9d
  4014c8:	20400018 	.word	0x20400018
  4014cc:	20400028 	.word	0x20400028
  4014d0:	00400f69 	.word	0x00400f69
  4014d4:	00400479 	.word	0x00400479
  4014d8:	0040054d 	.word	0x0040054d

004014dc <__libc_init_array>:
  4014dc:	b570      	push	{r4, r5, r6, lr}
  4014de:	4e0f      	ldr	r6, [pc, #60]	; (40151c <__libc_init_array+0x40>)
  4014e0:	4d0f      	ldr	r5, [pc, #60]	; (401520 <__libc_init_array+0x44>)
  4014e2:	1b76      	subs	r6, r6, r5
  4014e4:	10b6      	asrs	r6, r6, #2
  4014e6:	bf18      	it	ne
  4014e8:	2400      	movne	r4, #0
  4014ea:	d005      	beq.n	4014f8 <__libc_init_array+0x1c>
  4014ec:	3401      	adds	r4, #1
  4014ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4014f2:	4798      	blx	r3
  4014f4:	42a6      	cmp	r6, r4
  4014f6:	d1f9      	bne.n	4014ec <__libc_init_array+0x10>
  4014f8:	4e0a      	ldr	r6, [pc, #40]	; (401524 <__libc_init_array+0x48>)
  4014fa:	4d0b      	ldr	r5, [pc, #44]	; (401528 <__libc_init_array+0x4c>)
  4014fc:	1b76      	subs	r6, r6, r5
  4014fe:	f006 fca7 	bl	407e50 <_init>
  401502:	10b6      	asrs	r6, r6, #2
  401504:	bf18      	it	ne
  401506:	2400      	movne	r4, #0
  401508:	d006      	beq.n	401518 <__libc_init_array+0x3c>
  40150a:	3401      	adds	r4, #1
  40150c:	f855 3b04 	ldr.w	r3, [r5], #4
  401510:	4798      	blx	r3
  401512:	42a6      	cmp	r6, r4
  401514:	d1f9      	bne.n	40150a <__libc_init_array+0x2e>
  401516:	bd70      	pop	{r4, r5, r6, pc}
  401518:	bd70      	pop	{r4, r5, r6, pc}
  40151a:	bf00      	nop
  40151c:	00407e5c 	.word	0x00407e5c
  401520:	00407e5c 	.word	0x00407e5c
  401524:	00407e64 	.word	0x00407e64
  401528:	00407e5c 	.word	0x00407e5c

0040152c <iprintf>:
  40152c:	b40f      	push	{r0, r1, r2, r3}
  40152e:	b500      	push	{lr}
  401530:	4907      	ldr	r1, [pc, #28]	; (401550 <iprintf+0x24>)
  401532:	b083      	sub	sp, #12
  401534:	ab04      	add	r3, sp, #16
  401536:	6808      	ldr	r0, [r1, #0]
  401538:	f853 2b04 	ldr.w	r2, [r3], #4
  40153c:	6881      	ldr	r1, [r0, #8]
  40153e:	9301      	str	r3, [sp, #4]
  401540:	f001 fd0c 	bl	402f5c <_vfiprintf_r>
  401544:	b003      	add	sp, #12
  401546:	f85d eb04 	ldr.w	lr, [sp], #4
  40154a:	b004      	add	sp, #16
  40154c:	4770      	bx	lr
  40154e:	bf00      	nop
  401550:	20400038 	.word	0x20400038

00401554 <memcpy>:
  401554:	4684      	mov	ip, r0
  401556:	ea41 0300 	orr.w	r3, r1, r0
  40155a:	f013 0303 	ands.w	r3, r3, #3
  40155e:	d16d      	bne.n	40163c <memcpy+0xe8>
  401560:	3a40      	subs	r2, #64	; 0x40
  401562:	d341      	bcc.n	4015e8 <memcpy+0x94>
  401564:	f851 3b04 	ldr.w	r3, [r1], #4
  401568:	f840 3b04 	str.w	r3, [r0], #4
  40156c:	f851 3b04 	ldr.w	r3, [r1], #4
  401570:	f840 3b04 	str.w	r3, [r0], #4
  401574:	f851 3b04 	ldr.w	r3, [r1], #4
  401578:	f840 3b04 	str.w	r3, [r0], #4
  40157c:	f851 3b04 	ldr.w	r3, [r1], #4
  401580:	f840 3b04 	str.w	r3, [r0], #4
  401584:	f851 3b04 	ldr.w	r3, [r1], #4
  401588:	f840 3b04 	str.w	r3, [r0], #4
  40158c:	f851 3b04 	ldr.w	r3, [r1], #4
  401590:	f840 3b04 	str.w	r3, [r0], #4
  401594:	f851 3b04 	ldr.w	r3, [r1], #4
  401598:	f840 3b04 	str.w	r3, [r0], #4
  40159c:	f851 3b04 	ldr.w	r3, [r1], #4
  4015a0:	f840 3b04 	str.w	r3, [r0], #4
  4015a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015a8:	f840 3b04 	str.w	r3, [r0], #4
  4015ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4015b0:	f840 3b04 	str.w	r3, [r0], #4
  4015b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015b8:	f840 3b04 	str.w	r3, [r0], #4
  4015bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4015c0:	f840 3b04 	str.w	r3, [r0], #4
  4015c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015c8:	f840 3b04 	str.w	r3, [r0], #4
  4015cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4015d0:	f840 3b04 	str.w	r3, [r0], #4
  4015d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015d8:	f840 3b04 	str.w	r3, [r0], #4
  4015dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4015e0:	f840 3b04 	str.w	r3, [r0], #4
  4015e4:	3a40      	subs	r2, #64	; 0x40
  4015e6:	d2bd      	bcs.n	401564 <memcpy+0x10>
  4015e8:	3230      	adds	r2, #48	; 0x30
  4015ea:	d311      	bcc.n	401610 <memcpy+0xbc>
  4015ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4015f0:	f840 3b04 	str.w	r3, [r0], #4
  4015f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015f8:	f840 3b04 	str.w	r3, [r0], #4
  4015fc:	f851 3b04 	ldr.w	r3, [r1], #4
  401600:	f840 3b04 	str.w	r3, [r0], #4
  401604:	f851 3b04 	ldr.w	r3, [r1], #4
  401608:	f840 3b04 	str.w	r3, [r0], #4
  40160c:	3a10      	subs	r2, #16
  40160e:	d2ed      	bcs.n	4015ec <memcpy+0x98>
  401610:	320c      	adds	r2, #12
  401612:	d305      	bcc.n	401620 <memcpy+0xcc>
  401614:	f851 3b04 	ldr.w	r3, [r1], #4
  401618:	f840 3b04 	str.w	r3, [r0], #4
  40161c:	3a04      	subs	r2, #4
  40161e:	d2f9      	bcs.n	401614 <memcpy+0xc0>
  401620:	3204      	adds	r2, #4
  401622:	d008      	beq.n	401636 <memcpy+0xe2>
  401624:	07d2      	lsls	r2, r2, #31
  401626:	bf1c      	itt	ne
  401628:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40162c:	f800 3b01 	strbne.w	r3, [r0], #1
  401630:	d301      	bcc.n	401636 <memcpy+0xe2>
  401632:	880b      	ldrh	r3, [r1, #0]
  401634:	8003      	strh	r3, [r0, #0]
  401636:	4660      	mov	r0, ip
  401638:	4770      	bx	lr
  40163a:	bf00      	nop
  40163c:	2a08      	cmp	r2, #8
  40163e:	d313      	bcc.n	401668 <memcpy+0x114>
  401640:	078b      	lsls	r3, r1, #30
  401642:	d08d      	beq.n	401560 <memcpy+0xc>
  401644:	f010 0303 	ands.w	r3, r0, #3
  401648:	d08a      	beq.n	401560 <memcpy+0xc>
  40164a:	f1c3 0304 	rsb	r3, r3, #4
  40164e:	1ad2      	subs	r2, r2, r3
  401650:	07db      	lsls	r3, r3, #31
  401652:	bf1c      	itt	ne
  401654:	f811 3b01 	ldrbne.w	r3, [r1], #1
  401658:	f800 3b01 	strbne.w	r3, [r0], #1
  40165c:	d380      	bcc.n	401560 <memcpy+0xc>
  40165e:	f831 3b02 	ldrh.w	r3, [r1], #2
  401662:	f820 3b02 	strh.w	r3, [r0], #2
  401666:	e77b      	b.n	401560 <memcpy+0xc>
  401668:	3a04      	subs	r2, #4
  40166a:	d3d9      	bcc.n	401620 <memcpy+0xcc>
  40166c:	3a01      	subs	r2, #1
  40166e:	f811 3b01 	ldrb.w	r3, [r1], #1
  401672:	f800 3b01 	strb.w	r3, [r0], #1
  401676:	d2f9      	bcs.n	40166c <memcpy+0x118>
  401678:	780b      	ldrb	r3, [r1, #0]
  40167a:	7003      	strb	r3, [r0, #0]
  40167c:	784b      	ldrb	r3, [r1, #1]
  40167e:	7043      	strb	r3, [r0, #1]
  401680:	788b      	ldrb	r3, [r1, #2]
  401682:	7083      	strb	r3, [r0, #2]
  401684:	4660      	mov	r0, ip
  401686:	4770      	bx	lr

00401688 <memset>:
  401688:	b470      	push	{r4, r5, r6}
  40168a:	0786      	lsls	r6, r0, #30
  40168c:	d046      	beq.n	40171c <memset+0x94>
  40168e:	1e54      	subs	r4, r2, #1
  401690:	2a00      	cmp	r2, #0
  401692:	d041      	beq.n	401718 <memset+0x90>
  401694:	b2ca      	uxtb	r2, r1
  401696:	4603      	mov	r3, r0
  401698:	e002      	b.n	4016a0 <memset+0x18>
  40169a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40169e:	d33b      	bcc.n	401718 <memset+0x90>
  4016a0:	f803 2b01 	strb.w	r2, [r3], #1
  4016a4:	079d      	lsls	r5, r3, #30
  4016a6:	d1f8      	bne.n	40169a <memset+0x12>
  4016a8:	2c03      	cmp	r4, #3
  4016aa:	d92e      	bls.n	40170a <memset+0x82>
  4016ac:	b2cd      	uxtb	r5, r1
  4016ae:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4016b2:	2c0f      	cmp	r4, #15
  4016b4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4016b8:	d919      	bls.n	4016ee <memset+0x66>
  4016ba:	f103 0210 	add.w	r2, r3, #16
  4016be:	4626      	mov	r6, r4
  4016c0:	3e10      	subs	r6, #16
  4016c2:	2e0f      	cmp	r6, #15
  4016c4:	f842 5c10 	str.w	r5, [r2, #-16]
  4016c8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4016cc:	f842 5c08 	str.w	r5, [r2, #-8]
  4016d0:	f842 5c04 	str.w	r5, [r2, #-4]
  4016d4:	f102 0210 	add.w	r2, r2, #16
  4016d8:	d8f2      	bhi.n	4016c0 <memset+0x38>
  4016da:	f1a4 0210 	sub.w	r2, r4, #16
  4016de:	f022 020f 	bic.w	r2, r2, #15
  4016e2:	f004 040f 	and.w	r4, r4, #15
  4016e6:	3210      	adds	r2, #16
  4016e8:	2c03      	cmp	r4, #3
  4016ea:	4413      	add	r3, r2
  4016ec:	d90d      	bls.n	40170a <memset+0x82>
  4016ee:	461e      	mov	r6, r3
  4016f0:	4622      	mov	r2, r4
  4016f2:	3a04      	subs	r2, #4
  4016f4:	2a03      	cmp	r2, #3
  4016f6:	f846 5b04 	str.w	r5, [r6], #4
  4016fa:	d8fa      	bhi.n	4016f2 <memset+0x6a>
  4016fc:	1f22      	subs	r2, r4, #4
  4016fe:	f022 0203 	bic.w	r2, r2, #3
  401702:	3204      	adds	r2, #4
  401704:	4413      	add	r3, r2
  401706:	f004 0403 	and.w	r4, r4, #3
  40170a:	b12c      	cbz	r4, 401718 <memset+0x90>
  40170c:	b2c9      	uxtb	r1, r1
  40170e:	441c      	add	r4, r3
  401710:	f803 1b01 	strb.w	r1, [r3], #1
  401714:	429c      	cmp	r4, r3
  401716:	d1fb      	bne.n	401710 <memset+0x88>
  401718:	bc70      	pop	{r4, r5, r6}
  40171a:	4770      	bx	lr
  40171c:	4614      	mov	r4, r2
  40171e:	4603      	mov	r3, r0
  401720:	e7c2      	b.n	4016a8 <memset+0x20>
  401722:	bf00      	nop

00401724 <setbuf>:
  401724:	2900      	cmp	r1, #0
  401726:	bf0c      	ite	eq
  401728:	2202      	moveq	r2, #2
  40172a:	2200      	movne	r2, #0
  40172c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401730:	f000 b800 	b.w	401734 <setvbuf>

00401734 <setvbuf>:
  401734:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401738:	4c61      	ldr	r4, [pc, #388]	; (4018c0 <setvbuf+0x18c>)
  40173a:	6825      	ldr	r5, [r4, #0]
  40173c:	b083      	sub	sp, #12
  40173e:	4604      	mov	r4, r0
  401740:	460f      	mov	r7, r1
  401742:	4690      	mov	r8, r2
  401744:	461e      	mov	r6, r3
  401746:	b115      	cbz	r5, 40174e <setvbuf+0x1a>
  401748:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40174a:	2b00      	cmp	r3, #0
  40174c:	d064      	beq.n	401818 <setvbuf+0xe4>
  40174e:	f1b8 0f02 	cmp.w	r8, #2
  401752:	d006      	beq.n	401762 <setvbuf+0x2e>
  401754:	f1b8 0f01 	cmp.w	r8, #1
  401758:	f200 809f 	bhi.w	40189a <setvbuf+0x166>
  40175c:	2e00      	cmp	r6, #0
  40175e:	f2c0 809c 	blt.w	40189a <setvbuf+0x166>
  401762:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401764:	07d8      	lsls	r0, r3, #31
  401766:	d534      	bpl.n	4017d2 <setvbuf+0x9e>
  401768:	4621      	mov	r1, r4
  40176a:	4628      	mov	r0, r5
  40176c:	f003 fb52 	bl	404e14 <_fflush_r>
  401770:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401772:	b141      	cbz	r1, 401786 <setvbuf+0x52>
  401774:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401778:	4299      	cmp	r1, r3
  40177a:	d002      	beq.n	401782 <setvbuf+0x4e>
  40177c:	4628      	mov	r0, r5
  40177e:	f003 fcc7 	bl	405110 <_free_r>
  401782:	2300      	movs	r3, #0
  401784:	6323      	str	r3, [r4, #48]	; 0x30
  401786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40178a:	2200      	movs	r2, #0
  40178c:	61a2      	str	r2, [r4, #24]
  40178e:	6062      	str	r2, [r4, #4]
  401790:	061a      	lsls	r2, r3, #24
  401792:	d43a      	bmi.n	40180a <setvbuf+0xd6>
  401794:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401798:	f023 0303 	bic.w	r3, r3, #3
  40179c:	f1b8 0f02 	cmp.w	r8, #2
  4017a0:	81a3      	strh	r3, [r4, #12]
  4017a2:	d01d      	beq.n	4017e0 <setvbuf+0xac>
  4017a4:	ab01      	add	r3, sp, #4
  4017a6:	466a      	mov	r2, sp
  4017a8:	4621      	mov	r1, r4
  4017aa:	4628      	mov	r0, r5
  4017ac:	f003 ff5c 	bl	405668 <__swhatbuf_r>
  4017b0:	89a3      	ldrh	r3, [r4, #12]
  4017b2:	4318      	orrs	r0, r3
  4017b4:	81a0      	strh	r0, [r4, #12]
  4017b6:	2e00      	cmp	r6, #0
  4017b8:	d132      	bne.n	401820 <setvbuf+0xec>
  4017ba:	9e00      	ldr	r6, [sp, #0]
  4017bc:	4630      	mov	r0, r6
  4017be:	f003 ffcb 	bl	405758 <malloc>
  4017c2:	4607      	mov	r7, r0
  4017c4:	2800      	cmp	r0, #0
  4017c6:	d06b      	beq.n	4018a0 <setvbuf+0x16c>
  4017c8:	89a3      	ldrh	r3, [r4, #12]
  4017ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4017ce:	81a3      	strh	r3, [r4, #12]
  4017d0:	e028      	b.n	401824 <setvbuf+0xf0>
  4017d2:	89a3      	ldrh	r3, [r4, #12]
  4017d4:	0599      	lsls	r1, r3, #22
  4017d6:	d4c7      	bmi.n	401768 <setvbuf+0x34>
  4017d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4017da:	f003 ff41 	bl	405660 <__retarget_lock_acquire_recursive>
  4017de:	e7c3      	b.n	401768 <setvbuf+0x34>
  4017e0:	2500      	movs	r5, #0
  4017e2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4017e4:	2600      	movs	r6, #0
  4017e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4017ea:	f043 0302 	orr.w	r3, r3, #2
  4017ee:	2001      	movs	r0, #1
  4017f0:	60a6      	str	r6, [r4, #8]
  4017f2:	07ce      	lsls	r6, r1, #31
  4017f4:	81a3      	strh	r3, [r4, #12]
  4017f6:	6022      	str	r2, [r4, #0]
  4017f8:	6122      	str	r2, [r4, #16]
  4017fa:	6160      	str	r0, [r4, #20]
  4017fc:	d401      	bmi.n	401802 <setvbuf+0xce>
  4017fe:	0598      	lsls	r0, r3, #22
  401800:	d53e      	bpl.n	401880 <setvbuf+0x14c>
  401802:	4628      	mov	r0, r5
  401804:	b003      	add	sp, #12
  401806:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40180a:	6921      	ldr	r1, [r4, #16]
  40180c:	4628      	mov	r0, r5
  40180e:	f003 fc7f 	bl	405110 <_free_r>
  401812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401816:	e7bd      	b.n	401794 <setvbuf+0x60>
  401818:	4628      	mov	r0, r5
  40181a:	f003 fb53 	bl	404ec4 <__sinit>
  40181e:	e796      	b.n	40174e <setvbuf+0x1a>
  401820:	2f00      	cmp	r7, #0
  401822:	d0cb      	beq.n	4017bc <setvbuf+0x88>
  401824:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401826:	2b00      	cmp	r3, #0
  401828:	d033      	beq.n	401892 <setvbuf+0x15e>
  40182a:	9b00      	ldr	r3, [sp, #0]
  40182c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401830:	6027      	str	r7, [r4, #0]
  401832:	429e      	cmp	r6, r3
  401834:	bf1c      	itt	ne
  401836:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40183a:	81a2      	strhne	r2, [r4, #12]
  40183c:	f1b8 0f01 	cmp.w	r8, #1
  401840:	bf04      	itt	eq
  401842:	f042 0201 	orreq.w	r2, r2, #1
  401846:	81a2      	strheq	r2, [r4, #12]
  401848:	b292      	uxth	r2, r2
  40184a:	f012 0308 	ands.w	r3, r2, #8
  40184e:	6127      	str	r7, [r4, #16]
  401850:	6166      	str	r6, [r4, #20]
  401852:	d00e      	beq.n	401872 <setvbuf+0x13e>
  401854:	07d1      	lsls	r1, r2, #31
  401856:	d51a      	bpl.n	40188e <setvbuf+0x15a>
  401858:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40185a:	4276      	negs	r6, r6
  40185c:	2300      	movs	r3, #0
  40185e:	f015 0501 	ands.w	r5, r5, #1
  401862:	61a6      	str	r6, [r4, #24]
  401864:	60a3      	str	r3, [r4, #8]
  401866:	d009      	beq.n	40187c <setvbuf+0x148>
  401868:	2500      	movs	r5, #0
  40186a:	4628      	mov	r0, r5
  40186c:	b003      	add	sp, #12
  40186e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401872:	60a3      	str	r3, [r4, #8]
  401874:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401876:	f015 0501 	ands.w	r5, r5, #1
  40187a:	d1f5      	bne.n	401868 <setvbuf+0x134>
  40187c:	0593      	lsls	r3, r2, #22
  40187e:	d4c0      	bmi.n	401802 <setvbuf+0xce>
  401880:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401882:	f003 feef 	bl	405664 <__retarget_lock_release_recursive>
  401886:	4628      	mov	r0, r5
  401888:	b003      	add	sp, #12
  40188a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40188e:	60a6      	str	r6, [r4, #8]
  401890:	e7f0      	b.n	401874 <setvbuf+0x140>
  401892:	4628      	mov	r0, r5
  401894:	f003 fb16 	bl	404ec4 <__sinit>
  401898:	e7c7      	b.n	40182a <setvbuf+0xf6>
  40189a:	f04f 35ff 	mov.w	r5, #4294967295
  40189e:	e7b0      	b.n	401802 <setvbuf+0xce>
  4018a0:	f8dd 9000 	ldr.w	r9, [sp]
  4018a4:	45b1      	cmp	r9, r6
  4018a6:	d004      	beq.n	4018b2 <setvbuf+0x17e>
  4018a8:	4648      	mov	r0, r9
  4018aa:	f003 ff55 	bl	405758 <malloc>
  4018ae:	4607      	mov	r7, r0
  4018b0:	b920      	cbnz	r0, 4018bc <setvbuf+0x188>
  4018b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4018b6:	f04f 35ff 	mov.w	r5, #4294967295
  4018ba:	e792      	b.n	4017e2 <setvbuf+0xae>
  4018bc:	464e      	mov	r6, r9
  4018be:	e783      	b.n	4017c8 <setvbuf+0x94>
  4018c0:	20400038 	.word	0x20400038

004018c4 <sprintf>:
  4018c4:	b40e      	push	{r1, r2, r3}
  4018c6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018c8:	b09c      	sub	sp, #112	; 0x70
  4018ca:	ab21      	add	r3, sp, #132	; 0x84
  4018cc:	490f      	ldr	r1, [pc, #60]	; (40190c <sprintf+0x48>)
  4018ce:	f853 2b04 	ldr.w	r2, [r3], #4
  4018d2:	9301      	str	r3, [sp, #4]
  4018d4:	4605      	mov	r5, r0
  4018d6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4018da:	6808      	ldr	r0, [r1, #0]
  4018dc:	9502      	str	r5, [sp, #8]
  4018de:	f44f 7702 	mov.w	r7, #520	; 0x208
  4018e2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4018e6:	a902      	add	r1, sp, #8
  4018e8:	9506      	str	r5, [sp, #24]
  4018ea:	f8ad 7014 	strh.w	r7, [sp, #20]
  4018ee:	9404      	str	r4, [sp, #16]
  4018f0:	9407      	str	r4, [sp, #28]
  4018f2:	f8ad 6016 	strh.w	r6, [sp, #22]
  4018f6:	f000 f8c3 	bl	401a80 <_svfprintf_r>
  4018fa:	9b02      	ldr	r3, [sp, #8]
  4018fc:	2200      	movs	r2, #0
  4018fe:	701a      	strb	r2, [r3, #0]
  401900:	b01c      	add	sp, #112	; 0x70
  401902:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401906:	b003      	add	sp, #12
  401908:	4770      	bx	lr
  40190a:	bf00      	nop
  40190c:	20400038 	.word	0x20400038
	...

00401940 <strlen>:
  401940:	f890 f000 	pld	[r0]
  401944:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401948:	f020 0107 	bic.w	r1, r0, #7
  40194c:	f06f 0c00 	mvn.w	ip, #0
  401950:	f010 0407 	ands.w	r4, r0, #7
  401954:	f891 f020 	pld	[r1, #32]
  401958:	f040 8049 	bne.w	4019ee <strlen+0xae>
  40195c:	f04f 0400 	mov.w	r4, #0
  401960:	f06f 0007 	mvn.w	r0, #7
  401964:	e9d1 2300 	ldrd	r2, r3, [r1]
  401968:	f891 f040 	pld	[r1, #64]	; 0x40
  40196c:	f100 0008 	add.w	r0, r0, #8
  401970:	fa82 f24c 	uadd8	r2, r2, ip
  401974:	faa4 f28c 	sel	r2, r4, ip
  401978:	fa83 f34c 	uadd8	r3, r3, ip
  40197c:	faa2 f38c 	sel	r3, r2, ip
  401980:	bb4b      	cbnz	r3, 4019d6 <strlen+0x96>
  401982:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401986:	fa82 f24c 	uadd8	r2, r2, ip
  40198a:	f100 0008 	add.w	r0, r0, #8
  40198e:	faa4 f28c 	sel	r2, r4, ip
  401992:	fa83 f34c 	uadd8	r3, r3, ip
  401996:	faa2 f38c 	sel	r3, r2, ip
  40199a:	b9e3      	cbnz	r3, 4019d6 <strlen+0x96>
  40199c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4019a0:	fa82 f24c 	uadd8	r2, r2, ip
  4019a4:	f100 0008 	add.w	r0, r0, #8
  4019a8:	faa4 f28c 	sel	r2, r4, ip
  4019ac:	fa83 f34c 	uadd8	r3, r3, ip
  4019b0:	faa2 f38c 	sel	r3, r2, ip
  4019b4:	b97b      	cbnz	r3, 4019d6 <strlen+0x96>
  4019b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4019ba:	f101 0120 	add.w	r1, r1, #32
  4019be:	fa82 f24c 	uadd8	r2, r2, ip
  4019c2:	f100 0008 	add.w	r0, r0, #8
  4019c6:	faa4 f28c 	sel	r2, r4, ip
  4019ca:	fa83 f34c 	uadd8	r3, r3, ip
  4019ce:	faa2 f38c 	sel	r3, r2, ip
  4019d2:	2b00      	cmp	r3, #0
  4019d4:	d0c6      	beq.n	401964 <strlen+0x24>
  4019d6:	2a00      	cmp	r2, #0
  4019d8:	bf04      	itt	eq
  4019da:	3004      	addeq	r0, #4
  4019dc:	461a      	moveq	r2, r3
  4019de:	ba12      	rev	r2, r2
  4019e0:	fab2 f282 	clz	r2, r2
  4019e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4019e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4019ec:	4770      	bx	lr
  4019ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4019f2:	f004 0503 	and.w	r5, r4, #3
  4019f6:	f1c4 0000 	rsb	r0, r4, #0
  4019fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4019fe:	f014 0f04 	tst.w	r4, #4
  401a02:	f891 f040 	pld	[r1, #64]	; 0x40
  401a06:	fa0c f505 	lsl.w	r5, ip, r5
  401a0a:	ea62 0205 	orn	r2, r2, r5
  401a0e:	bf1c      	itt	ne
  401a10:	ea63 0305 	ornne	r3, r3, r5
  401a14:	4662      	movne	r2, ip
  401a16:	f04f 0400 	mov.w	r4, #0
  401a1a:	e7a9      	b.n	401970 <strlen+0x30>

00401a1c <strncpy>:
  401a1c:	ea40 0301 	orr.w	r3, r0, r1
  401a20:	f013 0f03 	tst.w	r3, #3
  401a24:	b470      	push	{r4, r5, r6}
  401a26:	4603      	mov	r3, r0
  401a28:	d024      	beq.n	401a74 <strncpy+0x58>
  401a2a:	b1a2      	cbz	r2, 401a56 <strncpy+0x3a>
  401a2c:	780c      	ldrb	r4, [r1, #0]
  401a2e:	701c      	strb	r4, [r3, #0]
  401a30:	3a01      	subs	r2, #1
  401a32:	3301      	adds	r3, #1
  401a34:	3101      	adds	r1, #1
  401a36:	b13c      	cbz	r4, 401a48 <strncpy+0x2c>
  401a38:	b16a      	cbz	r2, 401a56 <strncpy+0x3a>
  401a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
  401a3e:	f803 4b01 	strb.w	r4, [r3], #1
  401a42:	3a01      	subs	r2, #1
  401a44:	2c00      	cmp	r4, #0
  401a46:	d1f7      	bne.n	401a38 <strncpy+0x1c>
  401a48:	b12a      	cbz	r2, 401a56 <strncpy+0x3a>
  401a4a:	441a      	add	r2, r3
  401a4c:	2100      	movs	r1, #0
  401a4e:	f803 1b01 	strb.w	r1, [r3], #1
  401a52:	429a      	cmp	r2, r3
  401a54:	d1fb      	bne.n	401a4e <strncpy+0x32>
  401a56:	bc70      	pop	{r4, r5, r6}
  401a58:	4770      	bx	lr
  401a5a:	460e      	mov	r6, r1
  401a5c:	f851 5b04 	ldr.w	r5, [r1], #4
  401a60:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  401a64:	ea24 0405 	bic.w	r4, r4, r5
  401a68:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  401a6c:	d105      	bne.n	401a7a <strncpy+0x5e>
  401a6e:	f843 5b04 	str.w	r5, [r3], #4
  401a72:	3a04      	subs	r2, #4
  401a74:	2a03      	cmp	r2, #3
  401a76:	d8f0      	bhi.n	401a5a <strncpy+0x3e>
  401a78:	e7d7      	b.n	401a2a <strncpy+0xe>
  401a7a:	4631      	mov	r1, r6
  401a7c:	e7d6      	b.n	401a2c <strncpy+0x10>
  401a7e:	bf00      	nop

00401a80 <_svfprintf_r>:
  401a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a84:	b0c3      	sub	sp, #268	; 0x10c
  401a86:	460c      	mov	r4, r1
  401a88:	910b      	str	r1, [sp, #44]	; 0x2c
  401a8a:	4692      	mov	sl, r2
  401a8c:	930f      	str	r3, [sp, #60]	; 0x3c
  401a8e:	900c      	str	r0, [sp, #48]	; 0x30
  401a90:	f003 fdd4 	bl	40563c <_localeconv_r>
  401a94:	6803      	ldr	r3, [r0, #0]
  401a96:	931a      	str	r3, [sp, #104]	; 0x68
  401a98:	4618      	mov	r0, r3
  401a9a:	f7ff ff51 	bl	401940 <strlen>
  401a9e:	89a3      	ldrh	r3, [r4, #12]
  401aa0:	9019      	str	r0, [sp, #100]	; 0x64
  401aa2:	0619      	lsls	r1, r3, #24
  401aa4:	d503      	bpl.n	401aae <_svfprintf_r+0x2e>
  401aa6:	6923      	ldr	r3, [r4, #16]
  401aa8:	2b00      	cmp	r3, #0
  401aaa:	f001 8003 	beq.w	402ab4 <_svfprintf_r+0x1034>
  401aae:	2300      	movs	r3, #0
  401ab0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401ab4:	9313      	str	r3, [sp, #76]	; 0x4c
  401ab6:	9315      	str	r3, [sp, #84]	; 0x54
  401ab8:	9314      	str	r3, [sp, #80]	; 0x50
  401aba:	9327      	str	r3, [sp, #156]	; 0x9c
  401abc:	9326      	str	r3, [sp, #152]	; 0x98
  401abe:	9318      	str	r3, [sp, #96]	; 0x60
  401ac0:	931b      	str	r3, [sp, #108]	; 0x6c
  401ac2:	9309      	str	r3, [sp, #36]	; 0x24
  401ac4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401ac8:	46c8      	mov	r8, r9
  401aca:	9316      	str	r3, [sp, #88]	; 0x58
  401acc:	9317      	str	r3, [sp, #92]	; 0x5c
  401ace:	f89a 3000 	ldrb.w	r3, [sl]
  401ad2:	4654      	mov	r4, sl
  401ad4:	b1e3      	cbz	r3, 401b10 <_svfprintf_r+0x90>
  401ad6:	2b25      	cmp	r3, #37	; 0x25
  401ad8:	d102      	bne.n	401ae0 <_svfprintf_r+0x60>
  401ada:	e019      	b.n	401b10 <_svfprintf_r+0x90>
  401adc:	2b25      	cmp	r3, #37	; 0x25
  401ade:	d003      	beq.n	401ae8 <_svfprintf_r+0x68>
  401ae0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401ae4:	2b00      	cmp	r3, #0
  401ae6:	d1f9      	bne.n	401adc <_svfprintf_r+0x5c>
  401ae8:	eba4 050a 	sub.w	r5, r4, sl
  401aec:	b185      	cbz	r5, 401b10 <_svfprintf_r+0x90>
  401aee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401af0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401af2:	f8c8 a000 	str.w	sl, [r8]
  401af6:	3301      	adds	r3, #1
  401af8:	442a      	add	r2, r5
  401afa:	2b07      	cmp	r3, #7
  401afc:	f8c8 5004 	str.w	r5, [r8, #4]
  401b00:	9227      	str	r2, [sp, #156]	; 0x9c
  401b02:	9326      	str	r3, [sp, #152]	; 0x98
  401b04:	dc7f      	bgt.n	401c06 <_svfprintf_r+0x186>
  401b06:	f108 0808 	add.w	r8, r8, #8
  401b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b0c:	442b      	add	r3, r5
  401b0e:	9309      	str	r3, [sp, #36]	; 0x24
  401b10:	7823      	ldrb	r3, [r4, #0]
  401b12:	2b00      	cmp	r3, #0
  401b14:	d07f      	beq.n	401c16 <_svfprintf_r+0x196>
  401b16:	2300      	movs	r3, #0
  401b18:	461a      	mov	r2, r3
  401b1a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401b1e:	4619      	mov	r1, r3
  401b20:	930d      	str	r3, [sp, #52]	; 0x34
  401b22:	469b      	mov	fp, r3
  401b24:	f04f 30ff 	mov.w	r0, #4294967295
  401b28:	7863      	ldrb	r3, [r4, #1]
  401b2a:	900a      	str	r0, [sp, #40]	; 0x28
  401b2c:	f104 0a01 	add.w	sl, r4, #1
  401b30:	f10a 0a01 	add.w	sl, sl, #1
  401b34:	f1a3 0020 	sub.w	r0, r3, #32
  401b38:	2858      	cmp	r0, #88	; 0x58
  401b3a:	f200 83c1 	bhi.w	4022c0 <_svfprintf_r+0x840>
  401b3e:	e8df f010 	tbh	[pc, r0, lsl #1]
  401b42:	0238      	.short	0x0238
  401b44:	03bf03bf 	.word	0x03bf03bf
  401b48:	03bf0240 	.word	0x03bf0240
  401b4c:	03bf03bf 	.word	0x03bf03bf
  401b50:	03bf03bf 	.word	0x03bf03bf
  401b54:	024503bf 	.word	0x024503bf
  401b58:	03bf0203 	.word	0x03bf0203
  401b5c:	026b005d 	.word	0x026b005d
  401b60:	028603bf 	.word	0x028603bf
  401b64:	039d039d 	.word	0x039d039d
  401b68:	039d039d 	.word	0x039d039d
  401b6c:	039d039d 	.word	0x039d039d
  401b70:	039d039d 	.word	0x039d039d
  401b74:	03bf039d 	.word	0x03bf039d
  401b78:	03bf03bf 	.word	0x03bf03bf
  401b7c:	03bf03bf 	.word	0x03bf03bf
  401b80:	03bf03bf 	.word	0x03bf03bf
  401b84:	03bf03bf 	.word	0x03bf03bf
  401b88:	033703bf 	.word	0x033703bf
  401b8c:	03bf0357 	.word	0x03bf0357
  401b90:	03bf0357 	.word	0x03bf0357
  401b94:	03bf03bf 	.word	0x03bf03bf
  401b98:	039803bf 	.word	0x039803bf
  401b9c:	03bf03bf 	.word	0x03bf03bf
  401ba0:	03bf03ad 	.word	0x03bf03ad
  401ba4:	03bf03bf 	.word	0x03bf03bf
  401ba8:	03bf03bf 	.word	0x03bf03bf
  401bac:	03bf0259 	.word	0x03bf0259
  401bb0:	031e03bf 	.word	0x031e03bf
  401bb4:	03bf03bf 	.word	0x03bf03bf
  401bb8:	03bf03bf 	.word	0x03bf03bf
  401bbc:	03bf03bf 	.word	0x03bf03bf
  401bc0:	03bf03bf 	.word	0x03bf03bf
  401bc4:	03bf03bf 	.word	0x03bf03bf
  401bc8:	02db02c6 	.word	0x02db02c6
  401bcc:	03570357 	.word	0x03570357
  401bd0:	028b0357 	.word	0x028b0357
  401bd4:	03bf02db 	.word	0x03bf02db
  401bd8:	029003bf 	.word	0x029003bf
  401bdc:	029d03bf 	.word	0x029d03bf
  401be0:	02b401cc 	.word	0x02b401cc
  401be4:	03bf0208 	.word	0x03bf0208
  401be8:	03bf01e1 	.word	0x03bf01e1
  401bec:	03bf007e 	.word	0x03bf007e
  401bf0:	020d03bf 	.word	0x020d03bf
  401bf4:	980d      	ldr	r0, [sp, #52]	; 0x34
  401bf6:	930f      	str	r3, [sp, #60]	; 0x3c
  401bf8:	4240      	negs	r0, r0
  401bfa:	900d      	str	r0, [sp, #52]	; 0x34
  401bfc:	f04b 0b04 	orr.w	fp, fp, #4
  401c00:	f89a 3000 	ldrb.w	r3, [sl]
  401c04:	e794      	b.n	401b30 <_svfprintf_r+0xb0>
  401c06:	aa25      	add	r2, sp, #148	; 0x94
  401c08:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c0a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c0c:	f004 fe2e 	bl	40686c <__ssprint_r>
  401c10:	b940      	cbnz	r0, 401c24 <_svfprintf_r+0x1a4>
  401c12:	46c8      	mov	r8, r9
  401c14:	e779      	b.n	401b0a <_svfprintf_r+0x8a>
  401c16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401c18:	b123      	cbz	r3, 401c24 <_svfprintf_r+0x1a4>
  401c1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c1e:	aa25      	add	r2, sp, #148	; 0x94
  401c20:	f004 fe24 	bl	40686c <__ssprint_r>
  401c24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401c26:	899b      	ldrh	r3, [r3, #12]
  401c28:	f013 0f40 	tst.w	r3, #64	; 0x40
  401c2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c2e:	bf18      	it	ne
  401c30:	f04f 33ff 	movne.w	r3, #4294967295
  401c34:	9309      	str	r3, [sp, #36]	; 0x24
  401c36:	9809      	ldr	r0, [sp, #36]	; 0x24
  401c38:	b043      	add	sp, #268	; 0x10c
  401c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c3e:	f01b 0f20 	tst.w	fp, #32
  401c42:	9311      	str	r3, [sp, #68]	; 0x44
  401c44:	f040 81dd 	bne.w	402002 <_svfprintf_r+0x582>
  401c48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c4a:	f01b 0f10 	tst.w	fp, #16
  401c4e:	4613      	mov	r3, r2
  401c50:	f040 856e 	bne.w	402730 <_svfprintf_r+0xcb0>
  401c54:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401c58:	f000 856a 	beq.w	402730 <_svfprintf_r+0xcb0>
  401c5c:	8814      	ldrh	r4, [r2, #0]
  401c5e:	3204      	adds	r2, #4
  401c60:	2500      	movs	r5, #0
  401c62:	2301      	movs	r3, #1
  401c64:	920f      	str	r2, [sp, #60]	; 0x3c
  401c66:	2700      	movs	r7, #0
  401c68:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401c6c:	990a      	ldr	r1, [sp, #40]	; 0x28
  401c6e:	1c4a      	adds	r2, r1, #1
  401c70:	f000 8265 	beq.w	40213e <_svfprintf_r+0x6be>
  401c74:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401c78:	9207      	str	r2, [sp, #28]
  401c7a:	ea54 0205 	orrs.w	r2, r4, r5
  401c7e:	f040 8264 	bne.w	40214a <_svfprintf_r+0x6ca>
  401c82:	2900      	cmp	r1, #0
  401c84:	f040 843c 	bne.w	402500 <_svfprintf_r+0xa80>
  401c88:	2b00      	cmp	r3, #0
  401c8a:	f040 84d7 	bne.w	40263c <_svfprintf_r+0xbbc>
  401c8e:	f01b 0301 	ands.w	r3, fp, #1
  401c92:	930e      	str	r3, [sp, #56]	; 0x38
  401c94:	f000 8604 	beq.w	4028a0 <_svfprintf_r+0xe20>
  401c98:	ae42      	add	r6, sp, #264	; 0x108
  401c9a:	2330      	movs	r3, #48	; 0x30
  401c9c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401ca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ca2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401ca4:	4293      	cmp	r3, r2
  401ca6:	bfb8      	it	lt
  401ca8:	4613      	movlt	r3, r2
  401caa:	9308      	str	r3, [sp, #32]
  401cac:	2300      	movs	r3, #0
  401cae:	9312      	str	r3, [sp, #72]	; 0x48
  401cb0:	b117      	cbz	r7, 401cb8 <_svfprintf_r+0x238>
  401cb2:	9b08      	ldr	r3, [sp, #32]
  401cb4:	3301      	adds	r3, #1
  401cb6:	9308      	str	r3, [sp, #32]
  401cb8:	9b07      	ldr	r3, [sp, #28]
  401cba:	f013 0302 	ands.w	r3, r3, #2
  401cbe:	9310      	str	r3, [sp, #64]	; 0x40
  401cc0:	d002      	beq.n	401cc8 <_svfprintf_r+0x248>
  401cc2:	9b08      	ldr	r3, [sp, #32]
  401cc4:	3302      	adds	r3, #2
  401cc6:	9308      	str	r3, [sp, #32]
  401cc8:	9b07      	ldr	r3, [sp, #28]
  401cca:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401cce:	f040 830e 	bne.w	4022ee <_svfprintf_r+0x86e>
  401cd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401cd4:	9a08      	ldr	r2, [sp, #32]
  401cd6:	eba3 0b02 	sub.w	fp, r3, r2
  401cda:	f1bb 0f00 	cmp.w	fp, #0
  401cde:	f340 8306 	ble.w	4022ee <_svfprintf_r+0x86e>
  401ce2:	f1bb 0f10 	cmp.w	fp, #16
  401ce6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ce8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401cea:	dd29      	ble.n	401d40 <_svfprintf_r+0x2c0>
  401cec:	4643      	mov	r3, r8
  401cee:	4621      	mov	r1, r4
  401cf0:	46a8      	mov	r8, r5
  401cf2:	2710      	movs	r7, #16
  401cf4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401cf6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401cf8:	e006      	b.n	401d08 <_svfprintf_r+0x288>
  401cfa:	f1ab 0b10 	sub.w	fp, fp, #16
  401cfe:	f1bb 0f10 	cmp.w	fp, #16
  401d02:	f103 0308 	add.w	r3, r3, #8
  401d06:	dd18      	ble.n	401d3a <_svfprintf_r+0x2ba>
  401d08:	3201      	adds	r2, #1
  401d0a:	48b7      	ldr	r0, [pc, #732]	; (401fe8 <_svfprintf_r+0x568>)
  401d0c:	9226      	str	r2, [sp, #152]	; 0x98
  401d0e:	3110      	adds	r1, #16
  401d10:	2a07      	cmp	r2, #7
  401d12:	9127      	str	r1, [sp, #156]	; 0x9c
  401d14:	e883 0081 	stmia.w	r3, {r0, r7}
  401d18:	ddef      	ble.n	401cfa <_svfprintf_r+0x27a>
  401d1a:	aa25      	add	r2, sp, #148	; 0x94
  401d1c:	4629      	mov	r1, r5
  401d1e:	4620      	mov	r0, r4
  401d20:	f004 fda4 	bl	40686c <__ssprint_r>
  401d24:	2800      	cmp	r0, #0
  401d26:	f47f af7d 	bne.w	401c24 <_svfprintf_r+0x1a4>
  401d2a:	f1ab 0b10 	sub.w	fp, fp, #16
  401d2e:	f1bb 0f10 	cmp.w	fp, #16
  401d32:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401d34:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401d36:	464b      	mov	r3, r9
  401d38:	dce6      	bgt.n	401d08 <_svfprintf_r+0x288>
  401d3a:	4645      	mov	r5, r8
  401d3c:	460c      	mov	r4, r1
  401d3e:	4698      	mov	r8, r3
  401d40:	3201      	adds	r2, #1
  401d42:	4ba9      	ldr	r3, [pc, #676]	; (401fe8 <_svfprintf_r+0x568>)
  401d44:	9226      	str	r2, [sp, #152]	; 0x98
  401d46:	445c      	add	r4, fp
  401d48:	2a07      	cmp	r2, #7
  401d4a:	9427      	str	r4, [sp, #156]	; 0x9c
  401d4c:	e888 0808 	stmia.w	r8, {r3, fp}
  401d50:	f300 8498 	bgt.w	402684 <_svfprintf_r+0xc04>
  401d54:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401d58:	f108 0808 	add.w	r8, r8, #8
  401d5c:	b177      	cbz	r7, 401d7c <_svfprintf_r+0x2fc>
  401d5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d60:	3301      	adds	r3, #1
  401d62:	3401      	adds	r4, #1
  401d64:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401d68:	2201      	movs	r2, #1
  401d6a:	2b07      	cmp	r3, #7
  401d6c:	9427      	str	r4, [sp, #156]	; 0x9c
  401d6e:	9326      	str	r3, [sp, #152]	; 0x98
  401d70:	e888 0006 	stmia.w	r8, {r1, r2}
  401d74:	f300 83db 	bgt.w	40252e <_svfprintf_r+0xaae>
  401d78:	f108 0808 	add.w	r8, r8, #8
  401d7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401d7e:	b16b      	cbz	r3, 401d9c <_svfprintf_r+0x31c>
  401d80:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d82:	3301      	adds	r3, #1
  401d84:	3402      	adds	r4, #2
  401d86:	a91e      	add	r1, sp, #120	; 0x78
  401d88:	2202      	movs	r2, #2
  401d8a:	2b07      	cmp	r3, #7
  401d8c:	9427      	str	r4, [sp, #156]	; 0x9c
  401d8e:	9326      	str	r3, [sp, #152]	; 0x98
  401d90:	e888 0006 	stmia.w	r8, {r1, r2}
  401d94:	f300 83d6 	bgt.w	402544 <_svfprintf_r+0xac4>
  401d98:	f108 0808 	add.w	r8, r8, #8
  401d9c:	2d80      	cmp	r5, #128	; 0x80
  401d9e:	f000 8315 	beq.w	4023cc <_svfprintf_r+0x94c>
  401da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401da4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401da6:	1a9f      	subs	r7, r3, r2
  401da8:	2f00      	cmp	r7, #0
  401daa:	dd36      	ble.n	401e1a <_svfprintf_r+0x39a>
  401dac:	2f10      	cmp	r7, #16
  401dae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401db0:	4d8e      	ldr	r5, [pc, #568]	; (401fec <_svfprintf_r+0x56c>)
  401db2:	dd27      	ble.n	401e04 <_svfprintf_r+0x384>
  401db4:	4642      	mov	r2, r8
  401db6:	4621      	mov	r1, r4
  401db8:	46b0      	mov	r8, r6
  401dba:	f04f 0b10 	mov.w	fp, #16
  401dbe:	462e      	mov	r6, r5
  401dc0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401dc2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401dc4:	e004      	b.n	401dd0 <_svfprintf_r+0x350>
  401dc6:	3f10      	subs	r7, #16
  401dc8:	2f10      	cmp	r7, #16
  401dca:	f102 0208 	add.w	r2, r2, #8
  401dce:	dd15      	ble.n	401dfc <_svfprintf_r+0x37c>
  401dd0:	3301      	adds	r3, #1
  401dd2:	3110      	adds	r1, #16
  401dd4:	2b07      	cmp	r3, #7
  401dd6:	9127      	str	r1, [sp, #156]	; 0x9c
  401dd8:	9326      	str	r3, [sp, #152]	; 0x98
  401dda:	e882 0840 	stmia.w	r2, {r6, fp}
  401dde:	ddf2      	ble.n	401dc6 <_svfprintf_r+0x346>
  401de0:	aa25      	add	r2, sp, #148	; 0x94
  401de2:	4629      	mov	r1, r5
  401de4:	4620      	mov	r0, r4
  401de6:	f004 fd41 	bl	40686c <__ssprint_r>
  401dea:	2800      	cmp	r0, #0
  401dec:	f47f af1a 	bne.w	401c24 <_svfprintf_r+0x1a4>
  401df0:	3f10      	subs	r7, #16
  401df2:	2f10      	cmp	r7, #16
  401df4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401df6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401df8:	464a      	mov	r2, r9
  401dfa:	dce9      	bgt.n	401dd0 <_svfprintf_r+0x350>
  401dfc:	4635      	mov	r5, r6
  401dfe:	460c      	mov	r4, r1
  401e00:	4646      	mov	r6, r8
  401e02:	4690      	mov	r8, r2
  401e04:	3301      	adds	r3, #1
  401e06:	443c      	add	r4, r7
  401e08:	2b07      	cmp	r3, #7
  401e0a:	9427      	str	r4, [sp, #156]	; 0x9c
  401e0c:	9326      	str	r3, [sp, #152]	; 0x98
  401e0e:	e888 00a0 	stmia.w	r8, {r5, r7}
  401e12:	f300 8381 	bgt.w	402518 <_svfprintf_r+0xa98>
  401e16:	f108 0808 	add.w	r8, r8, #8
  401e1a:	9b07      	ldr	r3, [sp, #28]
  401e1c:	05df      	lsls	r7, r3, #23
  401e1e:	f100 8268 	bmi.w	4022f2 <_svfprintf_r+0x872>
  401e22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e24:	990e      	ldr	r1, [sp, #56]	; 0x38
  401e26:	f8c8 6000 	str.w	r6, [r8]
  401e2a:	3301      	adds	r3, #1
  401e2c:	440c      	add	r4, r1
  401e2e:	2b07      	cmp	r3, #7
  401e30:	9427      	str	r4, [sp, #156]	; 0x9c
  401e32:	f8c8 1004 	str.w	r1, [r8, #4]
  401e36:	9326      	str	r3, [sp, #152]	; 0x98
  401e38:	f300 834d 	bgt.w	4024d6 <_svfprintf_r+0xa56>
  401e3c:	f108 0808 	add.w	r8, r8, #8
  401e40:	9b07      	ldr	r3, [sp, #28]
  401e42:	075b      	lsls	r3, r3, #29
  401e44:	d53a      	bpl.n	401ebc <_svfprintf_r+0x43c>
  401e46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401e48:	9a08      	ldr	r2, [sp, #32]
  401e4a:	1a9d      	subs	r5, r3, r2
  401e4c:	2d00      	cmp	r5, #0
  401e4e:	dd35      	ble.n	401ebc <_svfprintf_r+0x43c>
  401e50:	2d10      	cmp	r5, #16
  401e52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e54:	dd20      	ble.n	401e98 <_svfprintf_r+0x418>
  401e56:	2610      	movs	r6, #16
  401e58:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401e5a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401e5e:	e004      	b.n	401e6a <_svfprintf_r+0x3ea>
  401e60:	3d10      	subs	r5, #16
  401e62:	2d10      	cmp	r5, #16
  401e64:	f108 0808 	add.w	r8, r8, #8
  401e68:	dd16      	ble.n	401e98 <_svfprintf_r+0x418>
  401e6a:	3301      	adds	r3, #1
  401e6c:	4a5e      	ldr	r2, [pc, #376]	; (401fe8 <_svfprintf_r+0x568>)
  401e6e:	9326      	str	r3, [sp, #152]	; 0x98
  401e70:	3410      	adds	r4, #16
  401e72:	2b07      	cmp	r3, #7
  401e74:	9427      	str	r4, [sp, #156]	; 0x9c
  401e76:	e888 0044 	stmia.w	r8, {r2, r6}
  401e7a:	ddf1      	ble.n	401e60 <_svfprintf_r+0x3e0>
  401e7c:	aa25      	add	r2, sp, #148	; 0x94
  401e7e:	4659      	mov	r1, fp
  401e80:	4638      	mov	r0, r7
  401e82:	f004 fcf3 	bl	40686c <__ssprint_r>
  401e86:	2800      	cmp	r0, #0
  401e88:	f47f aecc 	bne.w	401c24 <_svfprintf_r+0x1a4>
  401e8c:	3d10      	subs	r5, #16
  401e8e:	2d10      	cmp	r5, #16
  401e90:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e94:	46c8      	mov	r8, r9
  401e96:	dce8      	bgt.n	401e6a <_svfprintf_r+0x3ea>
  401e98:	3301      	adds	r3, #1
  401e9a:	4a53      	ldr	r2, [pc, #332]	; (401fe8 <_svfprintf_r+0x568>)
  401e9c:	9326      	str	r3, [sp, #152]	; 0x98
  401e9e:	442c      	add	r4, r5
  401ea0:	2b07      	cmp	r3, #7
  401ea2:	9427      	str	r4, [sp, #156]	; 0x9c
  401ea4:	e888 0024 	stmia.w	r8, {r2, r5}
  401ea8:	dd08      	ble.n	401ebc <_svfprintf_r+0x43c>
  401eaa:	aa25      	add	r2, sp, #148	; 0x94
  401eac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401eae:	980c      	ldr	r0, [sp, #48]	; 0x30
  401eb0:	f004 fcdc 	bl	40686c <__ssprint_r>
  401eb4:	2800      	cmp	r0, #0
  401eb6:	f47f aeb5 	bne.w	401c24 <_svfprintf_r+0x1a4>
  401eba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401ebe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401ec0:	9908      	ldr	r1, [sp, #32]
  401ec2:	428a      	cmp	r2, r1
  401ec4:	bfac      	ite	ge
  401ec6:	189b      	addge	r3, r3, r2
  401ec8:	185b      	addlt	r3, r3, r1
  401eca:	9309      	str	r3, [sp, #36]	; 0x24
  401ecc:	2c00      	cmp	r4, #0
  401ece:	f040 830d 	bne.w	4024ec <_svfprintf_r+0xa6c>
  401ed2:	2300      	movs	r3, #0
  401ed4:	9326      	str	r3, [sp, #152]	; 0x98
  401ed6:	46c8      	mov	r8, r9
  401ed8:	e5f9      	b.n	401ace <_svfprintf_r+0x4e>
  401eda:	9311      	str	r3, [sp, #68]	; 0x44
  401edc:	f01b 0320 	ands.w	r3, fp, #32
  401ee0:	f040 81e3 	bne.w	4022aa <_svfprintf_r+0x82a>
  401ee4:	f01b 0210 	ands.w	r2, fp, #16
  401ee8:	f040 842e 	bne.w	402748 <_svfprintf_r+0xcc8>
  401eec:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401ef0:	f000 842a 	beq.w	402748 <_svfprintf_r+0xcc8>
  401ef4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401ef6:	4613      	mov	r3, r2
  401ef8:	460a      	mov	r2, r1
  401efa:	3204      	adds	r2, #4
  401efc:	880c      	ldrh	r4, [r1, #0]
  401efe:	920f      	str	r2, [sp, #60]	; 0x3c
  401f00:	2500      	movs	r5, #0
  401f02:	e6b0      	b.n	401c66 <_svfprintf_r+0x1e6>
  401f04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f06:	9311      	str	r3, [sp, #68]	; 0x44
  401f08:	6816      	ldr	r6, [r2, #0]
  401f0a:	2400      	movs	r4, #0
  401f0c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401f10:	1d15      	adds	r5, r2, #4
  401f12:	2e00      	cmp	r6, #0
  401f14:	f000 86a7 	beq.w	402c66 <_svfprintf_r+0x11e6>
  401f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401f1a:	1c53      	adds	r3, r2, #1
  401f1c:	f000 8609 	beq.w	402b32 <_svfprintf_r+0x10b2>
  401f20:	4621      	mov	r1, r4
  401f22:	4630      	mov	r0, r6
  401f24:	f003 feec 	bl	405d00 <memchr>
  401f28:	2800      	cmp	r0, #0
  401f2a:	f000 86e1 	beq.w	402cf0 <_svfprintf_r+0x1270>
  401f2e:	1b83      	subs	r3, r0, r6
  401f30:	930e      	str	r3, [sp, #56]	; 0x38
  401f32:	940a      	str	r4, [sp, #40]	; 0x28
  401f34:	950f      	str	r5, [sp, #60]	; 0x3c
  401f36:	f8cd b01c 	str.w	fp, [sp, #28]
  401f3a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401f3e:	9308      	str	r3, [sp, #32]
  401f40:	9412      	str	r4, [sp, #72]	; 0x48
  401f42:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f46:	e6b3      	b.n	401cb0 <_svfprintf_r+0x230>
  401f48:	f89a 3000 	ldrb.w	r3, [sl]
  401f4c:	2201      	movs	r2, #1
  401f4e:	212b      	movs	r1, #43	; 0x2b
  401f50:	e5ee      	b.n	401b30 <_svfprintf_r+0xb0>
  401f52:	f04b 0b20 	orr.w	fp, fp, #32
  401f56:	f89a 3000 	ldrb.w	r3, [sl]
  401f5a:	e5e9      	b.n	401b30 <_svfprintf_r+0xb0>
  401f5c:	9311      	str	r3, [sp, #68]	; 0x44
  401f5e:	2a00      	cmp	r2, #0
  401f60:	f040 8795 	bne.w	402e8e <_svfprintf_r+0x140e>
  401f64:	4b22      	ldr	r3, [pc, #136]	; (401ff0 <_svfprintf_r+0x570>)
  401f66:	9318      	str	r3, [sp, #96]	; 0x60
  401f68:	f01b 0f20 	tst.w	fp, #32
  401f6c:	f040 8111 	bne.w	402192 <_svfprintf_r+0x712>
  401f70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f72:	f01b 0f10 	tst.w	fp, #16
  401f76:	4613      	mov	r3, r2
  401f78:	f040 83e1 	bne.w	40273e <_svfprintf_r+0xcbe>
  401f7c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401f80:	f000 83dd 	beq.w	40273e <_svfprintf_r+0xcbe>
  401f84:	3304      	adds	r3, #4
  401f86:	8814      	ldrh	r4, [r2, #0]
  401f88:	930f      	str	r3, [sp, #60]	; 0x3c
  401f8a:	2500      	movs	r5, #0
  401f8c:	f01b 0f01 	tst.w	fp, #1
  401f90:	f000 810c 	beq.w	4021ac <_svfprintf_r+0x72c>
  401f94:	ea54 0305 	orrs.w	r3, r4, r5
  401f98:	f000 8108 	beq.w	4021ac <_svfprintf_r+0x72c>
  401f9c:	2330      	movs	r3, #48	; 0x30
  401f9e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401fa2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401fa6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401faa:	f04b 0b02 	orr.w	fp, fp, #2
  401fae:	2302      	movs	r3, #2
  401fb0:	e659      	b.n	401c66 <_svfprintf_r+0x1e6>
  401fb2:	f89a 3000 	ldrb.w	r3, [sl]
  401fb6:	2900      	cmp	r1, #0
  401fb8:	f47f adba 	bne.w	401b30 <_svfprintf_r+0xb0>
  401fbc:	2201      	movs	r2, #1
  401fbe:	2120      	movs	r1, #32
  401fc0:	e5b6      	b.n	401b30 <_svfprintf_r+0xb0>
  401fc2:	f04b 0b01 	orr.w	fp, fp, #1
  401fc6:	f89a 3000 	ldrb.w	r3, [sl]
  401fca:	e5b1      	b.n	401b30 <_svfprintf_r+0xb0>
  401fcc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401fce:	6823      	ldr	r3, [r4, #0]
  401fd0:	930d      	str	r3, [sp, #52]	; 0x34
  401fd2:	4618      	mov	r0, r3
  401fd4:	2800      	cmp	r0, #0
  401fd6:	4623      	mov	r3, r4
  401fd8:	f103 0304 	add.w	r3, r3, #4
  401fdc:	f6ff ae0a 	blt.w	401bf4 <_svfprintf_r+0x174>
  401fe0:	930f      	str	r3, [sp, #60]	; 0x3c
  401fe2:	f89a 3000 	ldrb.w	r3, [sl]
  401fe6:	e5a3      	b.n	401b30 <_svfprintf_r+0xb0>
  401fe8:	00407bec 	.word	0x00407bec
  401fec:	00407bfc 	.word	0x00407bfc
  401ff0:	00407bcc 	.word	0x00407bcc
  401ff4:	f04b 0b10 	orr.w	fp, fp, #16
  401ff8:	f01b 0f20 	tst.w	fp, #32
  401ffc:	9311      	str	r3, [sp, #68]	; 0x44
  401ffe:	f43f ae23 	beq.w	401c48 <_svfprintf_r+0x1c8>
  402002:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402004:	3507      	adds	r5, #7
  402006:	f025 0307 	bic.w	r3, r5, #7
  40200a:	f103 0208 	add.w	r2, r3, #8
  40200e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402012:	920f      	str	r2, [sp, #60]	; 0x3c
  402014:	2301      	movs	r3, #1
  402016:	e626      	b.n	401c66 <_svfprintf_r+0x1e6>
  402018:	f89a 3000 	ldrb.w	r3, [sl]
  40201c:	2b2a      	cmp	r3, #42	; 0x2a
  40201e:	f10a 0401 	add.w	r4, sl, #1
  402022:	f000 8727 	beq.w	402e74 <_svfprintf_r+0x13f4>
  402026:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40202a:	2809      	cmp	r0, #9
  40202c:	46a2      	mov	sl, r4
  40202e:	f200 86ad 	bhi.w	402d8c <_svfprintf_r+0x130c>
  402032:	2300      	movs	r3, #0
  402034:	461c      	mov	r4, r3
  402036:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40203a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40203e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402042:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402046:	2809      	cmp	r0, #9
  402048:	d9f5      	bls.n	402036 <_svfprintf_r+0x5b6>
  40204a:	940a      	str	r4, [sp, #40]	; 0x28
  40204c:	e572      	b.n	401b34 <_svfprintf_r+0xb4>
  40204e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402052:	f89a 3000 	ldrb.w	r3, [sl]
  402056:	e56b      	b.n	401b30 <_svfprintf_r+0xb0>
  402058:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40205c:	f89a 3000 	ldrb.w	r3, [sl]
  402060:	e566      	b.n	401b30 <_svfprintf_r+0xb0>
  402062:	f89a 3000 	ldrb.w	r3, [sl]
  402066:	2b6c      	cmp	r3, #108	; 0x6c
  402068:	bf03      	ittte	eq
  40206a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40206e:	f04b 0b20 	orreq.w	fp, fp, #32
  402072:	f10a 0a01 	addeq.w	sl, sl, #1
  402076:	f04b 0b10 	orrne.w	fp, fp, #16
  40207a:	e559      	b.n	401b30 <_svfprintf_r+0xb0>
  40207c:	2a00      	cmp	r2, #0
  40207e:	f040 8711 	bne.w	402ea4 <_svfprintf_r+0x1424>
  402082:	f01b 0f20 	tst.w	fp, #32
  402086:	f040 84f9 	bne.w	402a7c <_svfprintf_r+0xffc>
  40208a:	f01b 0f10 	tst.w	fp, #16
  40208e:	f040 84ac 	bne.w	4029ea <_svfprintf_r+0xf6a>
  402092:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402096:	f000 84a8 	beq.w	4029ea <_svfprintf_r+0xf6a>
  40209a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40209c:	6813      	ldr	r3, [r2, #0]
  40209e:	3204      	adds	r2, #4
  4020a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4020a2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4020a6:	801a      	strh	r2, [r3, #0]
  4020a8:	e511      	b.n	401ace <_svfprintf_r+0x4e>
  4020aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4020ac:	4bb3      	ldr	r3, [pc, #716]	; (40237c <_svfprintf_r+0x8fc>)
  4020ae:	680c      	ldr	r4, [r1, #0]
  4020b0:	9318      	str	r3, [sp, #96]	; 0x60
  4020b2:	2230      	movs	r2, #48	; 0x30
  4020b4:	2378      	movs	r3, #120	; 0x78
  4020b6:	3104      	adds	r1, #4
  4020b8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4020bc:	9311      	str	r3, [sp, #68]	; 0x44
  4020be:	f04b 0b02 	orr.w	fp, fp, #2
  4020c2:	910f      	str	r1, [sp, #60]	; 0x3c
  4020c4:	2500      	movs	r5, #0
  4020c6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4020ca:	2302      	movs	r3, #2
  4020cc:	e5cb      	b.n	401c66 <_svfprintf_r+0x1e6>
  4020ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4020d0:	9311      	str	r3, [sp, #68]	; 0x44
  4020d2:	680a      	ldr	r2, [r1, #0]
  4020d4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4020d8:	2300      	movs	r3, #0
  4020da:	460a      	mov	r2, r1
  4020dc:	461f      	mov	r7, r3
  4020de:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4020e2:	3204      	adds	r2, #4
  4020e4:	2301      	movs	r3, #1
  4020e6:	9308      	str	r3, [sp, #32]
  4020e8:	f8cd b01c 	str.w	fp, [sp, #28]
  4020ec:	970a      	str	r7, [sp, #40]	; 0x28
  4020ee:	9712      	str	r7, [sp, #72]	; 0x48
  4020f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4020f2:	930e      	str	r3, [sp, #56]	; 0x38
  4020f4:	ae28      	add	r6, sp, #160	; 0xa0
  4020f6:	e5df      	b.n	401cb8 <_svfprintf_r+0x238>
  4020f8:	9311      	str	r3, [sp, #68]	; 0x44
  4020fa:	2a00      	cmp	r2, #0
  4020fc:	f040 86ea 	bne.w	402ed4 <_svfprintf_r+0x1454>
  402100:	f01b 0f20 	tst.w	fp, #32
  402104:	d15d      	bne.n	4021c2 <_svfprintf_r+0x742>
  402106:	f01b 0f10 	tst.w	fp, #16
  40210a:	f040 8308 	bne.w	40271e <_svfprintf_r+0xc9e>
  40210e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402112:	f000 8304 	beq.w	40271e <_svfprintf_r+0xc9e>
  402116:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402118:	f9b1 4000 	ldrsh.w	r4, [r1]
  40211c:	3104      	adds	r1, #4
  40211e:	17e5      	asrs	r5, r4, #31
  402120:	4622      	mov	r2, r4
  402122:	462b      	mov	r3, r5
  402124:	910f      	str	r1, [sp, #60]	; 0x3c
  402126:	2a00      	cmp	r2, #0
  402128:	f173 0300 	sbcs.w	r3, r3, #0
  40212c:	db58      	blt.n	4021e0 <_svfprintf_r+0x760>
  40212e:	990a      	ldr	r1, [sp, #40]	; 0x28
  402130:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402134:	1c4a      	adds	r2, r1, #1
  402136:	f04f 0301 	mov.w	r3, #1
  40213a:	f47f ad9b 	bne.w	401c74 <_svfprintf_r+0x1f4>
  40213e:	ea54 0205 	orrs.w	r2, r4, r5
  402142:	f000 81df 	beq.w	402504 <_svfprintf_r+0xa84>
  402146:	f8cd b01c 	str.w	fp, [sp, #28]
  40214a:	2b01      	cmp	r3, #1
  40214c:	f000 827b 	beq.w	402646 <_svfprintf_r+0xbc6>
  402150:	2b02      	cmp	r3, #2
  402152:	f040 8206 	bne.w	402562 <_svfprintf_r+0xae2>
  402156:	9818      	ldr	r0, [sp, #96]	; 0x60
  402158:	464e      	mov	r6, r9
  40215a:	0923      	lsrs	r3, r4, #4
  40215c:	f004 010f 	and.w	r1, r4, #15
  402160:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402164:	092a      	lsrs	r2, r5, #4
  402166:	461c      	mov	r4, r3
  402168:	4615      	mov	r5, r2
  40216a:	5c43      	ldrb	r3, [r0, r1]
  40216c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402170:	ea54 0305 	orrs.w	r3, r4, r5
  402174:	d1f1      	bne.n	40215a <_svfprintf_r+0x6da>
  402176:	eba9 0306 	sub.w	r3, r9, r6
  40217a:	930e      	str	r3, [sp, #56]	; 0x38
  40217c:	e590      	b.n	401ca0 <_svfprintf_r+0x220>
  40217e:	9311      	str	r3, [sp, #68]	; 0x44
  402180:	2a00      	cmp	r2, #0
  402182:	f040 86a3 	bne.w	402ecc <_svfprintf_r+0x144c>
  402186:	4b7e      	ldr	r3, [pc, #504]	; (402380 <_svfprintf_r+0x900>)
  402188:	9318      	str	r3, [sp, #96]	; 0x60
  40218a:	f01b 0f20 	tst.w	fp, #32
  40218e:	f43f aeef 	beq.w	401f70 <_svfprintf_r+0x4f0>
  402192:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402194:	3507      	adds	r5, #7
  402196:	f025 0307 	bic.w	r3, r5, #7
  40219a:	f103 0208 	add.w	r2, r3, #8
  40219e:	f01b 0f01 	tst.w	fp, #1
  4021a2:	920f      	str	r2, [sp, #60]	; 0x3c
  4021a4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4021a8:	f47f aef4 	bne.w	401f94 <_svfprintf_r+0x514>
  4021ac:	2302      	movs	r3, #2
  4021ae:	e55a      	b.n	401c66 <_svfprintf_r+0x1e6>
  4021b0:	9311      	str	r3, [sp, #68]	; 0x44
  4021b2:	2a00      	cmp	r2, #0
  4021b4:	f040 8686 	bne.w	402ec4 <_svfprintf_r+0x1444>
  4021b8:	f04b 0b10 	orr.w	fp, fp, #16
  4021bc:	f01b 0f20 	tst.w	fp, #32
  4021c0:	d0a1      	beq.n	402106 <_svfprintf_r+0x686>
  4021c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4021c4:	3507      	adds	r5, #7
  4021c6:	f025 0507 	bic.w	r5, r5, #7
  4021ca:	e9d5 2300 	ldrd	r2, r3, [r5]
  4021ce:	2a00      	cmp	r2, #0
  4021d0:	f105 0108 	add.w	r1, r5, #8
  4021d4:	461d      	mov	r5, r3
  4021d6:	f173 0300 	sbcs.w	r3, r3, #0
  4021da:	910f      	str	r1, [sp, #60]	; 0x3c
  4021dc:	4614      	mov	r4, r2
  4021de:	daa6      	bge.n	40212e <_svfprintf_r+0x6ae>
  4021e0:	272d      	movs	r7, #45	; 0x2d
  4021e2:	4264      	negs	r4, r4
  4021e4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4021e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4021ec:	2301      	movs	r3, #1
  4021ee:	e53d      	b.n	401c6c <_svfprintf_r+0x1ec>
  4021f0:	9311      	str	r3, [sp, #68]	; 0x44
  4021f2:	2a00      	cmp	r2, #0
  4021f4:	f040 8662 	bne.w	402ebc <_svfprintf_r+0x143c>
  4021f8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4021fa:	3507      	adds	r5, #7
  4021fc:	f025 0307 	bic.w	r3, r5, #7
  402200:	f103 0208 	add.w	r2, r3, #8
  402204:	920f      	str	r2, [sp, #60]	; 0x3c
  402206:	681a      	ldr	r2, [r3, #0]
  402208:	9215      	str	r2, [sp, #84]	; 0x54
  40220a:	685b      	ldr	r3, [r3, #4]
  40220c:	9314      	str	r3, [sp, #80]	; 0x50
  40220e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402210:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402212:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402216:	4628      	mov	r0, r5
  402218:	4621      	mov	r1, r4
  40221a:	f04f 32ff 	mov.w	r2, #4294967295
  40221e:	4b59      	ldr	r3, [pc, #356]	; (402384 <_svfprintf_r+0x904>)
  402220:	f005 f9f2 	bl	407608 <__aeabi_dcmpun>
  402224:	2800      	cmp	r0, #0
  402226:	f040 834a 	bne.w	4028be <_svfprintf_r+0xe3e>
  40222a:	4628      	mov	r0, r5
  40222c:	4621      	mov	r1, r4
  40222e:	f04f 32ff 	mov.w	r2, #4294967295
  402232:	4b54      	ldr	r3, [pc, #336]	; (402384 <_svfprintf_r+0x904>)
  402234:	f005 f9ca 	bl	4075cc <__aeabi_dcmple>
  402238:	2800      	cmp	r0, #0
  40223a:	f040 8340 	bne.w	4028be <_svfprintf_r+0xe3e>
  40223e:	a815      	add	r0, sp, #84	; 0x54
  402240:	c80d      	ldmia	r0, {r0, r2, r3}
  402242:	9914      	ldr	r1, [sp, #80]	; 0x50
  402244:	f005 f9b8 	bl	4075b8 <__aeabi_dcmplt>
  402248:	2800      	cmp	r0, #0
  40224a:	f040 8530 	bne.w	402cae <_svfprintf_r+0x122e>
  40224e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402252:	4e4d      	ldr	r6, [pc, #308]	; (402388 <_svfprintf_r+0x908>)
  402254:	4b4d      	ldr	r3, [pc, #308]	; (40238c <_svfprintf_r+0x90c>)
  402256:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40225a:	9007      	str	r0, [sp, #28]
  40225c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40225e:	2203      	movs	r2, #3
  402260:	2100      	movs	r1, #0
  402262:	9208      	str	r2, [sp, #32]
  402264:	910a      	str	r1, [sp, #40]	; 0x28
  402266:	2847      	cmp	r0, #71	; 0x47
  402268:	bfd8      	it	le
  40226a:	461e      	movle	r6, r3
  40226c:	920e      	str	r2, [sp, #56]	; 0x38
  40226e:	9112      	str	r1, [sp, #72]	; 0x48
  402270:	e51e      	b.n	401cb0 <_svfprintf_r+0x230>
  402272:	f04b 0b08 	orr.w	fp, fp, #8
  402276:	f89a 3000 	ldrb.w	r3, [sl]
  40227a:	e459      	b.n	401b30 <_svfprintf_r+0xb0>
  40227c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402280:	2300      	movs	r3, #0
  402282:	461c      	mov	r4, r3
  402284:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402288:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40228c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402290:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402294:	2809      	cmp	r0, #9
  402296:	d9f5      	bls.n	402284 <_svfprintf_r+0x804>
  402298:	940d      	str	r4, [sp, #52]	; 0x34
  40229a:	e44b      	b.n	401b34 <_svfprintf_r+0xb4>
  40229c:	f04b 0b10 	orr.w	fp, fp, #16
  4022a0:	9311      	str	r3, [sp, #68]	; 0x44
  4022a2:	f01b 0320 	ands.w	r3, fp, #32
  4022a6:	f43f ae1d 	beq.w	401ee4 <_svfprintf_r+0x464>
  4022aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4022ac:	3507      	adds	r5, #7
  4022ae:	f025 0307 	bic.w	r3, r5, #7
  4022b2:	f103 0208 	add.w	r2, r3, #8
  4022b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4022ba:	920f      	str	r2, [sp, #60]	; 0x3c
  4022bc:	2300      	movs	r3, #0
  4022be:	e4d2      	b.n	401c66 <_svfprintf_r+0x1e6>
  4022c0:	9311      	str	r3, [sp, #68]	; 0x44
  4022c2:	2a00      	cmp	r2, #0
  4022c4:	f040 85e7 	bne.w	402e96 <_svfprintf_r+0x1416>
  4022c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022ca:	2a00      	cmp	r2, #0
  4022cc:	f43f aca3 	beq.w	401c16 <_svfprintf_r+0x196>
  4022d0:	2300      	movs	r3, #0
  4022d2:	2101      	movs	r1, #1
  4022d4:	461f      	mov	r7, r3
  4022d6:	9108      	str	r1, [sp, #32]
  4022d8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4022dc:	f8cd b01c 	str.w	fp, [sp, #28]
  4022e0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4022e4:	930a      	str	r3, [sp, #40]	; 0x28
  4022e6:	9312      	str	r3, [sp, #72]	; 0x48
  4022e8:	910e      	str	r1, [sp, #56]	; 0x38
  4022ea:	ae28      	add	r6, sp, #160	; 0xa0
  4022ec:	e4e4      	b.n	401cb8 <_svfprintf_r+0x238>
  4022ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4022f0:	e534      	b.n	401d5c <_svfprintf_r+0x2dc>
  4022f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4022f4:	2b65      	cmp	r3, #101	; 0x65
  4022f6:	f340 80a7 	ble.w	402448 <_svfprintf_r+0x9c8>
  4022fa:	a815      	add	r0, sp, #84	; 0x54
  4022fc:	c80d      	ldmia	r0, {r0, r2, r3}
  4022fe:	9914      	ldr	r1, [sp, #80]	; 0x50
  402300:	f005 f950 	bl	4075a4 <__aeabi_dcmpeq>
  402304:	2800      	cmp	r0, #0
  402306:	f000 8150 	beq.w	4025aa <_svfprintf_r+0xb2a>
  40230a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40230c:	4a20      	ldr	r2, [pc, #128]	; (402390 <_svfprintf_r+0x910>)
  40230e:	f8c8 2000 	str.w	r2, [r8]
  402312:	3301      	adds	r3, #1
  402314:	3401      	adds	r4, #1
  402316:	2201      	movs	r2, #1
  402318:	2b07      	cmp	r3, #7
  40231a:	9427      	str	r4, [sp, #156]	; 0x9c
  40231c:	9326      	str	r3, [sp, #152]	; 0x98
  40231e:	f8c8 2004 	str.w	r2, [r8, #4]
  402322:	f300 836a 	bgt.w	4029fa <_svfprintf_r+0xf7a>
  402326:	f108 0808 	add.w	r8, r8, #8
  40232a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40232c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40232e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402330:	4293      	cmp	r3, r2
  402332:	db03      	blt.n	40233c <_svfprintf_r+0x8bc>
  402334:	9b07      	ldr	r3, [sp, #28]
  402336:	07dd      	lsls	r5, r3, #31
  402338:	f57f ad82 	bpl.w	401e40 <_svfprintf_r+0x3c0>
  40233c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40233e:	9919      	ldr	r1, [sp, #100]	; 0x64
  402340:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402342:	f8c8 2000 	str.w	r2, [r8]
  402346:	3301      	adds	r3, #1
  402348:	440c      	add	r4, r1
  40234a:	2b07      	cmp	r3, #7
  40234c:	f8c8 1004 	str.w	r1, [r8, #4]
  402350:	9427      	str	r4, [sp, #156]	; 0x9c
  402352:	9326      	str	r3, [sp, #152]	; 0x98
  402354:	f300 839e 	bgt.w	402a94 <_svfprintf_r+0x1014>
  402358:	f108 0808 	add.w	r8, r8, #8
  40235c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40235e:	1e5e      	subs	r6, r3, #1
  402360:	2e00      	cmp	r6, #0
  402362:	f77f ad6d 	ble.w	401e40 <_svfprintf_r+0x3c0>
  402366:	2e10      	cmp	r6, #16
  402368:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40236a:	4d0a      	ldr	r5, [pc, #40]	; (402394 <_svfprintf_r+0x914>)
  40236c:	f340 81f5 	ble.w	40275a <_svfprintf_r+0xcda>
  402370:	4622      	mov	r2, r4
  402372:	2710      	movs	r7, #16
  402374:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402378:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40237a:	e013      	b.n	4023a4 <_svfprintf_r+0x924>
  40237c:	00407bcc 	.word	0x00407bcc
  402380:	00407bb8 	.word	0x00407bb8
  402384:	7fefffff 	.word	0x7fefffff
  402388:	00407bac 	.word	0x00407bac
  40238c:	00407ba8 	.word	0x00407ba8
  402390:	00407be8 	.word	0x00407be8
  402394:	00407bfc 	.word	0x00407bfc
  402398:	f108 0808 	add.w	r8, r8, #8
  40239c:	3e10      	subs	r6, #16
  40239e:	2e10      	cmp	r6, #16
  4023a0:	f340 81da 	ble.w	402758 <_svfprintf_r+0xcd8>
  4023a4:	3301      	adds	r3, #1
  4023a6:	3210      	adds	r2, #16
  4023a8:	2b07      	cmp	r3, #7
  4023aa:	9227      	str	r2, [sp, #156]	; 0x9c
  4023ac:	9326      	str	r3, [sp, #152]	; 0x98
  4023ae:	e888 00a0 	stmia.w	r8, {r5, r7}
  4023b2:	ddf1      	ble.n	402398 <_svfprintf_r+0x918>
  4023b4:	aa25      	add	r2, sp, #148	; 0x94
  4023b6:	4621      	mov	r1, r4
  4023b8:	4658      	mov	r0, fp
  4023ba:	f004 fa57 	bl	40686c <__ssprint_r>
  4023be:	2800      	cmp	r0, #0
  4023c0:	f47f ac30 	bne.w	401c24 <_svfprintf_r+0x1a4>
  4023c4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4023c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023c8:	46c8      	mov	r8, r9
  4023ca:	e7e7      	b.n	40239c <_svfprintf_r+0x91c>
  4023cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4023ce:	9a08      	ldr	r2, [sp, #32]
  4023d0:	1a9f      	subs	r7, r3, r2
  4023d2:	2f00      	cmp	r7, #0
  4023d4:	f77f ace5 	ble.w	401da2 <_svfprintf_r+0x322>
  4023d8:	2f10      	cmp	r7, #16
  4023da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023dc:	4db6      	ldr	r5, [pc, #728]	; (4026b8 <_svfprintf_r+0xc38>)
  4023de:	dd27      	ble.n	402430 <_svfprintf_r+0x9b0>
  4023e0:	4642      	mov	r2, r8
  4023e2:	4621      	mov	r1, r4
  4023e4:	46b0      	mov	r8, r6
  4023e6:	f04f 0b10 	mov.w	fp, #16
  4023ea:	462e      	mov	r6, r5
  4023ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4023ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4023f0:	e004      	b.n	4023fc <_svfprintf_r+0x97c>
  4023f2:	3f10      	subs	r7, #16
  4023f4:	2f10      	cmp	r7, #16
  4023f6:	f102 0208 	add.w	r2, r2, #8
  4023fa:	dd15      	ble.n	402428 <_svfprintf_r+0x9a8>
  4023fc:	3301      	adds	r3, #1
  4023fe:	3110      	adds	r1, #16
  402400:	2b07      	cmp	r3, #7
  402402:	9127      	str	r1, [sp, #156]	; 0x9c
  402404:	9326      	str	r3, [sp, #152]	; 0x98
  402406:	e882 0840 	stmia.w	r2, {r6, fp}
  40240a:	ddf2      	ble.n	4023f2 <_svfprintf_r+0x972>
  40240c:	aa25      	add	r2, sp, #148	; 0x94
  40240e:	4629      	mov	r1, r5
  402410:	4620      	mov	r0, r4
  402412:	f004 fa2b 	bl	40686c <__ssprint_r>
  402416:	2800      	cmp	r0, #0
  402418:	f47f ac04 	bne.w	401c24 <_svfprintf_r+0x1a4>
  40241c:	3f10      	subs	r7, #16
  40241e:	2f10      	cmp	r7, #16
  402420:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402422:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402424:	464a      	mov	r2, r9
  402426:	dce9      	bgt.n	4023fc <_svfprintf_r+0x97c>
  402428:	4635      	mov	r5, r6
  40242a:	460c      	mov	r4, r1
  40242c:	4646      	mov	r6, r8
  40242e:	4690      	mov	r8, r2
  402430:	3301      	adds	r3, #1
  402432:	443c      	add	r4, r7
  402434:	2b07      	cmp	r3, #7
  402436:	9427      	str	r4, [sp, #156]	; 0x9c
  402438:	9326      	str	r3, [sp, #152]	; 0x98
  40243a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40243e:	f300 8232 	bgt.w	4028a6 <_svfprintf_r+0xe26>
  402442:	f108 0808 	add.w	r8, r8, #8
  402446:	e4ac      	b.n	401da2 <_svfprintf_r+0x322>
  402448:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40244a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40244c:	2b01      	cmp	r3, #1
  40244e:	f340 81fe 	ble.w	40284e <_svfprintf_r+0xdce>
  402452:	3701      	adds	r7, #1
  402454:	3401      	adds	r4, #1
  402456:	2301      	movs	r3, #1
  402458:	2f07      	cmp	r7, #7
  40245a:	9427      	str	r4, [sp, #156]	; 0x9c
  40245c:	9726      	str	r7, [sp, #152]	; 0x98
  40245e:	f8c8 6000 	str.w	r6, [r8]
  402462:	f8c8 3004 	str.w	r3, [r8, #4]
  402466:	f300 8203 	bgt.w	402870 <_svfprintf_r+0xdf0>
  40246a:	f108 0808 	add.w	r8, r8, #8
  40246e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402470:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402472:	f8c8 3000 	str.w	r3, [r8]
  402476:	3701      	adds	r7, #1
  402478:	4414      	add	r4, r2
  40247a:	2f07      	cmp	r7, #7
  40247c:	9427      	str	r4, [sp, #156]	; 0x9c
  40247e:	9726      	str	r7, [sp, #152]	; 0x98
  402480:	f8c8 2004 	str.w	r2, [r8, #4]
  402484:	f300 8200 	bgt.w	402888 <_svfprintf_r+0xe08>
  402488:	f108 0808 	add.w	r8, r8, #8
  40248c:	a815      	add	r0, sp, #84	; 0x54
  40248e:	c80d      	ldmia	r0, {r0, r2, r3}
  402490:	9914      	ldr	r1, [sp, #80]	; 0x50
  402492:	f005 f887 	bl	4075a4 <__aeabi_dcmpeq>
  402496:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402498:	2800      	cmp	r0, #0
  40249a:	f040 8101 	bne.w	4026a0 <_svfprintf_r+0xc20>
  40249e:	3b01      	subs	r3, #1
  4024a0:	3701      	adds	r7, #1
  4024a2:	3601      	adds	r6, #1
  4024a4:	441c      	add	r4, r3
  4024a6:	2f07      	cmp	r7, #7
  4024a8:	9726      	str	r7, [sp, #152]	; 0x98
  4024aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4024ac:	f8c8 6000 	str.w	r6, [r8]
  4024b0:	f8c8 3004 	str.w	r3, [r8, #4]
  4024b4:	f300 8127 	bgt.w	402706 <_svfprintf_r+0xc86>
  4024b8:	f108 0808 	add.w	r8, r8, #8
  4024bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4024be:	f8c8 2004 	str.w	r2, [r8, #4]
  4024c2:	3701      	adds	r7, #1
  4024c4:	4414      	add	r4, r2
  4024c6:	ab21      	add	r3, sp, #132	; 0x84
  4024c8:	2f07      	cmp	r7, #7
  4024ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4024cc:	9726      	str	r7, [sp, #152]	; 0x98
  4024ce:	f8c8 3000 	str.w	r3, [r8]
  4024d2:	f77f acb3 	ble.w	401e3c <_svfprintf_r+0x3bc>
  4024d6:	aa25      	add	r2, sp, #148	; 0x94
  4024d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024dc:	f004 f9c6 	bl	40686c <__ssprint_r>
  4024e0:	2800      	cmp	r0, #0
  4024e2:	f47f ab9f 	bne.w	401c24 <_svfprintf_r+0x1a4>
  4024e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024e8:	46c8      	mov	r8, r9
  4024ea:	e4a9      	b.n	401e40 <_svfprintf_r+0x3c0>
  4024ec:	aa25      	add	r2, sp, #148	; 0x94
  4024ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024f2:	f004 f9bb 	bl	40686c <__ssprint_r>
  4024f6:	2800      	cmp	r0, #0
  4024f8:	f43f aceb 	beq.w	401ed2 <_svfprintf_r+0x452>
  4024fc:	f7ff bb92 	b.w	401c24 <_svfprintf_r+0x1a4>
  402500:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402504:	2b01      	cmp	r3, #1
  402506:	f000 8134 	beq.w	402772 <_svfprintf_r+0xcf2>
  40250a:	2b02      	cmp	r3, #2
  40250c:	d125      	bne.n	40255a <_svfprintf_r+0xada>
  40250e:	f8cd b01c 	str.w	fp, [sp, #28]
  402512:	2400      	movs	r4, #0
  402514:	2500      	movs	r5, #0
  402516:	e61e      	b.n	402156 <_svfprintf_r+0x6d6>
  402518:	aa25      	add	r2, sp, #148	; 0x94
  40251a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40251c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40251e:	f004 f9a5 	bl	40686c <__ssprint_r>
  402522:	2800      	cmp	r0, #0
  402524:	f47f ab7e 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402528:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40252a:	46c8      	mov	r8, r9
  40252c:	e475      	b.n	401e1a <_svfprintf_r+0x39a>
  40252e:	aa25      	add	r2, sp, #148	; 0x94
  402530:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402532:	980c      	ldr	r0, [sp, #48]	; 0x30
  402534:	f004 f99a 	bl	40686c <__ssprint_r>
  402538:	2800      	cmp	r0, #0
  40253a:	f47f ab73 	bne.w	401c24 <_svfprintf_r+0x1a4>
  40253e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402540:	46c8      	mov	r8, r9
  402542:	e41b      	b.n	401d7c <_svfprintf_r+0x2fc>
  402544:	aa25      	add	r2, sp, #148	; 0x94
  402546:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402548:	980c      	ldr	r0, [sp, #48]	; 0x30
  40254a:	f004 f98f 	bl	40686c <__ssprint_r>
  40254e:	2800      	cmp	r0, #0
  402550:	f47f ab68 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402554:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402556:	46c8      	mov	r8, r9
  402558:	e420      	b.n	401d9c <_svfprintf_r+0x31c>
  40255a:	f8cd b01c 	str.w	fp, [sp, #28]
  40255e:	2400      	movs	r4, #0
  402560:	2500      	movs	r5, #0
  402562:	4649      	mov	r1, r9
  402564:	e000      	b.n	402568 <_svfprintf_r+0xae8>
  402566:	4631      	mov	r1, r6
  402568:	08e2      	lsrs	r2, r4, #3
  40256a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40256e:	08e8      	lsrs	r0, r5, #3
  402570:	f004 0307 	and.w	r3, r4, #7
  402574:	4605      	mov	r5, r0
  402576:	4614      	mov	r4, r2
  402578:	3330      	adds	r3, #48	; 0x30
  40257a:	ea54 0205 	orrs.w	r2, r4, r5
  40257e:	f801 3c01 	strb.w	r3, [r1, #-1]
  402582:	f101 36ff 	add.w	r6, r1, #4294967295
  402586:	d1ee      	bne.n	402566 <_svfprintf_r+0xae6>
  402588:	9a07      	ldr	r2, [sp, #28]
  40258a:	07d2      	lsls	r2, r2, #31
  40258c:	f57f adf3 	bpl.w	402176 <_svfprintf_r+0x6f6>
  402590:	2b30      	cmp	r3, #48	; 0x30
  402592:	f43f adf0 	beq.w	402176 <_svfprintf_r+0x6f6>
  402596:	3902      	subs	r1, #2
  402598:	2330      	movs	r3, #48	; 0x30
  40259a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40259e:	eba9 0301 	sub.w	r3, r9, r1
  4025a2:	930e      	str	r3, [sp, #56]	; 0x38
  4025a4:	460e      	mov	r6, r1
  4025a6:	f7ff bb7b 	b.w	401ca0 <_svfprintf_r+0x220>
  4025aa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4025ac:	2900      	cmp	r1, #0
  4025ae:	f340 822e 	ble.w	402a0e <_svfprintf_r+0xf8e>
  4025b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4025b6:	4293      	cmp	r3, r2
  4025b8:	bfa8      	it	ge
  4025ba:	4613      	movge	r3, r2
  4025bc:	2b00      	cmp	r3, #0
  4025be:	461f      	mov	r7, r3
  4025c0:	dd0d      	ble.n	4025de <_svfprintf_r+0xb5e>
  4025c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025c4:	f8c8 6000 	str.w	r6, [r8]
  4025c8:	3301      	adds	r3, #1
  4025ca:	443c      	add	r4, r7
  4025cc:	2b07      	cmp	r3, #7
  4025ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4025d0:	f8c8 7004 	str.w	r7, [r8, #4]
  4025d4:	9326      	str	r3, [sp, #152]	; 0x98
  4025d6:	f300 831f 	bgt.w	402c18 <_svfprintf_r+0x1198>
  4025da:	f108 0808 	add.w	r8, r8, #8
  4025de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025e0:	2f00      	cmp	r7, #0
  4025e2:	bfa8      	it	ge
  4025e4:	1bdb      	subge	r3, r3, r7
  4025e6:	2b00      	cmp	r3, #0
  4025e8:	461f      	mov	r7, r3
  4025ea:	f340 80d6 	ble.w	40279a <_svfprintf_r+0xd1a>
  4025ee:	2f10      	cmp	r7, #16
  4025f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025f2:	4d31      	ldr	r5, [pc, #196]	; (4026b8 <_svfprintf_r+0xc38>)
  4025f4:	f340 81ed 	ble.w	4029d2 <_svfprintf_r+0xf52>
  4025f8:	4642      	mov	r2, r8
  4025fa:	4621      	mov	r1, r4
  4025fc:	46b0      	mov	r8, r6
  4025fe:	f04f 0b10 	mov.w	fp, #16
  402602:	462e      	mov	r6, r5
  402604:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402606:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402608:	e004      	b.n	402614 <_svfprintf_r+0xb94>
  40260a:	3208      	adds	r2, #8
  40260c:	3f10      	subs	r7, #16
  40260e:	2f10      	cmp	r7, #16
  402610:	f340 81db 	ble.w	4029ca <_svfprintf_r+0xf4a>
  402614:	3301      	adds	r3, #1
  402616:	3110      	adds	r1, #16
  402618:	2b07      	cmp	r3, #7
  40261a:	9127      	str	r1, [sp, #156]	; 0x9c
  40261c:	9326      	str	r3, [sp, #152]	; 0x98
  40261e:	e882 0840 	stmia.w	r2, {r6, fp}
  402622:	ddf2      	ble.n	40260a <_svfprintf_r+0xb8a>
  402624:	aa25      	add	r2, sp, #148	; 0x94
  402626:	4629      	mov	r1, r5
  402628:	4620      	mov	r0, r4
  40262a:	f004 f91f 	bl	40686c <__ssprint_r>
  40262e:	2800      	cmp	r0, #0
  402630:	f47f aaf8 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402634:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402636:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402638:	464a      	mov	r2, r9
  40263a:	e7e7      	b.n	40260c <_svfprintf_r+0xb8c>
  40263c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40263e:	930e      	str	r3, [sp, #56]	; 0x38
  402640:	464e      	mov	r6, r9
  402642:	f7ff bb2d 	b.w	401ca0 <_svfprintf_r+0x220>
  402646:	2d00      	cmp	r5, #0
  402648:	bf08      	it	eq
  40264a:	2c0a      	cmpeq	r4, #10
  40264c:	f0c0 808f 	bcc.w	40276e <_svfprintf_r+0xcee>
  402650:	464e      	mov	r6, r9
  402652:	4620      	mov	r0, r4
  402654:	4629      	mov	r1, r5
  402656:	220a      	movs	r2, #10
  402658:	2300      	movs	r3, #0
  40265a:	f005 f813 	bl	407684 <__aeabi_uldivmod>
  40265e:	3230      	adds	r2, #48	; 0x30
  402660:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402664:	4620      	mov	r0, r4
  402666:	4629      	mov	r1, r5
  402668:	2300      	movs	r3, #0
  40266a:	220a      	movs	r2, #10
  40266c:	f005 f80a 	bl	407684 <__aeabi_uldivmod>
  402670:	4604      	mov	r4, r0
  402672:	460d      	mov	r5, r1
  402674:	ea54 0305 	orrs.w	r3, r4, r5
  402678:	d1eb      	bne.n	402652 <_svfprintf_r+0xbd2>
  40267a:	eba9 0306 	sub.w	r3, r9, r6
  40267e:	930e      	str	r3, [sp, #56]	; 0x38
  402680:	f7ff bb0e 	b.w	401ca0 <_svfprintf_r+0x220>
  402684:	aa25      	add	r2, sp, #148	; 0x94
  402686:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402688:	980c      	ldr	r0, [sp, #48]	; 0x30
  40268a:	f004 f8ef 	bl	40686c <__ssprint_r>
  40268e:	2800      	cmp	r0, #0
  402690:	f47f aac8 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402694:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402698:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40269a:	46c8      	mov	r8, r9
  40269c:	f7ff bb5e 	b.w	401d5c <_svfprintf_r+0x2dc>
  4026a0:	1e5e      	subs	r6, r3, #1
  4026a2:	2e00      	cmp	r6, #0
  4026a4:	f77f af0a 	ble.w	4024bc <_svfprintf_r+0xa3c>
  4026a8:	2e10      	cmp	r6, #16
  4026aa:	4d03      	ldr	r5, [pc, #12]	; (4026b8 <_svfprintf_r+0xc38>)
  4026ac:	dd22      	ble.n	4026f4 <_svfprintf_r+0xc74>
  4026ae:	4622      	mov	r2, r4
  4026b0:	f04f 0b10 	mov.w	fp, #16
  4026b4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4026b6:	e006      	b.n	4026c6 <_svfprintf_r+0xc46>
  4026b8:	00407bfc 	.word	0x00407bfc
  4026bc:	3e10      	subs	r6, #16
  4026be:	2e10      	cmp	r6, #16
  4026c0:	f108 0808 	add.w	r8, r8, #8
  4026c4:	dd15      	ble.n	4026f2 <_svfprintf_r+0xc72>
  4026c6:	3701      	adds	r7, #1
  4026c8:	3210      	adds	r2, #16
  4026ca:	2f07      	cmp	r7, #7
  4026cc:	9227      	str	r2, [sp, #156]	; 0x9c
  4026ce:	9726      	str	r7, [sp, #152]	; 0x98
  4026d0:	e888 0820 	stmia.w	r8, {r5, fp}
  4026d4:	ddf2      	ble.n	4026bc <_svfprintf_r+0xc3c>
  4026d6:	aa25      	add	r2, sp, #148	; 0x94
  4026d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026da:	4620      	mov	r0, r4
  4026dc:	f004 f8c6 	bl	40686c <__ssprint_r>
  4026e0:	2800      	cmp	r0, #0
  4026e2:	f47f aa9f 	bne.w	401c24 <_svfprintf_r+0x1a4>
  4026e6:	3e10      	subs	r6, #16
  4026e8:	2e10      	cmp	r6, #16
  4026ea:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4026ec:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4026ee:	46c8      	mov	r8, r9
  4026f0:	dce9      	bgt.n	4026c6 <_svfprintf_r+0xc46>
  4026f2:	4614      	mov	r4, r2
  4026f4:	3701      	adds	r7, #1
  4026f6:	4434      	add	r4, r6
  4026f8:	2f07      	cmp	r7, #7
  4026fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4026fc:	9726      	str	r7, [sp, #152]	; 0x98
  4026fe:	e888 0060 	stmia.w	r8, {r5, r6}
  402702:	f77f aed9 	ble.w	4024b8 <_svfprintf_r+0xa38>
  402706:	aa25      	add	r2, sp, #148	; 0x94
  402708:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40270a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40270c:	f004 f8ae 	bl	40686c <__ssprint_r>
  402710:	2800      	cmp	r0, #0
  402712:	f47f aa87 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402716:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402718:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40271a:	46c8      	mov	r8, r9
  40271c:	e6ce      	b.n	4024bc <_svfprintf_r+0xa3c>
  40271e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402720:	6814      	ldr	r4, [r2, #0]
  402722:	4613      	mov	r3, r2
  402724:	3304      	adds	r3, #4
  402726:	17e5      	asrs	r5, r4, #31
  402728:	930f      	str	r3, [sp, #60]	; 0x3c
  40272a:	4622      	mov	r2, r4
  40272c:	462b      	mov	r3, r5
  40272e:	e4fa      	b.n	402126 <_svfprintf_r+0x6a6>
  402730:	3204      	adds	r2, #4
  402732:	681c      	ldr	r4, [r3, #0]
  402734:	920f      	str	r2, [sp, #60]	; 0x3c
  402736:	2301      	movs	r3, #1
  402738:	2500      	movs	r5, #0
  40273a:	f7ff ba94 	b.w	401c66 <_svfprintf_r+0x1e6>
  40273e:	681c      	ldr	r4, [r3, #0]
  402740:	3304      	adds	r3, #4
  402742:	930f      	str	r3, [sp, #60]	; 0x3c
  402744:	2500      	movs	r5, #0
  402746:	e421      	b.n	401f8c <_svfprintf_r+0x50c>
  402748:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40274a:	460a      	mov	r2, r1
  40274c:	3204      	adds	r2, #4
  40274e:	680c      	ldr	r4, [r1, #0]
  402750:	920f      	str	r2, [sp, #60]	; 0x3c
  402752:	2500      	movs	r5, #0
  402754:	f7ff ba87 	b.w	401c66 <_svfprintf_r+0x1e6>
  402758:	4614      	mov	r4, r2
  40275a:	3301      	adds	r3, #1
  40275c:	4434      	add	r4, r6
  40275e:	2b07      	cmp	r3, #7
  402760:	9427      	str	r4, [sp, #156]	; 0x9c
  402762:	9326      	str	r3, [sp, #152]	; 0x98
  402764:	e888 0060 	stmia.w	r8, {r5, r6}
  402768:	f77f ab68 	ble.w	401e3c <_svfprintf_r+0x3bc>
  40276c:	e6b3      	b.n	4024d6 <_svfprintf_r+0xa56>
  40276e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402772:	f8cd b01c 	str.w	fp, [sp, #28]
  402776:	ae42      	add	r6, sp, #264	; 0x108
  402778:	3430      	adds	r4, #48	; 0x30
  40277a:	2301      	movs	r3, #1
  40277c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402780:	930e      	str	r3, [sp, #56]	; 0x38
  402782:	f7ff ba8d 	b.w	401ca0 <_svfprintf_r+0x220>
  402786:	aa25      	add	r2, sp, #148	; 0x94
  402788:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40278a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40278c:	f004 f86e 	bl	40686c <__ssprint_r>
  402790:	2800      	cmp	r0, #0
  402792:	f47f aa47 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402796:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402798:	46c8      	mov	r8, r9
  40279a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40279c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40279e:	429a      	cmp	r2, r3
  4027a0:	db44      	blt.n	40282c <_svfprintf_r+0xdac>
  4027a2:	9b07      	ldr	r3, [sp, #28]
  4027a4:	07d9      	lsls	r1, r3, #31
  4027a6:	d441      	bmi.n	40282c <_svfprintf_r+0xdac>
  4027a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027aa:	9812      	ldr	r0, [sp, #72]	; 0x48
  4027ac:	1a9a      	subs	r2, r3, r2
  4027ae:	1a1d      	subs	r5, r3, r0
  4027b0:	4295      	cmp	r5, r2
  4027b2:	bfa8      	it	ge
  4027b4:	4615      	movge	r5, r2
  4027b6:	2d00      	cmp	r5, #0
  4027b8:	dd0e      	ble.n	4027d8 <_svfprintf_r+0xd58>
  4027ba:	9926      	ldr	r1, [sp, #152]	; 0x98
  4027bc:	f8c8 5004 	str.w	r5, [r8, #4]
  4027c0:	3101      	adds	r1, #1
  4027c2:	4406      	add	r6, r0
  4027c4:	442c      	add	r4, r5
  4027c6:	2907      	cmp	r1, #7
  4027c8:	f8c8 6000 	str.w	r6, [r8]
  4027cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4027ce:	9126      	str	r1, [sp, #152]	; 0x98
  4027d0:	f300 823b 	bgt.w	402c4a <_svfprintf_r+0x11ca>
  4027d4:	f108 0808 	add.w	r8, r8, #8
  4027d8:	2d00      	cmp	r5, #0
  4027da:	bfac      	ite	ge
  4027dc:	1b56      	subge	r6, r2, r5
  4027de:	4616      	movlt	r6, r2
  4027e0:	2e00      	cmp	r6, #0
  4027e2:	f77f ab2d 	ble.w	401e40 <_svfprintf_r+0x3c0>
  4027e6:	2e10      	cmp	r6, #16
  4027e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027ea:	4db0      	ldr	r5, [pc, #704]	; (402aac <_svfprintf_r+0x102c>)
  4027ec:	ddb5      	ble.n	40275a <_svfprintf_r+0xcda>
  4027ee:	4622      	mov	r2, r4
  4027f0:	2710      	movs	r7, #16
  4027f2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4027f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4027f8:	e004      	b.n	402804 <_svfprintf_r+0xd84>
  4027fa:	f108 0808 	add.w	r8, r8, #8
  4027fe:	3e10      	subs	r6, #16
  402800:	2e10      	cmp	r6, #16
  402802:	dda9      	ble.n	402758 <_svfprintf_r+0xcd8>
  402804:	3301      	adds	r3, #1
  402806:	3210      	adds	r2, #16
  402808:	2b07      	cmp	r3, #7
  40280a:	9227      	str	r2, [sp, #156]	; 0x9c
  40280c:	9326      	str	r3, [sp, #152]	; 0x98
  40280e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402812:	ddf2      	ble.n	4027fa <_svfprintf_r+0xd7a>
  402814:	aa25      	add	r2, sp, #148	; 0x94
  402816:	4621      	mov	r1, r4
  402818:	4658      	mov	r0, fp
  40281a:	f004 f827 	bl	40686c <__ssprint_r>
  40281e:	2800      	cmp	r0, #0
  402820:	f47f aa00 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402824:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402826:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402828:	46c8      	mov	r8, r9
  40282a:	e7e8      	b.n	4027fe <_svfprintf_r+0xd7e>
  40282c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40282e:	9819      	ldr	r0, [sp, #100]	; 0x64
  402830:	991a      	ldr	r1, [sp, #104]	; 0x68
  402832:	f8c8 1000 	str.w	r1, [r8]
  402836:	3301      	adds	r3, #1
  402838:	4404      	add	r4, r0
  40283a:	2b07      	cmp	r3, #7
  40283c:	9427      	str	r4, [sp, #156]	; 0x9c
  40283e:	f8c8 0004 	str.w	r0, [r8, #4]
  402842:	9326      	str	r3, [sp, #152]	; 0x98
  402844:	f300 81f5 	bgt.w	402c32 <_svfprintf_r+0x11b2>
  402848:	f108 0808 	add.w	r8, r8, #8
  40284c:	e7ac      	b.n	4027a8 <_svfprintf_r+0xd28>
  40284e:	9b07      	ldr	r3, [sp, #28]
  402850:	07da      	lsls	r2, r3, #31
  402852:	f53f adfe 	bmi.w	402452 <_svfprintf_r+0x9d2>
  402856:	3701      	adds	r7, #1
  402858:	3401      	adds	r4, #1
  40285a:	2301      	movs	r3, #1
  40285c:	2f07      	cmp	r7, #7
  40285e:	9427      	str	r4, [sp, #156]	; 0x9c
  402860:	9726      	str	r7, [sp, #152]	; 0x98
  402862:	f8c8 6000 	str.w	r6, [r8]
  402866:	f8c8 3004 	str.w	r3, [r8, #4]
  40286a:	f77f ae25 	ble.w	4024b8 <_svfprintf_r+0xa38>
  40286e:	e74a      	b.n	402706 <_svfprintf_r+0xc86>
  402870:	aa25      	add	r2, sp, #148	; 0x94
  402872:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402874:	980c      	ldr	r0, [sp, #48]	; 0x30
  402876:	f003 fff9 	bl	40686c <__ssprint_r>
  40287a:	2800      	cmp	r0, #0
  40287c:	f47f a9d2 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402880:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402882:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402884:	46c8      	mov	r8, r9
  402886:	e5f2      	b.n	40246e <_svfprintf_r+0x9ee>
  402888:	aa25      	add	r2, sp, #148	; 0x94
  40288a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40288c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40288e:	f003 ffed 	bl	40686c <__ssprint_r>
  402892:	2800      	cmp	r0, #0
  402894:	f47f a9c6 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402898:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40289a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40289c:	46c8      	mov	r8, r9
  40289e:	e5f5      	b.n	40248c <_svfprintf_r+0xa0c>
  4028a0:	464e      	mov	r6, r9
  4028a2:	f7ff b9fd 	b.w	401ca0 <_svfprintf_r+0x220>
  4028a6:	aa25      	add	r2, sp, #148	; 0x94
  4028a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028ac:	f003 ffde 	bl	40686c <__ssprint_r>
  4028b0:	2800      	cmp	r0, #0
  4028b2:	f47f a9b7 	bne.w	401c24 <_svfprintf_r+0x1a4>
  4028b6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028b8:	46c8      	mov	r8, r9
  4028ba:	f7ff ba72 	b.w	401da2 <_svfprintf_r+0x322>
  4028be:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4028c0:	4622      	mov	r2, r4
  4028c2:	4620      	mov	r0, r4
  4028c4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4028c6:	4623      	mov	r3, r4
  4028c8:	4621      	mov	r1, r4
  4028ca:	f004 fe9d 	bl	407608 <__aeabi_dcmpun>
  4028ce:	2800      	cmp	r0, #0
  4028d0:	f040 8286 	bne.w	402de0 <_svfprintf_r+0x1360>
  4028d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4028d6:	3301      	adds	r3, #1
  4028d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028da:	f023 0320 	bic.w	r3, r3, #32
  4028de:	930e      	str	r3, [sp, #56]	; 0x38
  4028e0:	f000 81e2 	beq.w	402ca8 <_svfprintf_r+0x1228>
  4028e4:	2b47      	cmp	r3, #71	; 0x47
  4028e6:	f000 811e 	beq.w	402b26 <_svfprintf_r+0x10a6>
  4028ea:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4028ee:	9307      	str	r3, [sp, #28]
  4028f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4028f2:	1e1f      	subs	r7, r3, #0
  4028f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4028f6:	9308      	str	r3, [sp, #32]
  4028f8:	bfbb      	ittet	lt
  4028fa:	463b      	movlt	r3, r7
  4028fc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402900:	2300      	movge	r3, #0
  402902:	232d      	movlt	r3, #45	; 0x2d
  402904:	9310      	str	r3, [sp, #64]	; 0x40
  402906:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402908:	2b66      	cmp	r3, #102	; 0x66
  40290a:	f000 81bb 	beq.w	402c84 <_svfprintf_r+0x1204>
  40290e:	2b46      	cmp	r3, #70	; 0x46
  402910:	f000 80df 	beq.w	402ad2 <_svfprintf_r+0x1052>
  402914:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402916:	9a08      	ldr	r2, [sp, #32]
  402918:	2b45      	cmp	r3, #69	; 0x45
  40291a:	bf0c      	ite	eq
  40291c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40291e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402920:	a823      	add	r0, sp, #140	; 0x8c
  402922:	a920      	add	r1, sp, #128	; 0x80
  402924:	bf08      	it	eq
  402926:	1c5d      	addeq	r5, r3, #1
  402928:	9004      	str	r0, [sp, #16]
  40292a:	9103      	str	r1, [sp, #12]
  40292c:	a81f      	add	r0, sp, #124	; 0x7c
  40292e:	2102      	movs	r1, #2
  402930:	463b      	mov	r3, r7
  402932:	9002      	str	r0, [sp, #8]
  402934:	9501      	str	r5, [sp, #4]
  402936:	9100      	str	r1, [sp, #0]
  402938:	980c      	ldr	r0, [sp, #48]	; 0x30
  40293a:	f001 faa1 	bl	403e80 <_dtoa_r>
  40293e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402940:	2b67      	cmp	r3, #103	; 0x67
  402942:	4606      	mov	r6, r0
  402944:	f040 81e0 	bne.w	402d08 <_svfprintf_r+0x1288>
  402948:	f01b 0f01 	tst.w	fp, #1
  40294c:	f000 8246 	beq.w	402ddc <_svfprintf_r+0x135c>
  402950:	1974      	adds	r4, r6, r5
  402952:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402954:	9808      	ldr	r0, [sp, #32]
  402956:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402958:	4639      	mov	r1, r7
  40295a:	f004 fe23 	bl	4075a4 <__aeabi_dcmpeq>
  40295e:	2800      	cmp	r0, #0
  402960:	f040 8165 	bne.w	402c2e <_svfprintf_r+0x11ae>
  402964:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402966:	42a3      	cmp	r3, r4
  402968:	d206      	bcs.n	402978 <_svfprintf_r+0xef8>
  40296a:	2130      	movs	r1, #48	; 0x30
  40296c:	1c5a      	adds	r2, r3, #1
  40296e:	9223      	str	r2, [sp, #140]	; 0x8c
  402970:	7019      	strb	r1, [r3, #0]
  402972:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402974:	429c      	cmp	r4, r3
  402976:	d8f9      	bhi.n	40296c <_svfprintf_r+0xeec>
  402978:	1b9b      	subs	r3, r3, r6
  40297a:	9313      	str	r3, [sp, #76]	; 0x4c
  40297c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40297e:	2b47      	cmp	r3, #71	; 0x47
  402980:	f000 80e9 	beq.w	402b56 <_svfprintf_r+0x10d6>
  402984:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402986:	2b65      	cmp	r3, #101	; 0x65
  402988:	f340 81cd 	ble.w	402d26 <_svfprintf_r+0x12a6>
  40298c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40298e:	2b66      	cmp	r3, #102	; 0x66
  402990:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402992:	9312      	str	r3, [sp, #72]	; 0x48
  402994:	f000 819e 	beq.w	402cd4 <_svfprintf_r+0x1254>
  402998:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40299a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40299c:	4619      	mov	r1, r3
  40299e:	4291      	cmp	r1, r2
  4029a0:	f300 818a 	bgt.w	402cb8 <_svfprintf_r+0x1238>
  4029a4:	f01b 0f01 	tst.w	fp, #1
  4029a8:	f040 8213 	bne.w	402dd2 <_svfprintf_r+0x1352>
  4029ac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4029b0:	9308      	str	r3, [sp, #32]
  4029b2:	2367      	movs	r3, #103	; 0x67
  4029b4:	920e      	str	r2, [sp, #56]	; 0x38
  4029b6:	9311      	str	r3, [sp, #68]	; 0x44
  4029b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4029ba:	2b00      	cmp	r3, #0
  4029bc:	f040 80c4 	bne.w	402b48 <_svfprintf_r+0x10c8>
  4029c0:	930a      	str	r3, [sp, #40]	; 0x28
  4029c2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029c6:	f7ff b973 	b.w	401cb0 <_svfprintf_r+0x230>
  4029ca:	4635      	mov	r5, r6
  4029cc:	460c      	mov	r4, r1
  4029ce:	4646      	mov	r6, r8
  4029d0:	4690      	mov	r8, r2
  4029d2:	3301      	adds	r3, #1
  4029d4:	443c      	add	r4, r7
  4029d6:	2b07      	cmp	r3, #7
  4029d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4029da:	9326      	str	r3, [sp, #152]	; 0x98
  4029dc:	e888 00a0 	stmia.w	r8, {r5, r7}
  4029e0:	f73f aed1 	bgt.w	402786 <_svfprintf_r+0xd06>
  4029e4:	f108 0808 	add.w	r8, r8, #8
  4029e8:	e6d7      	b.n	40279a <_svfprintf_r+0xd1a>
  4029ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029ec:	6813      	ldr	r3, [r2, #0]
  4029ee:	3204      	adds	r2, #4
  4029f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4029f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4029f4:	601a      	str	r2, [r3, #0]
  4029f6:	f7ff b86a 	b.w	401ace <_svfprintf_r+0x4e>
  4029fa:	aa25      	add	r2, sp, #148	; 0x94
  4029fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029fe:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a00:	f003 ff34 	bl	40686c <__ssprint_r>
  402a04:	2800      	cmp	r0, #0
  402a06:	f47f a90d 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402a0a:	46c8      	mov	r8, r9
  402a0c:	e48d      	b.n	40232a <_svfprintf_r+0x8aa>
  402a0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a10:	4a27      	ldr	r2, [pc, #156]	; (402ab0 <_svfprintf_r+0x1030>)
  402a12:	f8c8 2000 	str.w	r2, [r8]
  402a16:	3301      	adds	r3, #1
  402a18:	3401      	adds	r4, #1
  402a1a:	2201      	movs	r2, #1
  402a1c:	2b07      	cmp	r3, #7
  402a1e:	9427      	str	r4, [sp, #156]	; 0x9c
  402a20:	9326      	str	r3, [sp, #152]	; 0x98
  402a22:	f8c8 2004 	str.w	r2, [r8, #4]
  402a26:	dc72      	bgt.n	402b0e <_svfprintf_r+0x108e>
  402a28:	f108 0808 	add.w	r8, r8, #8
  402a2c:	b929      	cbnz	r1, 402a3a <_svfprintf_r+0xfba>
  402a2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a30:	b91b      	cbnz	r3, 402a3a <_svfprintf_r+0xfba>
  402a32:	9b07      	ldr	r3, [sp, #28]
  402a34:	07d8      	lsls	r0, r3, #31
  402a36:	f57f aa03 	bpl.w	401e40 <_svfprintf_r+0x3c0>
  402a3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a3c:	9819      	ldr	r0, [sp, #100]	; 0x64
  402a3e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402a40:	f8c8 2000 	str.w	r2, [r8]
  402a44:	3301      	adds	r3, #1
  402a46:	4602      	mov	r2, r0
  402a48:	4422      	add	r2, r4
  402a4a:	2b07      	cmp	r3, #7
  402a4c:	9227      	str	r2, [sp, #156]	; 0x9c
  402a4e:	f8c8 0004 	str.w	r0, [r8, #4]
  402a52:	9326      	str	r3, [sp, #152]	; 0x98
  402a54:	f300 818d 	bgt.w	402d72 <_svfprintf_r+0x12f2>
  402a58:	f108 0808 	add.w	r8, r8, #8
  402a5c:	2900      	cmp	r1, #0
  402a5e:	f2c0 8165 	blt.w	402d2c <_svfprintf_r+0x12ac>
  402a62:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402a64:	f8c8 6000 	str.w	r6, [r8]
  402a68:	3301      	adds	r3, #1
  402a6a:	188c      	adds	r4, r1, r2
  402a6c:	2b07      	cmp	r3, #7
  402a6e:	9427      	str	r4, [sp, #156]	; 0x9c
  402a70:	9326      	str	r3, [sp, #152]	; 0x98
  402a72:	f8c8 1004 	str.w	r1, [r8, #4]
  402a76:	f77f a9e1 	ble.w	401e3c <_svfprintf_r+0x3bc>
  402a7a:	e52c      	b.n	4024d6 <_svfprintf_r+0xa56>
  402a7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a7e:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a80:	6813      	ldr	r3, [r2, #0]
  402a82:	17cd      	asrs	r5, r1, #31
  402a84:	4608      	mov	r0, r1
  402a86:	3204      	adds	r2, #4
  402a88:	4629      	mov	r1, r5
  402a8a:	920f      	str	r2, [sp, #60]	; 0x3c
  402a8c:	e9c3 0100 	strd	r0, r1, [r3]
  402a90:	f7ff b81d 	b.w	401ace <_svfprintf_r+0x4e>
  402a94:	aa25      	add	r2, sp, #148	; 0x94
  402a96:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a98:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a9a:	f003 fee7 	bl	40686c <__ssprint_r>
  402a9e:	2800      	cmp	r0, #0
  402aa0:	f47f a8c0 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402aa4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402aa6:	46c8      	mov	r8, r9
  402aa8:	e458      	b.n	40235c <_svfprintf_r+0x8dc>
  402aaa:	bf00      	nop
  402aac:	00407bfc 	.word	0x00407bfc
  402ab0:	00407be8 	.word	0x00407be8
  402ab4:	2140      	movs	r1, #64	; 0x40
  402ab6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ab8:	f002 fe56 	bl	405768 <_malloc_r>
  402abc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402abe:	6010      	str	r0, [r2, #0]
  402ac0:	6110      	str	r0, [r2, #16]
  402ac2:	2800      	cmp	r0, #0
  402ac4:	f000 81f2 	beq.w	402eac <_svfprintf_r+0x142c>
  402ac8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402aca:	2340      	movs	r3, #64	; 0x40
  402acc:	6153      	str	r3, [r2, #20]
  402ace:	f7fe bfee 	b.w	401aae <_svfprintf_r+0x2e>
  402ad2:	a823      	add	r0, sp, #140	; 0x8c
  402ad4:	a920      	add	r1, sp, #128	; 0x80
  402ad6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402ad8:	9004      	str	r0, [sp, #16]
  402ada:	9103      	str	r1, [sp, #12]
  402adc:	a81f      	add	r0, sp, #124	; 0x7c
  402ade:	2103      	movs	r1, #3
  402ae0:	9002      	str	r0, [sp, #8]
  402ae2:	9a08      	ldr	r2, [sp, #32]
  402ae4:	9401      	str	r4, [sp, #4]
  402ae6:	463b      	mov	r3, r7
  402ae8:	9100      	str	r1, [sp, #0]
  402aea:	980c      	ldr	r0, [sp, #48]	; 0x30
  402aec:	f001 f9c8 	bl	403e80 <_dtoa_r>
  402af0:	4625      	mov	r5, r4
  402af2:	4606      	mov	r6, r0
  402af4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402af6:	2b46      	cmp	r3, #70	; 0x46
  402af8:	eb06 0405 	add.w	r4, r6, r5
  402afc:	f47f af29 	bne.w	402952 <_svfprintf_r+0xed2>
  402b00:	7833      	ldrb	r3, [r6, #0]
  402b02:	2b30      	cmp	r3, #48	; 0x30
  402b04:	f000 8178 	beq.w	402df8 <_svfprintf_r+0x1378>
  402b08:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402b0a:	442c      	add	r4, r5
  402b0c:	e721      	b.n	402952 <_svfprintf_r+0xed2>
  402b0e:	aa25      	add	r2, sp, #148	; 0x94
  402b10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b12:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b14:	f003 feaa 	bl	40686c <__ssprint_r>
  402b18:	2800      	cmp	r0, #0
  402b1a:	f47f a883 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402b1e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402b20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b22:	46c8      	mov	r8, r9
  402b24:	e782      	b.n	402a2c <_svfprintf_r+0xfac>
  402b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b28:	2b00      	cmp	r3, #0
  402b2a:	bf08      	it	eq
  402b2c:	2301      	moveq	r3, #1
  402b2e:	930a      	str	r3, [sp, #40]	; 0x28
  402b30:	e6db      	b.n	4028ea <_svfprintf_r+0xe6a>
  402b32:	4630      	mov	r0, r6
  402b34:	940a      	str	r4, [sp, #40]	; 0x28
  402b36:	f7fe ff03 	bl	401940 <strlen>
  402b3a:	950f      	str	r5, [sp, #60]	; 0x3c
  402b3c:	900e      	str	r0, [sp, #56]	; 0x38
  402b3e:	f8cd b01c 	str.w	fp, [sp, #28]
  402b42:	4603      	mov	r3, r0
  402b44:	f7ff b9f9 	b.w	401f3a <_svfprintf_r+0x4ba>
  402b48:	272d      	movs	r7, #45	; 0x2d
  402b4a:	2300      	movs	r3, #0
  402b4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b50:	930a      	str	r3, [sp, #40]	; 0x28
  402b52:	f7ff b8ae 	b.w	401cb2 <_svfprintf_r+0x232>
  402b56:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b58:	9312      	str	r3, [sp, #72]	; 0x48
  402b5a:	461a      	mov	r2, r3
  402b5c:	3303      	adds	r3, #3
  402b5e:	db04      	blt.n	402b6a <_svfprintf_r+0x10ea>
  402b60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b62:	4619      	mov	r1, r3
  402b64:	4291      	cmp	r1, r2
  402b66:	f6bf af17 	bge.w	402998 <_svfprintf_r+0xf18>
  402b6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b6c:	3b02      	subs	r3, #2
  402b6e:	9311      	str	r3, [sp, #68]	; 0x44
  402b70:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402b74:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402b78:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b7a:	3b01      	subs	r3, #1
  402b7c:	2b00      	cmp	r3, #0
  402b7e:	931f      	str	r3, [sp, #124]	; 0x7c
  402b80:	bfbd      	ittte	lt
  402b82:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402b84:	f1c3 0301 	rsblt	r3, r3, #1
  402b88:	222d      	movlt	r2, #45	; 0x2d
  402b8a:	222b      	movge	r2, #43	; 0x2b
  402b8c:	2b09      	cmp	r3, #9
  402b8e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402b92:	f340 8116 	ble.w	402dc2 <_svfprintf_r+0x1342>
  402b96:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402b9a:	4620      	mov	r0, r4
  402b9c:	4dab      	ldr	r5, [pc, #684]	; (402e4c <_svfprintf_r+0x13cc>)
  402b9e:	e000      	b.n	402ba2 <_svfprintf_r+0x1122>
  402ba0:	4610      	mov	r0, r2
  402ba2:	fb85 1203 	smull	r1, r2, r5, r3
  402ba6:	17d9      	asrs	r1, r3, #31
  402ba8:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402bac:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402bb0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402bb4:	3230      	adds	r2, #48	; 0x30
  402bb6:	2909      	cmp	r1, #9
  402bb8:	f800 2c01 	strb.w	r2, [r0, #-1]
  402bbc:	460b      	mov	r3, r1
  402bbe:	f100 32ff 	add.w	r2, r0, #4294967295
  402bc2:	dced      	bgt.n	402ba0 <_svfprintf_r+0x1120>
  402bc4:	3330      	adds	r3, #48	; 0x30
  402bc6:	3802      	subs	r0, #2
  402bc8:	b2d9      	uxtb	r1, r3
  402bca:	4284      	cmp	r4, r0
  402bcc:	f802 1c01 	strb.w	r1, [r2, #-1]
  402bd0:	f240 8165 	bls.w	402e9e <_svfprintf_r+0x141e>
  402bd4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402bd8:	4613      	mov	r3, r2
  402bda:	e001      	b.n	402be0 <_svfprintf_r+0x1160>
  402bdc:	f813 1b01 	ldrb.w	r1, [r3], #1
  402be0:	f800 1b01 	strb.w	r1, [r0], #1
  402be4:	42a3      	cmp	r3, r4
  402be6:	d1f9      	bne.n	402bdc <_svfprintf_r+0x115c>
  402be8:	3301      	adds	r3, #1
  402bea:	1a9b      	subs	r3, r3, r2
  402bec:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402bf0:	4413      	add	r3, r2
  402bf2:	aa21      	add	r2, sp, #132	; 0x84
  402bf4:	1a9b      	subs	r3, r3, r2
  402bf6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402bf8:	931b      	str	r3, [sp, #108]	; 0x6c
  402bfa:	2a01      	cmp	r2, #1
  402bfc:	4413      	add	r3, r2
  402bfe:	930e      	str	r3, [sp, #56]	; 0x38
  402c00:	f340 8119 	ble.w	402e36 <_svfprintf_r+0x13b6>
  402c04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c06:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c08:	4413      	add	r3, r2
  402c0a:	930e      	str	r3, [sp, #56]	; 0x38
  402c0c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c10:	9308      	str	r3, [sp, #32]
  402c12:	2300      	movs	r3, #0
  402c14:	9312      	str	r3, [sp, #72]	; 0x48
  402c16:	e6cf      	b.n	4029b8 <_svfprintf_r+0xf38>
  402c18:	aa25      	add	r2, sp, #148	; 0x94
  402c1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c1e:	f003 fe25 	bl	40686c <__ssprint_r>
  402c22:	2800      	cmp	r0, #0
  402c24:	f47e affe 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402c28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c2a:	46c8      	mov	r8, r9
  402c2c:	e4d7      	b.n	4025de <_svfprintf_r+0xb5e>
  402c2e:	4623      	mov	r3, r4
  402c30:	e6a2      	b.n	402978 <_svfprintf_r+0xef8>
  402c32:	aa25      	add	r2, sp, #148	; 0x94
  402c34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c36:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c38:	f003 fe18 	bl	40686c <__ssprint_r>
  402c3c:	2800      	cmp	r0, #0
  402c3e:	f47e aff1 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402c42:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c46:	46c8      	mov	r8, r9
  402c48:	e5ae      	b.n	4027a8 <_svfprintf_r+0xd28>
  402c4a:	aa25      	add	r2, sp, #148	; 0x94
  402c4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c50:	f003 fe0c 	bl	40686c <__ssprint_r>
  402c54:	2800      	cmp	r0, #0
  402c56:	f47e afe5 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402c5a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c5e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c60:	1a9a      	subs	r2, r3, r2
  402c62:	46c8      	mov	r8, r9
  402c64:	e5b8      	b.n	4027d8 <_svfprintf_r+0xd58>
  402c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c68:	9612      	str	r6, [sp, #72]	; 0x48
  402c6a:	2b06      	cmp	r3, #6
  402c6c:	bf28      	it	cs
  402c6e:	2306      	movcs	r3, #6
  402c70:	960a      	str	r6, [sp, #40]	; 0x28
  402c72:	4637      	mov	r7, r6
  402c74:	9308      	str	r3, [sp, #32]
  402c76:	950f      	str	r5, [sp, #60]	; 0x3c
  402c78:	f8cd b01c 	str.w	fp, [sp, #28]
  402c7c:	930e      	str	r3, [sp, #56]	; 0x38
  402c7e:	4e74      	ldr	r6, [pc, #464]	; (402e50 <_svfprintf_r+0x13d0>)
  402c80:	f7ff b816 	b.w	401cb0 <_svfprintf_r+0x230>
  402c84:	a823      	add	r0, sp, #140	; 0x8c
  402c86:	a920      	add	r1, sp, #128	; 0x80
  402c88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402c8a:	9004      	str	r0, [sp, #16]
  402c8c:	9103      	str	r1, [sp, #12]
  402c8e:	a81f      	add	r0, sp, #124	; 0x7c
  402c90:	2103      	movs	r1, #3
  402c92:	9002      	str	r0, [sp, #8]
  402c94:	9a08      	ldr	r2, [sp, #32]
  402c96:	9501      	str	r5, [sp, #4]
  402c98:	463b      	mov	r3, r7
  402c9a:	9100      	str	r1, [sp, #0]
  402c9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c9e:	f001 f8ef 	bl	403e80 <_dtoa_r>
  402ca2:	4606      	mov	r6, r0
  402ca4:	1944      	adds	r4, r0, r5
  402ca6:	e72b      	b.n	402b00 <_svfprintf_r+0x1080>
  402ca8:	2306      	movs	r3, #6
  402caa:	930a      	str	r3, [sp, #40]	; 0x28
  402cac:	e61d      	b.n	4028ea <_svfprintf_r+0xe6a>
  402cae:	272d      	movs	r7, #45	; 0x2d
  402cb0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402cb4:	f7ff bacd 	b.w	402252 <_svfprintf_r+0x7d2>
  402cb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402cba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cbc:	4413      	add	r3, r2
  402cbe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402cc0:	930e      	str	r3, [sp, #56]	; 0x38
  402cc2:	2a00      	cmp	r2, #0
  402cc4:	f340 80b0 	ble.w	402e28 <_svfprintf_r+0x13a8>
  402cc8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ccc:	9308      	str	r3, [sp, #32]
  402cce:	2367      	movs	r3, #103	; 0x67
  402cd0:	9311      	str	r3, [sp, #68]	; 0x44
  402cd2:	e671      	b.n	4029b8 <_svfprintf_r+0xf38>
  402cd4:	2b00      	cmp	r3, #0
  402cd6:	f340 80c3 	ble.w	402e60 <_svfprintf_r+0x13e0>
  402cda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402cdc:	2a00      	cmp	r2, #0
  402cde:	f040 8099 	bne.w	402e14 <_svfprintf_r+0x1394>
  402ce2:	f01b 0f01 	tst.w	fp, #1
  402ce6:	f040 8095 	bne.w	402e14 <_svfprintf_r+0x1394>
  402cea:	9308      	str	r3, [sp, #32]
  402cec:	930e      	str	r3, [sp, #56]	; 0x38
  402cee:	e663      	b.n	4029b8 <_svfprintf_r+0xf38>
  402cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402cf2:	9308      	str	r3, [sp, #32]
  402cf4:	930e      	str	r3, [sp, #56]	; 0x38
  402cf6:	900a      	str	r0, [sp, #40]	; 0x28
  402cf8:	950f      	str	r5, [sp, #60]	; 0x3c
  402cfa:	f8cd b01c 	str.w	fp, [sp, #28]
  402cfe:	9012      	str	r0, [sp, #72]	; 0x48
  402d00:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d04:	f7fe bfd4 	b.w	401cb0 <_svfprintf_r+0x230>
  402d08:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d0a:	2b47      	cmp	r3, #71	; 0x47
  402d0c:	f47f ae20 	bne.w	402950 <_svfprintf_r+0xed0>
  402d10:	f01b 0f01 	tst.w	fp, #1
  402d14:	f47f aeee 	bne.w	402af4 <_svfprintf_r+0x1074>
  402d18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d1a:	1b9b      	subs	r3, r3, r6
  402d1c:	9313      	str	r3, [sp, #76]	; 0x4c
  402d1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d20:	2b47      	cmp	r3, #71	; 0x47
  402d22:	f43f af18 	beq.w	402b56 <_svfprintf_r+0x10d6>
  402d26:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d28:	9312      	str	r3, [sp, #72]	; 0x48
  402d2a:	e721      	b.n	402b70 <_svfprintf_r+0x10f0>
  402d2c:	424f      	negs	r7, r1
  402d2e:	3110      	adds	r1, #16
  402d30:	4d48      	ldr	r5, [pc, #288]	; (402e54 <_svfprintf_r+0x13d4>)
  402d32:	da2f      	bge.n	402d94 <_svfprintf_r+0x1314>
  402d34:	2410      	movs	r4, #16
  402d36:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402d3a:	e004      	b.n	402d46 <_svfprintf_r+0x12c6>
  402d3c:	f108 0808 	add.w	r8, r8, #8
  402d40:	3f10      	subs	r7, #16
  402d42:	2f10      	cmp	r7, #16
  402d44:	dd26      	ble.n	402d94 <_svfprintf_r+0x1314>
  402d46:	3301      	adds	r3, #1
  402d48:	3210      	adds	r2, #16
  402d4a:	2b07      	cmp	r3, #7
  402d4c:	9227      	str	r2, [sp, #156]	; 0x9c
  402d4e:	9326      	str	r3, [sp, #152]	; 0x98
  402d50:	f8c8 5000 	str.w	r5, [r8]
  402d54:	f8c8 4004 	str.w	r4, [r8, #4]
  402d58:	ddf0      	ble.n	402d3c <_svfprintf_r+0x12bc>
  402d5a:	aa25      	add	r2, sp, #148	; 0x94
  402d5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d5e:	4658      	mov	r0, fp
  402d60:	f003 fd84 	bl	40686c <__ssprint_r>
  402d64:	2800      	cmp	r0, #0
  402d66:	f47e af5d 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402d6a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d6e:	46c8      	mov	r8, r9
  402d70:	e7e6      	b.n	402d40 <_svfprintf_r+0x12c0>
  402d72:	aa25      	add	r2, sp, #148	; 0x94
  402d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d76:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d78:	f003 fd78 	bl	40686c <__ssprint_r>
  402d7c:	2800      	cmp	r0, #0
  402d7e:	f47e af51 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402d82:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402d84:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d88:	46c8      	mov	r8, r9
  402d8a:	e667      	b.n	402a5c <_svfprintf_r+0xfdc>
  402d8c:	2000      	movs	r0, #0
  402d8e:	900a      	str	r0, [sp, #40]	; 0x28
  402d90:	f7fe bed0 	b.w	401b34 <_svfprintf_r+0xb4>
  402d94:	3301      	adds	r3, #1
  402d96:	443a      	add	r2, r7
  402d98:	2b07      	cmp	r3, #7
  402d9a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d9e:	9227      	str	r2, [sp, #156]	; 0x9c
  402da0:	9326      	str	r3, [sp, #152]	; 0x98
  402da2:	f108 0808 	add.w	r8, r8, #8
  402da6:	f77f ae5c 	ble.w	402a62 <_svfprintf_r+0xfe2>
  402daa:	aa25      	add	r2, sp, #148	; 0x94
  402dac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402dae:	980c      	ldr	r0, [sp, #48]	; 0x30
  402db0:	f003 fd5c 	bl	40686c <__ssprint_r>
  402db4:	2800      	cmp	r0, #0
  402db6:	f47e af35 	bne.w	401c24 <_svfprintf_r+0x1a4>
  402dba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402dbc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dbe:	46c8      	mov	r8, r9
  402dc0:	e64f      	b.n	402a62 <_svfprintf_r+0xfe2>
  402dc2:	3330      	adds	r3, #48	; 0x30
  402dc4:	2230      	movs	r2, #48	; 0x30
  402dc6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402dca:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402dce:	ab22      	add	r3, sp, #136	; 0x88
  402dd0:	e70f      	b.n	402bf2 <_svfprintf_r+0x1172>
  402dd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402dd4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402dd6:	4413      	add	r3, r2
  402dd8:	930e      	str	r3, [sp, #56]	; 0x38
  402dda:	e775      	b.n	402cc8 <_svfprintf_r+0x1248>
  402ddc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402dde:	e5cb      	b.n	402978 <_svfprintf_r+0xef8>
  402de0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402de2:	4e1d      	ldr	r6, [pc, #116]	; (402e58 <_svfprintf_r+0x13d8>)
  402de4:	2b00      	cmp	r3, #0
  402de6:	bfb6      	itet	lt
  402de8:	272d      	movlt	r7, #45	; 0x2d
  402dea:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402dee:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402df2:	4b1a      	ldr	r3, [pc, #104]	; (402e5c <_svfprintf_r+0x13dc>)
  402df4:	f7ff ba2f 	b.w	402256 <_svfprintf_r+0x7d6>
  402df8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402dfa:	9808      	ldr	r0, [sp, #32]
  402dfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402dfe:	4639      	mov	r1, r7
  402e00:	f004 fbd0 	bl	4075a4 <__aeabi_dcmpeq>
  402e04:	2800      	cmp	r0, #0
  402e06:	f47f ae7f 	bne.w	402b08 <_svfprintf_r+0x1088>
  402e0a:	f1c5 0501 	rsb	r5, r5, #1
  402e0e:	951f      	str	r5, [sp, #124]	; 0x7c
  402e10:	442c      	add	r4, r5
  402e12:	e59e      	b.n	402952 <_svfprintf_r+0xed2>
  402e14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e16:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e18:	4413      	add	r3, r2
  402e1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402e1c:	441a      	add	r2, r3
  402e1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402e22:	920e      	str	r2, [sp, #56]	; 0x38
  402e24:	9308      	str	r3, [sp, #32]
  402e26:	e5c7      	b.n	4029b8 <_svfprintf_r+0xf38>
  402e28:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402e2c:	f1c3 0301 	rsb	r3, r3, #1
  402e30:	441a      	add	r2, r3
  402e32:	4613      	mov	r3, r2
  402e34:	e7d0      	b.n	402dd8 <_svfprintf_r+0x1358>
  402e36:	f01b 0301 	ands.w	r3, fp, #1
  402e3a:	9312      	str	r3, [sp, #72]	; 0x48
  402e3c:	f47f aee2 	bne.w	402c04 <_svfprintf_r+0x1184>
  402e40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e42:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402e46:	9308      	str	r3, [sp, #32]
  402e48:	e5b6      	b.n	4029b8 <_svfprintf_r+0xf38>
  402e4a:	bf00      	nop
  402e4c:	66666667 	.word	0x66666667
  402e50:	00407be0 	.word	0x00407be0
  402e54:	00407bfc 	.word	0x00407bfc
  402e58:	00407bb4 	.word	0x00407bb4
  402e5c:	00407bb0 	.word	0x00407bb0
  402e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e62:	b913      	cbnz	r3, 402e6a <_svfprintf_r+0x13ea>
  402e64:	f01b 0f01 	tst.w	fp, #1
  402e68:	d002      	beq.n	402e70 <_svfprintf_r+0x13f0>
  402e6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402e6c:	3301      	adds	r3, #1
  402e6e:	e7d4      	b.n	402e1a <_svfprintf_r+0x139a>
  402e70:	2301      	movs	r3, #1
  402e72:	e73a      	b.n	402cea <_svfprintf_r+0x126a>
  402e74:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402e76:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402e7a:	6828      	ldr	r0, [r5, #0]
  402e7c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402e80:	900a      	str	r0, [sp, #40]	; 0x28
  402e82:	4628      	mov	r0, r5
  402e84:	3004      	adds	r0, #4
  402e86:	46a2      	mov	sl, r4
  402e88:	900f      	str	r0, [sp, #60]	; 0x3c
  402e8a:	f7fe be51 	b.w	401b30 <_svfprintf_r+0xb0>
  402e8e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402e92:	f7ff b867 	b.w	401f64 <_svfprintf_r+0x4e4>
  402e96:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402e9a:	f7ff ba15 	b.w	4022c8 <_svfprintf_r+0x848>
  402e9e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402ea2:	e6a6      	b.n	402bf2 <_svfprintf_r+0x1172>
  402ea4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ea8:	f7ff b8eb 	b.w	402082 <_svfprintf_r+0x602>
  402eac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402eae:	230c      	movs	r3, #12
  402eb0:	6013      	str	r3, [r2, #0]
  402eb2:	f04f 33ff 	mov.w	r3, #4294967295
  402eb6:	9309      	str	r3, [sp, #36]	; 0x24
  402eb8:	f7fe bebd 	b.w	401c36 <_svfprintf_r+0x1b6>
  402ebc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ec0:	f7ff b99a 	b.w	4021f8 <_svfprintf_r+0x778>
  402ec4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ec8:	f7ff b976 	b.w	4021b8 <_svfprintf_r+0x738>
  402ecc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ed0:	f7ff b959 	b.w	402186 <_svfprintf_r+0x706>
  402ed4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ed8:	f7ff b912 	b.w	402100 <_svfprintf_r+0x680>

00402edc <__sprint_r.part.0>:
  402edc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ee0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402ee2:	049c      	lsls	r4, r3, #18
  402ee4:	4693      	mov	fp, r2
  402ee6:	d52f      	bpl.n	402f48 <__sprint_r.part.0+0x6c>
  402ee8:	6893      	ldr	r3, [r2, #8]
  402eea:	6812      	ldr	r2, [r2, #0]
  402eec:	b353      	cbz	r3, 402f44 <__sprint_r.part.0+0x68>
  402eee:	460e      	mov	r6, r1
  402ef0:	4607      	mov	r7, r0
  402ef2:	f102 0908 	add.w	r9, r2, #8
  402ef6:	e919 0420 	ldmdb	r9, {r5, sl}
  402efa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402efe:	d017      	beq.n	402f30 <__sprint_r.part.0+0x54>
  402f00:	3d04      	subs	r5, #4
  402f02:	2400      	movs	r4, #0
  402f04:	e001      	b.n	402f0a <__sprint_r.part.0+0x2e>
  402f06:	45a0      	cmp	r8, r4
  402f08:	d010      	beq.n	402f2c <__sprint_r.part.0+0x50>
  402f0a:	4632      	mov	r2, r6
  402f0c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402f10:	4638      	mov	r0, r7
  402f12:	f002 f879 	bl	405008 <_fputwc_r>
  402f16:	1c43      	adds	r3, r0, #1
  402f18:	f104 0401 	add.w	r4, r4, #1
  402f1c:	d1f3      	bne.n	402f06 <__sprint_r.part.0+0x2a>
  402f1e:	2300      	movs	r3, #0
  402f20:	f8cb 3008 	str.w	r3, [fp, #8]
  402f24:	f8cb 3004 	str.w	r3, [fp, #4]
  402f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f2c:	f8db 3008 	ldr.w	r3, [fp, #8]
  402f30:	f02a 0a03 	bic.w	sl, sl, #3
  402f34:	eba3 030a 	sub.w	r3, r3, sl
  402f38:	f8cb 3008 	str.w	r3, [fp, #8]
  402f3c:	f109 0908 	add.w	r9, r9, #8
  402f40:	2b00      	cmp	r3, #0
  402f42:	d1d8      	bne.n	402ef6 <__sprint_r.part.0+0x1a>
  402f44:	2000      	movs	r0, #0
  402f46:	e7ea      	b.n	402f1e <__sprint_r.part.0+0x42>
  402f48:	f002 f9c8 	bl	4052dc <__sfvwrite_r>
  402f4c:	2300      	movs	r3, #0
  402f4e:	f8cb 3008 	str.w	r3, [fp, #8]
  402f52:	f8cb 3004 	str.w	r3, [fp, #4]
  402f56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f5a:	bf00      	nop

00402f5c <_vfiprintf_r>:
  402f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f60:	b0ad      	sub	sp, #180	; 0xb4
  402f62:	461d      	mov	r5, r3
  402f64:	468b      	mov	fp, r1
  402f66:	4690      	mov	r8, r2
  402f68:	9307      	str	r3, [sp, #28]
  402f6a:	9006      	str	r0, [sp, #24]
  402f6c:	b118      	cbz	r0, 402f76 <_vfiprintf_r+0x1a>
  402f6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402f70:	2b00      	cmp	r3, #0
  402f72:	f000 80f3 	beq.w	40315c <_vfiprintf_r+0x200>
  402f76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402f7a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402f7e:	07df      	lsls	r7, r3, #31
  402f80:	b281      	uxth	r1, r0
  402f82:	d402      	bmi.n	402f8a <_vfiprintf_r+0x2e>
  402f84:	058e      	lsls	r6, r1, #22
  402f86:	f140 80fc 	bpl.w	403182 <_vfiprintf_r+0x226>
  402f8a:	048c      	lsls	r4, r1, #18
  402f8c:	d40a      	bmi.n	402fa4 <_vfiprintf_r+0x48>
  402f8e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402f92:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  402f96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402f9a:	f8ab 100c 	strh.w	r1, [fp, #12]
  402f9e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  402fa2:	b289      	uxth	r1, r1
  402fa4:	0708      	lsls	r0, r1, #28
  402fa6:	f140 80b3 	bpl.w	403110 <_vfiprintf_r+0x1b4>
  402faa:	f8db 3010 	ldr.w	r3, [fp, #16]
  402fae:	2b00      	cmp	r3, #0
  402fb0:	f000 80ae 	beq.w	403110 <_vfiprintf_r+0x1b4>
  402fb4:	f001 031a 	and.w	r3, r1, #26
  402fb8:	2b0a      	cmp	r3, #10
  402fba:	f000 80b5 	beq.w	403128 <_vfiprintf_r+0x1cc>
  402fbe:	2300      	movs	r3, #0
  402fc0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  402fc4:	930b      	str	r3, [sp, #44]	; 0x2c
  402fc6:	9311      	str	r3, [sp, #68]	; 0x44
  402fc8:	9310      	str	r3, [sp, #64]	; 0x40
  402fca:	9303      	str	r3, [sp, #12]
  402fcc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  402fd0:	46ca      	mov	sl, r9
  402fd2:	f8cd b010 	str.w	fp, [sp, #16]
  402fd6:	f898 3000 	ldrb.w	r3, [r8]
  402fda:	4644      	mov	r4, r8
  402fdc:	b1fb      	cbz	r3, 40301e <_vfiprintf_r+0xc2>
  402fde:	2b25      	cmp	r3, #37	; 0x25
  402fe0:	d102      	bne.n	402fe8 <_vfiprintf_r+0x8c>
  402fe2:	e01c      	b.n	40301e <_vfiprintf_r+0xc2>
  402fe4:	2b25      	cmp	r3, #37	; 0x25
  402fe6:	d003      	beq.n	402ff0 <_vfiprintf_r+0x94>
  402fe8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402fec:	2b00      	cmp	r3, #0
  402fee:	d1f9      	bne.n	402fe4 <_vfiprintf_r+0x88>
  402ff0:	eba4 0508 	sub.w	r5, r4, r8
  402ff4:	b19d      	cbz	r5, 40301e <_vfiprintf_r+0xc2>
  402ff6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402ff8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ffa:	f8ca 8000 	str.w	r8, [sl]
  402ffe:	3301      	adds	r3, #1
  403000:	442a      	add	r2, r5
  403002:	2b07      	cmp	r3, #7
  403004:	f8ca 5004 	str.w	r5, [sl, #4]
  403008:	9211      	str	r2, [sp, #68]	; 0x44
  40300a:	9310      	str	r3, [sp, #64]	; 0x40
  40300c:	dd7a      	ble.n	403104 <_vfiprintf_r+0x1a8>
  40300e:	2a00      	cmp	r2, #0
  403010:	f040 84b0 	bne.w	403974 <_vfiprintf_r+0xa18>
  403014:	9b03      	ldr	r3, [sp, #12]
  403016:	9210      	str	r2, [sp, #64]	; 0x40
  403018:	442b      	add	r3, r5
  40301a:	46ca      	mov	sl, r9
  40301c:	9303      	str	r3, [sp, #12]
  40301e:	7823      	ldrb	r3, [r4, #0]
  403020:	2b00      	cmp	r3, #0
  403022:	f000 83e0 	beq.w	4037e6 <_vfiprintf_r+0x88a>
  403026:	2000      	movs	r0, #0
  403028:	f04f 0300 	mov.w	r3, #0
  40302c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403030:	f104 0801 	add.w	r8, r4, #1
  403034:	7862      	ldrb	r2, [r4, #1]
  403036:	4605      	mov	r5, r0
  403038:	4606      	mov	r6, r0
  40303a:	4603      	mov	r3, r0
  40303c:	f04f 34ff 	mov.w	r4, #4294967295
  403040:	f108 0801 	add.w	r8, r8, #1
  403044:	f1a2 0120 	sub.w	r1, r2, #32
  403048:	2958      	cmp	r1, #88	; 0x58
  40304a:	f200 82de 	bhi.w	40360a <_vfiprintf_r+0x6ae>
  40304e:	e8df f011 	tbh	[pc, r1, lsl #1]
  403052:	0221      	.short	0x0221
  403054:	02dc02dc 	.word	0x02dc02dc
  403058:	02dc0229 	.word	0x02dc0229
  40305c:	02dc02dc 	.word	0x02dc02dc
  403060:	02dc02dc 	.word	0x02dc02dc
  403064:	028902dc 	.word	0x028902dc
  403068:	02dc0295 	.word	0x02dc0295
  40306c:	02bd00a2 	.word	0x02bd00a2
  403070:	019f02dc 	.word	0x019f02dc
  403074:	01a401a4 	.word	0x01a401a4
  403078:	01a401a4 	.word	0x01a401a4
  40307c:	01a401a4 	.word	0x01a401a4
  403080:	01a401a4 	.word	0x01a401a4
  403084:	02dc01a4 	.word	0x02dc01a4
  403088:	02dc02dc 	.word	0x02dc02dc
  40308c:	02dc02dc 	.word	0x02dc02dc
  403090:	02dc02dc 	.word	0x02dc02dc
  403094:	02dc02dc 	.word	0x02dc02dc
  403098:	01b202dc 	.word	0x01b202dc
  40309c:	02dc02dc 	.word	0x02dc02dc
  4030a0:	02dc02dc 	.word	0x02dc02dc
  4030a4:	02dc02dc 	.word	0x02dc02dc
  4030a8:	02dc02dc 	.word	0x02dc02dc
  4030ac:	02dc02dc 	.word	0x02dc02dc
  4030b0:	02dc0197 	.word	0x02dc0197
  4030b4:	02dc02dc 	.word	0x02dc02dc
  4030b8:	02dc02dc 	.word	0x02dc02dc
  4030bc:	02dc019b 	.word	0x02dc019b
  4030c0:	025302dc 	.word	0x025302dc
  4030c4:	02dc02dc 	.word	0x02dc02dc
  4030c8:	02dc02dc 	.word	0x02dc02dc
  4030cc:	02dc02dc 	.word	0x02dc02dc
  4030d0:	02dc02dc 	.word	0x02dc02dc
  4030d4:	02dc02dc 	.word	0x02dc02dc
  4030d8:	021b025a 	.word	0x021b025a
  4030dc:	02dc02dc 	.word	0x02dc02dc
  4030e0:	026e02dc 	.word	0x026e02dc
  4030e4:	02dc021b 	.word	0x02dc021b
  4030e8:	027302dc 	.word	0x027302dc
  4030ec:	01f502dc 	.word	0x01f502dc
  4030f0:	02090182 	.word	0x02090182
  4030f4:	02dc02d7 	.word	0x02dc02d7
  4030f8:	02dc029a 	.word	0x02dc029a
  4030fc:	02dc00a7 	.word	0x02dc00a7
  403100:	022e02dc 	.word	0x022e02dc
  403104:	f10a 0a08 	add.w	sl, sl, #8
  403108:	9b03      	ldr	r3, [sp, #12]
  40310a:	442b      	add	r3, r5
  40310c:	9303      	str	r3, [sp, #12]
  40310e:	e786      	b.n	40301e <_vfiprintf_r+0xc2>
  403110:	4659      	mov	r1, fp
  403112:	9806      	ldr	r0, [sp, #24]
  403114:	f000 fdac 	bl	403c70 <__swsetup_r>
  403118:	bb18      	cbnz	r0, 403162 <_vfiprintf_r+0x206>
  40311a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40311e:	f001 031a 	and.w	r3, r1, #26
  403122:	2b0a      	cmp	r3, #10
  403124:	f47f af4b 	bne.w	402fbe <_vfiprintf_r+0x62>
  403128:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40312c:	2b00      	cmp	r3, #0
  40312e:	f6ff af46 	blt.w	402fbe <_vfiprintf_r+0x62>
  403132:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403136:	07db      	lsls	r3, r3, #31
  403138:	d405      	bmi.n	403146 <_vfiprintf_r+0x1ea>
  40313a:	058f      	lsls	r7, r1, #22
  40313c:	d403      	bmi.n	403146 <_vfiprintf_r+0x1ea>
  40313e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403142:	f002 fa8f 	bl	405664 <__retarget_lock_release_recursive>
  403146:	462b      	mov	r3, r5
  403148:	4642      	mov	r2, r8
  40314a:	4659      	mov	r1, fp
  40314c:	9806      	ldr	r0, [sp, #24]
  40314e:	f000 fd4d 	bl	403bec <__sbprintf>
  403152:	9003      	str	r0, [sp, #12]
  403154:	9803      	ldr	r0, [sp, #12]
  403156:	b02d      	add	sp, #180	; 0xb4
  403158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40315c:	f001 feb2 	bl	404ec4 <__sinit>
  403160:	e709      	b.n	402f76 <_vfiprintf_r+0x1a>
  403162:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403166:	07d9      	lsls	r1, r3, #31
  403168:	d404      	bmi.n	403174 <_vfiprintf_r+0x218>
  40316a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40316e:	059a      	lsls	r2, r3, #22
  403170:	f140 84aa 	bpl.w	403ac8 <_vfiprintf_r+0xb6c>
  403174:	f04f 33ff 	mov.w	r3, #4294967295
  403178:	9303      	str	r3, [sp, #12]
  40317a:	9803      	ldr	r0, [sp, #12]
  40317c:	b02d      	add	sp, #180	; 0xb4
  40317e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403182:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403186:	f002 fa6b 	bl	405660 <__retarget_lock_acquire_recursive>
  40318a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40318e:	b281      	uxth	r1, r0
  403190:	e6fb      	b.n	402f8a <_vfiprintf_r+0x2e>
  403192:	4276      	negs	r6, r6
  403194:	9207      	str	r2, [sp, #28]
  403196:	f043 0304 	orr.w	r3, r3, #4
  40319a:	f898 2000 	ldrb.w	r2, [r8]
  40319e:	e74f      	b.n	403040 <_vfiprintf_r+0xe4>
  4031a0:	9608      	str	r6, [sp, #32]
  4031a2:	069e      	lsls	r6, r3, #26
  4031a4:	f100 8450 	bmi.w	403a48 <_vfiprintf_r+0xaec>
  4031a8:	9907      	ldr	r1, [sp, #28]
  4031aa:	06dd      	lsls	r5, r3, #27
  4031ac:	460a      	mov	r2, r1
  4031ae:	f100 83ef 	bmi.w	403990 <_vfiprintf_r+0xa34>
  4031b2:	0658      	lsls	r0, r3, #25
  4031b4:	f140 83ec 	bpl.w	403990 <_vfiprintf_r+0xa34>
  4031b8:	880e      	ldrh	r6, [r1, #0]
  4031ba:	3104      	adds	r1, #4
  4031bc:	2700      	movs	r7, #0
  4031be:	2201      	movs	r2, #1
  4031c0:	9107      	str	r1, [sp, #28]
  4031c2:	f04f 0100 	mov.w	r1, #0
  4031c6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4031ca:	2500      	movs	r5, #0
  4031cc:	1c61      	adds	r1, r4, #1
  4031ce:	f000 8116 	beq.w	4033fe <_vfiprintf_r+0x4a2>
  4031d2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4031d6:	9102      	str	r1, [sp, #8]
  4031d8:	ea56 0107 	orrs.w	r1, r6, r7
  4031dc:	f040 8114 	bne.w	403408 <_vfiprintf_r+0x4ac>
  4031e0:	2c00      	cmp	r4, #0
  4031e2:	f040 835c 	bne.w	40389e <_vfiprintf_r+0x942>
  4031e6:	2a00      	cmp	r2, #0
  4031e8:	f040 83b7 	bne.w	40395a <_vfiprintf_r+0x9fe>
  4031ec:	f013 0301 	ands.w	r3, r3, #1
  4031f0:	9305      	str	r3, [sp, #20]
  4031f2:	f000 8457 	beq.w	403aa4 <_vfiprintf_r+0xb48>
  4031f6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4031fa:	2330      	movs	r3, #48	; 0x30
  4031fc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403200:	9b05      	ldr	r3, [sp, #20]
  403202:	42a3      	cmp	r3, r4
  403204:	bfb8      	it	lt
  403206:	4623      	movlt	r3, r4
  403208:	9301      	str	r3, [sp, #4]
  40320a:	b10d      	cbz	r5, 403210 <_vfiprintf_r+0x2b4>
  40320c:	3301      	adds	r3, #1
  40320e:	9301      	str	r3, [sp, #4]
  403210:	9b02      	ldr	r3, [sp, #8]
  403212:	f013 0302 	ands.w	r3, r3, #2
  403216:	9309      	str	r3, [sp, #36]	; 0x24
  403218:	d002      	beq.n	403220 <_vfiprintf_r+0x2c4>
  40321a:	9b01      	ldr	r3, [sp, #4]
  40321c:	3302      	adds	r3, #2
  40321e:	9301      	str	r3, [sp, #4]
  403220:	9b02      	ldr	r3, [sp, #8]
  403222:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  403226:	930a      	str	r3, [sp, #40]	; 0x28
  403228:	f040 8217 	bne.w	40365a <_vfiprintf_r+0x6fe>
  40322c:	9b08      	ldr	r3, [sp, #32]
  40322e:	9a01      	ldr	r2, [sp, #4]
  403230:	1a9d      	subs	r5, r3, r2
  403232:	2d00      	cmp	r5, #0
  403234:	f340 8211 	ble.w	40365a <_vfiprintf_r+0x6fe>
  403238:	2d10      	cmp	r5, #16
  40323a:	f340 8490 	ble.w	403b5e <_vfiprintf_r+0xc02>
  40323e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403240:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403242:	4ec4      	ldr	r6, [pc, #784]	; (403554 <_vfiprintf_r+0x5f8>)
  403244:	46d6      	mov	lr, sl
  403246:	2710      	movs	r7, #16
  403248:	46a2      	mov	sl, r4
  40324a:	4619      	mov	r1, r3
  40324c:	9c06      	ldr	r4, [sp, #24]
  40324e:	e007      	b.n	403260 <_vfiprintf_r+0x304>
  403250:	f101 0c02 	add.w	ip, r1, #2
  403254:	f10e 0e08 	add.w	lr, lr, #8
  403258:	4601      	mov	r1, r0
  40325a:	3d10      	subs	r5, #16
  40325c:	2d10      	cmp	r5, #16
  40325e:	dd11      	ble.n	403284 <_vfiprintf_r+0x328>
  403260:	1c48      	adds	r0, r1, #1
  403262:	3210      	adds	r2, #16
  403264:	2807      	cmp	r0, #7
  403266:	9211      	str	r2, [sp, #68]	; 0x44
  403268:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40326c:	9010      	str	r0, [sp, #64]	; 0x40
  40326e:	ddef      	ble.n	403250 <_vfiprintf_r+0x2f4>
  403270:	2a00      	cmp	r2, #0
  403272:	f040 81e4 	bne.w	40363e <_vfiprintf_r+0x6e2>
  403276:	3d10      	subs	r5, #16
  403278:	2d10      	cmp	r5, #16
  40327a:	4611      	mov	r1, r2
  40327c:	f04f 0c01 	mov.w	ip, #1
  403280:	46ce      	mov	lr, r9
  403282:	dced      	bgt.n	403260 <_vfiprintf_r+0x304>
  403284:	4654      	mov	r4, sl
  403286:	4661      	mov	r1, ip
  403288:	46f2      	mov	sl, lr
  40328a:	442a      	add	r2, r5
  40328c:	2907      	cmp	r1, #7
  40328e:	9211      	str	r2, [sp, #68]	; 0x44
  403290:	f8ca 6000 	str.w	r6, [sl]
  403294:	f8ca 5004 	str.w	r5, [sl, #4]
  403298:	9110      	str	r1, [sp, #64]	; 0x40
  40329a:	f300 82ec 	bgt.w	403876 <_vfiprintf_r+0x91a>
  40329e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4032a2:	f10a 0a08 	add.w	sl, sl, #8
  4032a6:	1c48      	adds	r0, r1, #1
  4032a8:	2d00      	cmp	r5, #0
  4032aa:	f040 81de 	bne.w	40366a <_vfiprintf_r+0x70e>
  4032ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4032b0:	2b00      	cmp	r3, #0
  4032b2:	f000 81f8 	beq.w	4036a6 <_vfiprintf_r+0x74a>
  4032b6:	3202      	adds	r2, #2
  4032b8:	a90e      	add	r1, sp, #56	; 0x38
  4032ba:	2302      	movs	r3, #2
  4032bc:	2807      	cmp	r0, #7
  4032be:	9211      	str	r2, [sp, #68]	; 0x44
  4032c0:	9010      	str	r0, [sp, #64]	; 0x40
  4032c2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4032c6:	f340 81ea 	ble.w	40369e <_vfiprintf_r+0x742>
  4032ca:	2a00      	cmp	r2, #0
  4032cc:	f040 838c 	bne.w	4039e8 <_vfiprintf_r+0xa8c>
  4032d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032d2:	2b80      	cmp	r3, #128	; 0x80
  4032d4:	f04f 0001 	mov.w	r0, #1
  4032d8:	4611      	mov	r1, r2
  4032da:	46ca      	mov	sl, r9
  4032dc:	f040 81e7 	bne.w	4036ae <_vfiprintf_r+0x752>
  4032e0:	9b08      	ldr	r3, [sp, #32]
  4032e2:	9d01      	ldr	r5, [sp, #4]
  4032e4:	1b5e      	subs	r6, r3, r5
  4032e6:	2e00      	cmp	r6, #0
  4032e8:	f340 81e1 	ble.w	4036ae <_vfiprintf_r+0x752>
  4032ec:	2e10      	cmp	r6, #16
  4032ee:	4d9a      	ldr	r5, [pc, #616]	; (403558 <_vfiprintf_r+0x5fc>)
  4032f0:	f340 8450 	ble.w	403b94 <_vfiprintf_r+0xc38>
  4032f4:	46d4      	mov	ip, sl
  4032f6:	2710      	movs	r7, #16
  4032f8:	46a2      	mov	sl, r4
  4032fa:	9c06      	ldr	r4, [sp, #24]
  4032fc:	e007      	b.n	40330e <_vfiprintf_r+0x3b2>
  4032fe:	f101 0e02 	add.w	lr, r1, #2
  403302:	f10c 0c08 	add.w	ip, ip, #8
  403306:	4601      	mov	r1, r0
  403308:	3e10      	subs	r6, #16
  40330a:	2e10      	cmp	r6, #16
  40330c:	dd11      	ble.n	403332 <_vfiprintf_r+0x3d6>
  40330e:	1c48      	adds	r0, r1, #1
  403310:	3210      	adds	r2, #16
  403312:	2807      	cmp	r0, #7
  403314:	9211      	str	r2, [sp, #68]	; 0x44
  403316:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40331a:	9010      	str	r0, [sp, #64]	; 0x40
  40331c:	ddef      	ble.n	4032fe <_vfiprintf_r+0x3a2>
  40331e:	2a00      	cmp	r2, #0
  403320:	f040 829d 	bne.w	40385e <_vfiprintf_r+0x902>
  403324:	3e10      	subs	r6, #16
  403326:	2e10      	cmp	r6, #16
  403328:	f04f 0e01 	mov.w	lr, #1
  40332c:	4611      	mov	r1, r2
  40332e:	46cc      	mov	ip, r9
  403330:	dced      	bgt.n	40330e <_vfiprintf_r+0x3b2>
  403332:	4654      	mov	r4, sl
  403334:	46e2      	mov	sl, ip
  403336:	4432      	add	r2, r6
  403338:	f1be 0f07 	cmp.w	lr, #7
  40333c:	9211      	str	r2, [sp, #68]	; 0x44
  40333e:	e88a 0060 	stmia.w	sl, {r5, r6}
  403342:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  403346:	f300 8369 	bgt.w	403a1c <_vfiprintf_r+0xac0>
  40334a:	f10a 0a08 	add.w	sl, sl, #8
  40334e:	f10e 0001 	add.w	r0, lr, #1
  403352:	4671      	mov	r1, lr
  403354:	e1ab      	b.n	4036ae <_vfiprintf_r+0x752>
  403356:	9608      	str	r6, [sp, #32]
  403358:	f013 0220 	ands.w	r2, r3, #32
  40335c:	f040 838c 	bne.w	403a78 <_vfiprintf_r+0xb1c>
  403360:	f013 0110 	ands.w	r1, r3, #16
  403364:	f040 831a 	bne.w	40399c <_vfiprintf_r+0xa40>
  403368:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40336c:	f000 8316 	beq.w	40399c <_vfiprintf_r+0xa40>
  403370:	9807      	ldr	r0, [sp, #28]
  403372:	460a      	mov	r2, r1
  403374:	4601      	mov	r1, r0
  403376:	3104      	adds	r1, #4
  403378:	8806      	ldrh	r6, [r0, #0]
  40337a:	9107      	str	r1, [sp, #28]
  40337c:	2700      	movs	r7, #0
  40337e:	e720      	b.n	4031c2 <_vfiprintf_r+0x266>
  403380:	9608      	str	r6, [sp, #32]
  403382:	f043 0310 	orr.w	r3, r3, #16
  403386:	e7e7      	b.n	403358 <_vfiprintf_r+0x3fc>
  403388:	9608      	str	r6, [sp, #32]
  40338a:	f043 0310 	orr.w	r3, r3, #16
  40338e:	e708      	b.n	4031a2 <_vfiprintf_r+0x246>
  403390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403394:	f898 2000 	ldrb.w	r2, [r8]
  403398:	e652      	b.n	403040 <_vfiprintf_r+0xe4>
  40339a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40339e:	2600      	movs	r6, #0
  4033a0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4033a4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4033a8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4033ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4033b0:	2909      	cmp	r1, #9
  4033b2:	d9f5      	bls.n	4033a0 <_vfiprintf_r+0x444>
  4033b4:	e646      	b.n	403044 <_vfiprintf_r+0xe8>
  4033b6:	9608      	str	r6, [sp, #32]
  4033b8:	2800      	cmp	r0, #0
  4033ba:	f040 8408 	bne.w	403bce <_vfiprintf_r+0xc72>
  4033be:	f043 0310 	orr.w	r3, r3, #16
  4033c2:	069e      	lsls	r6, r3, #26
  4033c4:	f100 834c 	bmi.w	403a60 <_vfiprintf_r+0xb04>
  4033c8:	06dd      	lsls	r5, r3, #27
  4033ca:	f100 82f3 	bmi.w	4039b4 <_vfiprintf_r+0xa58>
  4033ce:	0658      	lsls	r0, r3, #25
  4033d0:	f140 82f0 	bpl.w	4039b4 <_vfiprintf_r+0xa58>
  4033d4:	9d07      	ldr	r5, [sp, #28]
  4033d6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4033da:	462a      	mov	r2, r5
  4033dc:	17f7      	asrs	r7, r6, #31
  4033de:	3204      	adds	r2, #4
  4033e0:	4630      	mov	r0, r6
  4033e2:	4639      	mov	r1, r7
  4033e4:	9207      	str	r2, [sp, #28]
  4033e6:	2800      	cmp	r0, #0
  4033e8:	f171 0200 	sbcs.w	r2, r1, #0
  4033ec:	f2c0 835d 	blt.w	403aaa <_vfiprintf_r+0xb4e>
  4033f0:	1c61      	adds	r1, r4, #1
  4033f2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4033f6:	f04f 0201 	mov.w	r2, #1
  4033fa:	f47f aeea 	bne.w	4031d2 <_vfiprintf_r+0x276>
  4033fe:	ea56 0107 	orrs.w	r1, r6, r7
  403402:	f000 824d 	beq.w	4038a0 <_vfiprintf_r+0x944>
  403406:	9302      	str	r3, [sp, #8]
  403408:	2a01      	cmp	r2, #1
  40340a:	f000 828c 	beq.w	403926 <_vfiprintf_r+0x9ca>
  40340e:	2a02      	cmp	r2, #2
  403410:	f040 825c 	bne.w	4038cc <_vfiprintf_r+0x970>
  403414:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403416:	46cb      	mov	fp, r9
  403418:	0933      	lsrs	r3, r6, #4
  40341a:	f006 010f 	and.w	r1, r6, #15
  40341e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403422:	093a      	lsrs	r2, r7, #4
  403424:	461e      	mov	r6, r3
  403426:	4617      	mov	r7, r2
  403428:	5c43      	ldrb	r3, [r0, r1]
  40342a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40342e:	ea56 0307 	orrs.w	r3, r6, r7
  403432:	d1f1      	bne.n	403418 <_vfiprintf_r+0x4bc>
  403434:	eba9 030b 	sub.w	r3, r9, fp
  403438:	9305      	str	r3, [sp, #20]
  40343a:	e6e1      	b.n	403200 <_vfiprintf_r+0x2a4>
  40343c:	2800      	cmp	r0, #0
  40343e:	f040 83c0 	bne.w	403bc2 <_vfiprintf_r+0xc66>
  403442:	0699      	lsls	r1, r3, #26
  403444:	f100 8367 	bmi.w	403b16 <_vfiprintf_r+0xbba>
  403448:	06da      	lsls	r2, r3, #27
  40344a:	f100 80f1 	bmi.w	403630 <_vfiprintf_r+0x6d4>
  40344e:	065b      	lsls	r3, r3, #25
  403450:	f140 80ee 	bpl.w	403630 <_vfiprintf_r+0x6d4>
  403454:	9a07      	ldr	r2, [sp, #28]
  403456:	6813      	ldr	r3, [r2, #0]
  403458:	3204      	adds	r2, #4
  40345a:	9207      	str	r2, [sp, #28]
  40345c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  403460:	801a      	strh	r2, [r3, #0]
  403462:	e5b8      	b.n	402fd6 <_vfiprintf_r+0x7a>
  403464:	9807      	ldr	r0, [sp, #28]
  403466:	4a3d      	ldr	r2, [pc, #244]	; (40355c <_vfiprintf_r+0x600>)
  403468:	9608      	str	r6, [sp, #32]
  40346a:	920b      	str	r2, [sp, #44]	; 0x2c
  40346c:	6806      	ldr	r6, [r0, #0]
  40346e:	2278      	movs	r2, #120	; 0x78
  403470:	2130      	movs	r1, #48	; 0x30
  403472:	3004      	adds	r0, #4
  403474:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  403478:	f043 0302 	orr.w	r3, r3, #2
  40347c:	9007      	str	r0, [sp, #28]
  40347e:	2700      	movs	r7, #0
  403480:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403484:	2202      	movs	r2, #2
  403486:	e69c      	b.n	4031c2 <_vfiprintf_r+0x266>
  403488:	9608      	str	r6, [sp, #32]
  40348a:	2800      	cmp	r0, #0
  40348c:	d099      	beq.n	4033c2 <_vfiprintf_r+0x466>
  40348e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403492:	e796      	b.n	4033c2 <_vfiprintf_r+0x466>
  403494:	f898 2000 	ldrb.w	r2, [r8]
  403498:	2d00      	cmp	r5, #0
  40349a:	f47f add1 	bne.w	403040 <_vfiprintf_r+0xe4>
  40349e:	2001      	movs	r0, #1
  4034a0:	2520      	movs	r5, #32
  4034a2:	e5cd      	b.n	403040 <_vfiprintf_r+0xe4>
  4034a4:	f043 0301 	orr.w	r3, r3, #1
  4034a8:	f898 2000 	ldrb.w	r2, [r8]
  4034ac:	e5c8      	b.n	403040 <_vfiprintf_r+0xe4>
  4034ae:	9608      	str	r6, [sp, #32]
  4034b0:	2800      	cmp	r0, #0
  4034b2:	f040 8393 	bne.w	403bdc <_vfiprintf_r+0xc80>
  4034b6:	4929      	ldr	r1, [pc, #164]	; (40355c <_vfiprintf_r+0x600>)
  4034b8:	910b      	str	r1, [sp, #44]	; 0x2c
  4034ba:	069f      	lsls	r7, r3, #26
  4034bc:	f100 82e8 	bmi.w	403a90 <_vfiprintf_r+0xb34>
  4034c0:	9807      	ldr	r0, [sp, #28]
  4034c2:	06de      	lsls	r6, r3, #27
  4034c4:	4601      	mov	r1, r0
  4034c6:	f100 8270 	bmi.w	4039aa <_vfiprintf_r+0xa4e>
  4034ca:	065d      	lsls	r5, r3, #25
  4034cc:	f140 826d 	bpl.w	4039aa <_vfiprintf_r+0xa4e>
  4034d0:	3104      	adds	r1, #4
  4034d2:	8806      	ldrh	r6, [r0, #0]
  4034d4:	9107      	str	r1, [sp, #28]
  4034d6:	2700      	movs	r7, #0
  4034d8:	07d8      	lsls	r0, r3, #31
  4034da:	f140 8222 	bpl.w	403922 <_vfiprintf_r+0x9c6>
  4034de:	ea56 0107 	orrs.w	r1, r6, r7
  4034e2:	f000 821e 	beq.w	403922 <_vfiprintf_r+0x9c6>
  4034e6:	2130      	movs	r1, #48	; 0x30
  4034e8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4034ec:	f043 0302 	orr.w	r3, r3, #2
  4034f0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4034f4:	2202      	movs	r2, #2
  4034f6:	e664      	b.n	4031c2 <_vfiprintf_r+0x266>
  4034f8:	9608      	str	r6, [sp, #32]
  4034fa:	2800      	cmp	r0, #0
  4034fc:	f040 836b 	bne.w	403bd6 <_vfiprintf_r+0xc7a>
  403500:	4917      	ldr	r1, [pc, #92]	; (403560 <_vfiprintf_r+0x604>)
  403502:	910b      	str	r1, [sp, #44]	; 0x2c
  403504:	e7d9      	b.n	4034ba <_vfiprintf_r+0x55e>
  403506:	9907      	ldr	r1, [sp, #28]
  403508:	9608      	str	r6, [sp, #32]
  40350a:	680a      	ldr	r2, [r1, #0]
  40350c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403510:	f04f 0000 	mov.w	r0, #0
  403514:	460a      	mov	r2, r1
  403516:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40351a:	3204      	adds	r2, #4
  40351c:	2001      	movs	r0, #1
  40351e:	9001      	str	r0, [sp, #4]
  403520:	9207      	str	r2, [sp, #28]
  403522:	9005      	str	r0, [sp, #20]
  403524:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  403528:	9302      	str	r3, [sp, #8]
  40352a:	2400      	movs	r4, #0
  40352c:	e670      	b.n	403210 <_vfiprintf_r+0x2b4>
  40352e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403532:	f898 2000 	ldrb.w	r2, [r8]
  403536:	e583      	b.n	403040 <_vfiprintf_r+0xe4>
  403538:	f898 2000 	ldrb.w	r2, [r8]
  40353c:	2a6c      	cmp	r2, #108	; 0x6c
  40353e:	bf03      	ittte	eq
  403540:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  403544:	f043 0320 	orreq.w	r3, r3, #32
  403548:	f108 0801 	addeq.w	r8, r8, #1
  40354c:	f043 0310 	orrne.w	r3, r3, #16
  403550:	e576      	b.n	403040 <_vfiprintf_r+0xe4>
  403552:	bf00      	nop
  403554:	00407c0c 	.word	0x00407c0c
  403558:	00407c1c 	.word	0x00407c1c
  40355c:	00407bcc 	.word	0x00407bcc
  403560:	00407bb8 	.word	0x00407bb8
  403564:	9907      	ldr	r1, [sp, #28]
  403566:	680e      	ldr	r6, [r1, #0]
  403568:	460a      	mov	r2, r1
  40356a:	2e00      	cmp	r6, #0
  40356c:	f102 0204 	add.w	r2, r2, #4
  403570:	f6ff ae0f 	blt.w	403192 <_vfiprintf_r+0x236>
  403574:	9207      	str	r2, [sp, #28]
  403576:	f898 2000 	ldrb.w	r2, [r8]
  40357a:	e561      	b.n	403040 <_vfiprintf_r+0xe4>
  40357c:	f898 2000 	ldrb.w	r2, [r8]
  403580:	2001      	movs	r0, #1
  403582:	252b      	movs	r5, #43	; 0x2b
  403584:	e55c      	b.n	403040 <_vfiprintf_r+0xe4>
  403586:	9907      	ldr	r1, [sp, #28]
  403588:	9608      	str	r6, [sp, #32]
  40358a:	f8d1 b000 	ldr.w	fp, [r1]
  40358e:	f04f 0200 	mov.w	r2, #0
  403592:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403596:	1d0e      	adds	r6, r1, #4
  403598:	f1bb 0f00 	cmp.w	fp, #0
  40359c:	f000 82e5 	beq.w	403b6a <_vfiprintf_r+0xc0e>
  4035a0:	1c67      	adds	r7, r4, #1
  4035a2:	f000 82c4 	beq.w	403b2e <_vfiprintf_r+0xbd2>
  4035a6:	4622      	mov	r2, r4
  4035a8:	2100      	movs	r1, #0
  4035aa:	4658      	mov	r0, fp
  4035ac:	9301      	str	r3, [sp, #4]
  4035ae:	f002 fba7 	bl	405d00 <memchr>
  4035b2:	9b01      	ldr	r3, [sp, #4]
  4035b4:	2800      	cmp	r0, #0
  4035b6:	f000 82e5 	beq.w	403b84 <_vfiprintf_r+0xc28>
  4035ba:	eba0 020b 	sub.w	r2, r0, fp
  4035be:	9205      	str	r2, [sp, #20]
  4035c0:	9607      	str	r6, [sp, #28]
  4035c2:	9302      	str	r3, [sp, #8]
  4035c4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4035c8:	2400      	movs	r4, #0
  4035ca:	e619      	b.n	403200 <_vfiprintf_r+0x2a4>
  4035cc:	f898 2000 	ldrb.w	r2, [r8]
  4035d0:	2a2a      	cmp	r2, #42	; 0x2a
  4035d2:	f108 0701 	add.w	r7, r8, #1
  4035d6:	f000 82e9 	beq.w	403bac <_vfiprintf_r+0xc50>
  4035da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4035de:	2909      	cmp	r1, #9
  4035e0:	46b8      	mov	r8, r7
  4035e2:	f04f 0400 	mov.w	r4, #0
  4035e6:	f63f ad2d 	bhi.w	403044 <_vfiprintf_r+0xe8>
  4035ea:	f818 2b01 	ldrb.w	r2, [r8], #1
  4035ee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4035f2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4035f6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4035fa:	2909      	cmp	r1, #9
  4035fc:	d9f5      	bls.n	4035ea <_vfiprintf_r+0x68e>
  4035fe:	e521      	b.n	403044 <_vfiprintf_r+0xe8>
  403600:	f043 0320 	orr.w	r3, r3, #32
  403604:	f898 2000 	ldrb.w	r2, [r8]
  403608:	e51a      	b.n	403040 <_vfiprintf_r+0xe4>
  40360a:	9608      	str	r6, [sp, #32]
  40360c:	2800      	cmp	r0, #0
  40360e:	f040 82db 	bne.w	403bc8 <_vfiprintf_r+0xc6c>
  403612:	2a00      	cmp	r2, #0
  403614:	f000 80e7 	beq.w	4037e6 <_vfiprintf_r+0x88a>
  403618:	2101      	movs	r1, #1
  40361a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40361e:	f04f 0200 	mov.w	r2, #0
  403622:	9101      	str	r1, [sp, #4]
  403624:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403628:	9105      	str	r1, [sp, #20]
  40362a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40362e:	e77b      	b.n	403528 <_vfiprintf_r+0x5cc>
  403630:	9a07      	ldr	r2, [sp, #28]
  403632:	6813      	ldr	r3, [r2, #0]
  403634:	3204      	adds	r2, #4
  403636:	9207      	str	r2, [sp, #28]
  403638:	9a03      	ldr	r2, [sp, #12]
  40363a:	601a      	str	r2, [r3, #0]
  40363c:	e4cb      	b.n	402fd6 <_vfiprintf_r+0x7a>
  40363e:	aa0f      	add	r2, sp, #60	; 0x3c
  403640:	9904      	ldr	r1, [sp, #16]
  403642:	4620      	mov	r0, r4
  403644:	f7ff fc4a 	bl	402edc <__sprint_r.part.0>
  403648:	2800      	cmp	r0, #0
  40364a:	f040 8139 	bne.w	4038c0 <_vfiprintf_r+0x964>
  40364e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403650:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403652:	f101 0c01 	add.w	ip, r1, #1
  403656:	46ce      	mov	lr, r9
  403658:	e5ff      	b.n	40325a <_vfiprintf_r+0x2fe>
  40365a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40365c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40365e:	1c48      	adds	r0, r1, #1
  403660:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403664:	2d00      	cmp	r5, #0
  403666:	f43f ae22 	beq.w	4032ae <_vfiprintf_r+0x352>
  40366a:	3201      	adds	r2, #1
  40366c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  403670:	2101      	movs	r1, #1
  403672:	2807      	cmp	r0, #7
  403674:	9211      	str	r2, [sp, #68]	; 0x44
  403676:	9010      	str	r0, [sp, #64]	; 0x40
  403678:	f8ca 5000 	str.w	r5, [sl]
  40367c:	f8ca 1004 	str.w	r1, [sl, #4]
  403680:	f340 8108 	ble.w	403894 <_vfiprintf_r+0x938>
  403684:	2a00      	cmp	r2, #0
  403686:	f040 81bc 	bne.w	403a02 <_vfiprintf_r+0xaa6>
  40368a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40368c:	2b00      	cmp	r3, #0
  40368e:	f43f ae1f 	beq.w	4032d0 <_vfiprintf_r+0x374>
  403692:	ab0e      	add	r3, sp, #56	; 0x38
  403694:	2202      	movs	r2, #2
  403696:	4608      	mov	r0, r1
  403698:	931c      	str	r3, [sp, #112]	; 0x70
  40369a:	921d      	str	r2, [sp, #116]	; 0x74
  40369c:	46ca      	mov	sl, r9
  40369e:	4601      	mov	r1, r0
  4036a0:	f10a 0a08 	add.w	sl, sl, #8
  4036a4:	3001      	adds	r0, #1
  4036a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036a8:	2b80      	cmp	r3, #128	; 0x80
  4036aa:	f43f ae19 	beq.w	4032e0 <_vfiprintf_r+0x384>
  4036ae:	9b05      	ldr	r3, [sp, #20]
  4036b0:	1ae4      	subs	r4, r4, r3
  4036b2:	2c00      	cmp	r4, #0
  4036b4:	dd2e      	ble.n	403714 <_vfiprintf_r+0x7b8>
  4036b6:	2c10      	cmp	r4, #16
  4036b8:	4db3      	ldr	r5, [pc, #716]	; (403988 <_vfiprintf_r+0xa2c>)
  4036ba:	dd1e      	ble.n	4036fa <_vfiprintf_r+0x79e>
  4036bc:	46d6      	mov	lr, sl
  4036be:	2610      	movs	r6, #16
  4036c0:	9f06      	ldr	r7, [sp, #24]
  4036c2:	f8dd a010 	ldr.w	sl, [sp, #16]
  4036c6:	e006      	b.n	4036d6 <_vfiprintf_r+0x77a>
  4036c8:	1c88      	adds	r0, r1, #2
  4036ca:	f10e 0e08 	add.w	lr, lr, #8
  4036ce:	4619      	mov	r1, r3
  4036d0:	3c10      	subs	r4, #16
  4036d2:	2c10      	cmp	r4, #16
  4036d4:	dd10      	ble.n	4036f8 <_vfiprintf_r+0x79c>
  4036d6:	1c4b      	adds	r3, r1, #1
  4036d8:	3210      	adds	r2, #16
  4036da:	2b07      	cmp	r3, #7
  4036dc:	9211      	str	r2, [sp, #68]	; 0x44
  4036de:	e88e 0060 	stmia.w	lr, {r5, r6}
  4036e2:	9310      	str	r3, [sp, #64]	; 0x40
  4036e4:	ddf0      	ble.n	4036c8 <_vfiprintf_r+0x76c>
  4036e6:	2a00      	cmp	r2, #0
  4036e8:	d165      	bne.n	4037b6 <_vfiprintf_r+0x85a>
  4036ea:	3c10      	subs	r4, #16
  4036ec:	2c10      	cmp	r4, #16
  4036ee:	f04f 0001 	mov.w	r0, #1
  4036f2:	4611      	mov	r1, r2
  4036f4:	46ce      	mov	lr, r9
  4036f6:	dcee      	bgt.n	4036d6 <_vfiprintf_r+0x77a>
  4036f8:	46f2      	mov	sl, lr
  4036fa:	4422      	add	r2, r4
  4036fc:	2807      	cmp	r0, #7
  4036fe:	9211      	str	r2, [sp, #68]	; 0x44
  403700:	f8ca 5000 	str.w	r5, [sl]
  403704:	f8ca 4004 	str.w	r4, [sl, #4]
  403708:	9010      	str	r0, [sp, #64]	; 0x40
  40370a:	f300 8085 	bgt.w	403818 <_vfiprintf_r+0x8bc>
  40370e:	f10a 0a08 	add.w	sl, sl, #8
  403712:	3001      	adds	r0, #1
  403714:	9905      	ldr	r1, [sp, #20]
  403716:	f8ca b000 	str.w	fp, [sl]
  40371a:	440a      	add	r2, r1
  40371c:	2807      	cmp	r0, #7
  40371e:	9211      	str	r2, [sp, #68]	; 0x44
  403720:	f8ca 1004 	str.w	r1, [sl, #4]
  403724:	9010      	str	r0, [sp, #64]	; 0x40
  403726:	f340 8082 	ble.w	40382e <_vfiprintf_r+0x8d2>
  40372a:	2a00      	cmp	r2, #0
  40372c:	f040 8118 	bne.w	403960 <_vfiprintf_r+0xa04>
  403730:	9b02      	ldr	r3, [sp, #8]
  403732:	9210      	str	r2, [sp, #64]	; 0x40
  403734:	0758      	lsls	r0, r3, #29
  403736:	d535      	bpl.n	4037a4 <_vfiprintf_r+0x848>
  403738:	9b08      	ldr	r3, [sp, #32]
  40373a:	9901      	ldr	r1, [sp, #4]
  40373c:	1a5c      	subs	r4, r3, r1
  40373e:	2c00      	cmp	r4, #0
  403740:	f340 80e7 	ble.w	403912 <_vfiprintf_r+0x9b6>
  403744:	46ca      	mov	sl, r9
  403746:	2c10      	cmp	r4, #16
  403748:	f340 8218 	ble.w	403b7c <_vfiprintf_r+0xc20>
  40374c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40374e:	4e8f      	ldr	r6, [pc, #572]	; (40398c <_vfiprintf_r+0xa30>)
  403750:	9f06      	ldr	r7, [sp, #24]
  403752:	f8dd b010 	ldr.w	fp, [sp, #16]
  403756:	2510      	movs	r5, #16
  403758:	e006      	b.n	403768 <_vfiprintf_r+0x80c>
  40375a:	1c88      	adds	r0, r1, #2
  40375c:	f10a 0a08 	add.w	sl, sl, #8
  403760:	4619      	mov	r1, r3
  403762:	3c10      	subs	r4, #16
  403764:	2c10      	cmp	r4, #16
  403766:	dd11      	ble.n	40378c <_vfiprintf_r+0x830>
  403768:	1c4b      	adds	r3, r1, #1
  40376a:	3210      	adds	r2, #16
  40376c:	2b07      	cmp	r3, #7
  40376e:	9211      	str	r2, [sp, #68]	; 0x44
  403770:	f8ca 6000 	str.w	r6, [sl]
  403774:	f8ca 5004 	str.w	r5, [sl, #4]
  403778:	9310      	str	r3, [sp, #64]	; 0x40
  40377a:	ddee      	ble.n	40375a <_vfiprintf_r+0x7fe>
  40377c:	bb42      	cbnz	r2, 4037d0 <_vfiprintf_r+0x874>
  40377e:	3c10      	subs	r4, #16
  403780:	2c10      	cmp	r4, #16
  403782:	f04f 0001 	mov.w	r0, #1
  403786:	4611      	mov	r1, r2
  403788:	46ca      	mov	sl, r9
  40378a:	dced      	bgt.n	403768 <_vfiprintf_r+0x80c>
  40378c:	4422      	add	r2, r4
  40378e:	2807      	cmp	r0, #7
  403790:	9211      	str	r2, [sp, #68]	; 0x44
  403792:	f8ca 6000 	str.w	r6, [sl]
  403796:	f8ca 4004 	str.w	r4, [sl, #4]
  40379a:	9010      	str	r0, [sp, #64]	; 0x40
  40379c:	dd51      	ble.n	403842 <_vfiprintf_r+0x8e6>
  40379e:	2a00      	cmp	r2, #0
  4037a0:	f040 819b 	bne.w	403ada <_vfiprintf_r+0xb7e>
  4037a4:	9b03      	ldr	r3, [sp, #12]
  4037a6:	9a08      	ldr	r2, [sp, #32]
  4037a8:	9901      	ldr	r1, [sp, #4]
  4037aa:	428a      	cmp	r2, r1
  4037ac:	bfac      	ite	ge
  4037ae:	189b      	addge	r3, r3, r2
  4037b0:	185b      	addlt	r3, r3, r1
  4037b2:	9303      	str	r3, [sp, #12]
  4037b4:	e04e      	b.n	403854 <_vfiprintf_r+0x8f8>
  4037b6:	aa0f      	add	r2, sp, #60	; 0x3c
  4037b8:	4651      	mov	r1, sl
  4037ba:	4638      	mov	r0, r7
  4037bc:	f7ff fb8e 	bl	402edc <__sprint_r.part.0>
  4037c0:	2800      	cmp	r0, #0
  4037c2:	f040 813f 	bne.w	403a44 <_vfiprintf_r+0xae8>
  4037c6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037ca:	1c48      	adds	r0, r1, #1
  4037cc:	46ce      	mov	lr, r9
  4037ce:	e77f      	b.n	4036d0 <_vfiprintf_r+0x774>
  4037d0:	aa0f      	add	r2, sp, #60	; 0x3c
  4037d2:	4659      	mov	r1, fp
  4037d4:	4638      	mov	r0, r7
  4037d6:	f7ff fb81 	bl	402edc <__sprint_r.part.0>
  4037da:	b960      	cbnz	r0, 4037f6 <_vfiprintf_r+0x89a>
  4037dc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037de:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4037e0:	1c48      	adds	r0, r1, #1
  4037e2:	46ca      	mov	sl, r9
  4037e4:	e7bd      	b.n	403762 <_vfiprintf_r+0x806>
  4037e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037e8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4037ec:	2b00      	cmp	r3, #0
  4037ee:	f040 81d4 	bne.w	403b9a <_vfiprintf_r+0xc3e>
  4037f2:	2300      	movs	r3, #0
  4037f4:	9310      	str	r3, [sp, #64]	; 0x40
  4037f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4037fa:	f013 0f01 	tst.w	r3, #1
  4037fe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403802:	d102      	bne.n	40380a <_vfiprintf_r+0x8ae>
  403804:	059a      	lsls	r2, r3, #22
  403806:	f140 80de 	bpl.w	4039c6 <_vfiprintf_r+0xa6a>
  40380a:	065b      	lsls	r3, r3, #25
  40380c:	f53f acb2 	bmi.w	403174 <_vfiprintf_r+0x218>
  403810:	9803      	ldr	r0, [sp, #12]
  403812:	b02d      	add	sp, #180	; 0xb4
  403814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403818:	2a00      	cmp	r2, #0
  40381a:	f040 8106 	bne.w	403a2a <_vfiprintf_r+0xace>
  40381e:	9a05      	ldr	r2, [sp, #20]
  403820:	921d      	str	r2, [sp, #116]	; 0x74
  403822:	2301      	movs	r3, #1
  403824:	9211      	str	r2, [sp, #68]	; 0x44
  403826:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40382a:	9310      	str	r3, [sp, #64]	; 0x40
  40382c:	46ca      	mov	sl, r9
  40382e:	f10a 0a08 	add.w	sl, sl, #8
  403832:	9b02      	ldr	r3, [sp, #8]
  403834:	0759      	lsls	r1, r3, #29
  403836:	d504      	bpl.n	403842 <_vfiprintf_r+0x8e6>
  403838:	9b08      	ldr	r3, [sp, #32]
  40383a:	9901      	ldr	r1, [sp, #4]
  40383c:	1a5c      	subs	r4, r3, r1
  40383e:	2c00      	cmp	r4, #0
  403840:	dc81      	bgt.n	403746 <_vfiprintf_r+0x7ea>
  403842:	9b03      	ldr	r3, [sp, #12]
  403844:	9908      	ldr	r1, [sp, #32]
  403846:	9801      	ldr	r0, [sp, #4]
  403848:	4281      	cmp	r1, r0
  40384a:	bfac      	ite	ge
  40384c:	185b      	addge	r3, r3, r1
  40384e:	181b      	addlt	r3, r3, r0
  403850:	9303      	str	r3, [sp, #12]
  403852:	bb72      	cbnz	r2, 4038b2 <_vfiprintf_r+0x956>
  403854:	2300      	movs	r3, #0
  403856:	9310      	str	r3, [sp, #64]	; 0x40
  403858:	46ca      	mov	sl, r9
  40385a:	f7ff bbbc 	b.w	402fd6 <_vfiprintf_r+0x7a>
  40385e:	aa0f      	add	r2, sp, #60	; 0x3c
  403860:	9904      	ldr	r1, [sp, #16]
  403862:	4620      	mov	r0, r4
  403864:	f7ff fb3a 	bl	402edc <__sprint_r.part.0>
  403868:	bb50      	cbnz	r0, 4038c0 <_vfiprintf_r+0x964>
  40386a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40386c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40386e:	f101 0e01 	add.w	lr, r1, #1
  403872:	46cc      	mov	ip, r9
  403874:	e548      	b.n	403308 <_vfiprintf_r+0x3ac>
  403876:	2a00      	cmp	r2, #0
  403878:	f040 8140 	bne.w	403afc <_vfiprintf_r+0xba0>
  40387c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403880:	2900      	cmp	r1, #0
  403882:	f000 811b 	beq.w	403abc <_vfiprintf_r+0xb60>
  403886:	2201      	movs	r2, #1
  403888:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40388c:	4610      	mov	r0, r2
  40388e:	921d      	str	r2, [sp, #116]	; 0x74
  403890:	911c      	str	r1, [sp, #112]	; 0x70
  403892:	46ca      	mov	sl, r9
  403894:	4601      	mov	r1, r0
  403896:	f10a 0a08 	add.w	sl, sl, #8
  40389a:	3001      	adds	r0, #1
  40389c:	e507      	b.n	4032ae <_vfiprintf_r+0x352>
  40389e:	9b02      	ldr	r3, [sp, #8]
  4038a0:	2a01      	cmp	r2, #1
  4038a2:	f000 8098 	beq.w	4039d6 <_vfiprintf_r+0xa7a>
  4038a6:	2a02      	cmp	r2, #2
  4038a8:	d10d      	bne.n	4038c6 <_vfiprintf_r+0x96a>
  4038aa:	9302      	str	r3, [sp, #8]
  4038ac:	2600      	movs	r6, #0
  4038ae:	2700      	movs	r7, #0
  4038b0:	e5b0      	b.n	403414 <_vfiprintf_r+0x4b8>
  4038b2:	aa0f      	add	r2, sp, #60	; 0x3c
  4038b4:	9904      	ldr	r1, [sp, #16]
  4038b6:	9806      	ldr	r0, [sp, #24]
  4038b8:	f7ff fb10 	bl	402edc <__sprint_r.part.0>
  4038bc:	2800      	cmp	r0, #0
  4038be:	d0c9      	beq.n	403854 <_vfiprintf_r+0x8f8>
  4038c0:	f8dd b010 	ldr.w	fp, [sp, #16]
  4038c4:	e797      	b.n	4037f6 <_vfiprintf_r+0x89a>
  4038c6:	9302      	str	r3, [sp, #8]
  4038c8:	2600      	movs	r6, #0
  4038ca:	2700      	movs	r7, #0
  4038cc:	4649      	mov	r1, r9
  4038ce:	e000      	b.n	4038d2 <_vfiprintf_r+0x976>
  4038d0:	4659      	mov	r1, fp
  4038d2:	08f2      	lsrs	r2, r6, #3
  4038d4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4038d8:	08f8      	lsrs	r0, r7, #3
  4038da:	f006 0307 	and.w	r3, r6, #7
  4038de:	4607      	mov	r7, r0
  4038e0:	4616      	mov	r6, r2
  4038e2:	3330      	adds	r3, #48	; 0x30
  4038e4:	ea56 0207 	orrs.w	r2, r6, r7
  4038e8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4038ec:	f101 3bff 	add.w	fp, r1, #4294967295
  4038f0:	d1ee      	bne.n	4038d0 <_vfiprintf_r+0x974>
  4038f2:	9a02      	ldr	r2, [sp, #8]
  4038f4:	07d6      	lsls	r6, r2, #31
  4038f6:	f57f ad9d 	bpl.w	403434 <_vfiprintf_r+0x4d8>
  4038fa:	2b30      	cmp	r3, #48	; 0x30
  4038fc:	f43f ad9a 	beq.w	403434 <_vfiprintf_r+0x4d8>
  403900:	3902      	subs	r1, #2
  403902:	2330      	movs	r3, #48	; 0x30
  403904:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403908:	eba9 0301 	sub.w	r3, r9, r1
  40390c:	9305      	str	r3, [sp, #20]
  40390e:	468b      	mov	fp, r1
  403910:	e476      	b.n	403200 <_vfiprintf_r+0x2a4>
  403912:	9b03      	ldr	r3, [sp, #12]
  403914:	9a08      	ldr	r2, [sp, #32]
  403916:	428a      	cmp	r2, r1
  403918:	bfac      	ite	ge
  40391a:	189b      	addge	r3, r3, r2
  40391c:	185b      	addlt	r3, r3, r1
  40391e:	9303      	str	r3, [sp, #12]
  403920:	e798      	b.n	403854 <_vfiprintf_r+0x8f8>
  403922:	2202      	movs	r2, #2
  403924:	e44d      	b.n	4031c2 <_vfiprintf_r+0x266>
  403926:	2f00      	cmp	r7, #0
  403928:	bf08      	it	eq
  40392a:	2e0a      	cmpeq	r6, #10
  40392c:	d352      	bcc.n	4039d4 <_vfiprintf_r+0xa78>
  40392e:	46cb      	mov	fp, r9
  403930:	4630      	mov	r0, r6
  403932:	4639      	mov	r1, r7
  403934:	220a      	movs	r2, #10
  403936:	2300      	movs	r3, #0
  403938:	f003 fea4 	bl	407684 <__aeabi_uldivmod>
  40393c:	3230      	adds	r2, #48	; 0x30
  40393e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403942:	4630      	mov	r0, r6
  403944:	4639      	mov	r1, r7
  403946:	2300      	movs	r3, #0
  403948:	220a      	movs	r2, #10
  40394a:	f003 fe9b 	bl	407684 <__aeabi_uldivmod>
  40394e:	4606      	mov	r6, r0
  403950:	460f      	mov	r7, r1
  403952:	ea56 0307 	orrs.w	r3, r6, r7
  403956:	d1eb      	bne.n	403930 <_vfiprintf_r+0x9d4>
  403958:	e56c      	b.n	403434 <_vfiprintf_r+0x4d8>
  40395a:	9405      	str	r4, [sp, #20]
  40395c:	46cb      	mov	fp, r9
  40395e:	e44f      	b.n	403200 <_vfiprintf_r+0x2a4>
  403960:	aa0f      	add	r2, sp, #60	; 0x3c
  403962:	9904      	ldr	r1, [sp, #16]
  403964:	9806      	ldr	r0, [sp, #24]
  403966:	f7ff fab9 	bl	402edc <__sprint_r.part.0>
  40396a:	2800      	cmp	r0, #0
  40396c:	d1a8      	bne.n	4038c0 <_vfiprintf_r+0x964>
  40396e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403970:	46ca      	mov	sl, r9
  403972:	e75e      	b.n	403832 <_vfiprintf_r+0x8d6>
  403974:	aa0f      	add	r2, sp, #60	; 0x3c
  403976:	9904      	ldr	r1, [sp, #16]
  403978:	9806      	ldr	r0, [sp, #24]
  40397a:	f7ff faaf 	bl	402edc <__sprint_r.part.0>
  40397e:	2800      	cmp	r0, #0
  403980:	d19e      	bne.n	4038c0 <_vfiprintf_r+0x964>
  403982:	46ca      	mov	sl, r9
  403984:	f7ff bbc0 	b.w	403108 <_vfiprintf_r+0x1ac>
  403988:	00407c1c 	.word	0x00407c1c
  40398c:	00407c0c 	.word	0x00407c0c
  403990:	3104      	adds	r1, #4
  403992:	6816      	ldr	r6, [r2, #0]
  403994:	9107      	str	r1, [sp, #28]
  403996:	2201      	movs	r2, #1
  403998:	2700      	movs	r7, #0
  40399a:	e412      	b.n	4031c2 <_vfiprintf_r+0x266>
  40399c:	9807      	ldr	r0, [sp, #28]
  40399e:	4601      	mov	r1, r0
  4039a0:	3104      	adds	r1, #4
  4039a2:	6806      	ldr	r6, [r0, #0]
  4039a4:	9107      	str	r1, [sp, #28]
  4039a6:	2700      	movs	r7, #0
  4039a8:	e40b      	b.n	4031c2 <_vfiprintf_r+0x266>
  4039aa:	680e      	ldr	r6, [r1, #0]
  4039ac:	3104      	adds	r1, #4
  4039ae:	9107      	str	r1, [sp, #28]
  4039b0:	2700      	movs	r7, #0
  4039b2:	e591      	b.n	4034d8 <_vfiprintf_r+0x57c>
  4039b4:	9907      	ldr	r1, [sp, #28]
  4039b6:	680e      	ldr	r6, [r1, #0]
  4039b8:	460a      	mov	r2, r1
  4039ba:	17f7      	asrs	r7, r6, #31
  4039bc:	3204      	adds	r2, #4
  4039be:	9207      	str	r2, [sp, #28]
  4039c0:	4630      	mov	r0, r6
  4039c2:	4639      	mov	r1, r7
  4039c4:	e50f      	b.n	4033e6 <_vfiprintf_r+0x48a>
  4039c6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4039ca:	f001 fe4b 	bl	405664 <__retarget_lock_release_recursive>
  4039ce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4039d2:	e71a      	b.n	40380a <_vfiprintf_r+0x8ae>
  4039d4:	9b02      	ldr	r3, [sp, #8]
  4039d6:	9302      	str	r3, [sp, #8]
  4039d8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4039dc:	3630      	adds	r6, #48	; 0x30
  4039de:	2301      	movs	r3, #1
  4039e0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4039e4:	9305      	str	r3, [sp, #20]
  4039e6:	e40b      	b.n	403200 <_vfiprintf_r+0x2a4>
  4039e8:	aa0f      	add	r2, sp, #60	; 0x3c
  4039ea:	9904      	ldr	r1, [sp, #16]
  4039ec:	9806      	ldr	r0, [sp, #24]
  4039ee:	f7ff fa75 	bl	402edc <__sprint_r.part.0>
  4039f2:	2800      	cmp	r0, #0
  4039f4:	f47f af64 	bne.w	4038c0 <_vfiprintf_r+0x964>
  4039f8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4039fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4039fc:	1c48      	adds	r0, r1, #1
  4039fe:	46ca      	mov	sl, r9
  403a00:	e651      	b.n	4036a6 <_vfiprintf_r+0x74a>
  403a02:	aa0f      	add	r2, sp, #60	; 0x3c
  403a04:	9904      	ldr	r1, [sp, #16]
  403a06:	9806      	ldr	r0, [sp, #24]
  403a08:	f7ff fa68 	bl	402edc <__sprint_r.part.0>
  403a0c:	2800      	cmp	r0, #0
  403a0e:	f47f af57 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403a12:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a14:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a16:	1c48      	adds	r0, r1, #1
  403a18:	46ca      	mov	sl, r9
  403a1a:	e448      	b.n	4032ae <_vfiprintf_r+0x352>
  403a1c:	2a00      	cmp	r2, #0
  403a1e:	f040 8091 	bne.w	403b44 <_vfiprintf_r+0xbe8>
  403a22:	2001      	movs	r0, #1
  403a24:	4611      	mov	r1, r2
  403a26:	46ca      	mov	sl, r9
  403a28:	e641      	b.n	4036ae <_vfiprintf_r+0x752>
  403a2a:	aa0f      	add	r2, sp, #60	; 0x3c
  403a2c:	9904      	ldr	r1, [sp, #16]
  403a2e:	9806      	ldr	r0, [sp, #24]
  403a30:	f7ff fa54 	bl	402edc <__sprint_r.part.0>
  403a34:	2800      	cmp	r0, #0
  403a36:	f47f af43 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403a3a:	9810      	ldr	r0, [sp, #64]	; 0x40
  403a3c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a3e:	3001      	adds	r0, #1
  403a40:	46ca      	mov	sl, r9
  403a42:	e667      	b.n	403714 <_vfiprintf_r+0x7b8>
  403a44:	46d3      	mov	fp, sl
  403a46:	e6d6      	b.n	4037f6 <_vfiprintf_r+0x89a>
  403a48:	9e07      	ldr	r6, [sp, #28]
  403a4a:	3607      	adds	r6, #7
  403a4c:	f026 0207 	bic.w	r2, r6, #7
  403a50:	f102 0108 	add.w	r1, r2, #8
  403a54:	e9d2 6700 	ldrd	r6, r7, [r2]
  403a58:	9107      	str	r1, [sp, #28]
  403a5a:	2201      	movs	r2, #1
  403a5c:	f7ff bbb1 	b.w	4031c2 <_vfiprintf_r+0x266>
  403a60:	9e07      	ldr	r6, [sp, #28]
  403a62:	3607      	adds	r6, #7
  403a64:	f026 0607 	bic.w	r6, r6, #7
  403a68:	e9d6 0100 	ldrd	r0, r1, [r6]
  403a6c:	f106 0208 	add.w	r2, r6, #8
  403a70:	9207      	str	r2, [sp, #28]
  403a72:	4606      	mov	r6, r0
  403a74:	460f      	mov	r7, r1
  403a76:	e4b6      	b.n	4033e6 <_vfiprintf_r+0x48a>
  403a78:	9e07      	ldr	r6, [sp, #28]
  403a7a:	3607      	adds	r6, #7
  403a7c:	f026 0207 	bic.w	r2, r6, #7
  403a80:	f102 0108 	add.w	r1, r2, #8
  403a84:	e9d2 6700 	ldrd	r6, r7, [r2]
  403a88:	9107      	str	r1, [sp, #28]
  403a8a:	2200      	movs	r2, #0
  403a8c:	f7ff bb99 	b.w	4031c2 <_vfiprintf_r+0x266>
  403a90:	9e07      	ldr	r6, [sp, #28]
  403a92:	3607      	adds	r6, #7
  403a94:	f026 0107 	bic.w	r1, r6, #7
  403a98:	f101 0008 	add.w	r0, r1, #8
  403a9c:	9007      	str	r0, [sp, #28]
  403a9e:	e9d1 6700 	ldrd	r6, r7, [r1]
  403aa2:	e519      	b.n	4034d8 <_vfiprintf_r+0x57c>
  403aa4:	46cb      	mov	fp, r9
  403aa6:	f7ff bbab 	b.w	403200 <_vfiprintf_r+0x2a4>
  403aaa:	252d      	movs	r5, #45	; 0x2d
  403aac:	4276      	negs	r6, r6
  403aae:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403ab2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403ab6:	2201      	movs	r2, #1
  403ab8:	f7ff bb88 	b.w	4031cc <_vfiprintf_r+0x270>
  403abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403abe:	b9b3      	cbnz	r3, 403aee <_vfiprintf_r+0xb92>
  403ac0:	4611      	mov	r1, r2
  403ac2:	2001      	movs	r0, #1
  403ac4:	46ca      	mov	sl, r9
  403ac6:	e5f2      	b.n	4036ae <_vfiprintf_r+0x752>
  403ac8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403acc:	f001 fdca 	bl	405664 <__retarget_lock_release_recursive>
  403ad0:	f04f 33ff 	mov.w	r3, #4294967295
  403ad4:	9303      	str	r3, [sp, #12]
  403ad6:	f7ff bb50 	b.w	40317a <_vfiprintf_r+0x21e>
  403ada:	aa0f      	add	r2, sp, #60	; 0x3c
  403adc:	9904      	ldr	r1, [sp, #16]
  403ade:	9806      	ldr	r0, [sp, #24]
  403ae0:	f7ff f9fc 	bl	402edc <__sprint_r.part.0>
  403ae4:	2800      	cmp	r0, #0
  403ae6:	f47f aeeb 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403aea:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403aec:	e6a9      	b.n	403842 <_vfiprintf_r+0x8e6>
  403aee:	ab0e      	add	r3, sp, #56	; 0x38
  403af0:	2202      	movs	r2, #2
  403af2:	931c      	str	r3, [sp, #112]	; 0x70
  403af4:	921d      	str	r2, [sp, #116]	; 0x74
  403af6:	2001      	movs	r0, #1
  403af8:	46ca      	mov	sl, r9
  403afa:	e5d0      	b.n	40369e <_vfiprintf_r+0x742>
  403afc:	aa0f      	add	r2, sp, #60	; 0x3c
  403afe:	9904      	ldr	r1, [sp, #16]
  403b00:	9806      	ldr	r0, [sp, #24]
  403b02:	f7ff f9eb 	bl	402edc <__sprint_r.part.0>
  403b06:	2800      	cmp	r0, #0
  403b08:	f47f aeda 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403b0c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b10:	1c48      	adds	r0, r1, #1
  403b12:	46ca      	mov	sl, r9
  403b14:	e5a4      	b.n	403660 <_vfiprintf_r+0x704>
  403b16:	9a07      	ldr	r2, [sp, #28]
  403b18:	9903      	ldr	r1, [sp, #12]
  403b1a:	6813      	ldr	r3, [r2, #0]
  403b1c:	17cd      	asrs	r5, r1, #31
  403b1e:	4608      	mov	r0, r1
  403b20:	3204      	adds	r2, #4
  403b22:	4629      	mov	r1, r5
  403b24:	9207      	str	r2, [sp, #28]
  403b26:	e9c3 0100 	strd	r0, r1, [r3]
  403b2a:	f7ff ba54 	b.w	402fd6 <_vfiprintf_r+0x7a>
  403b2e:	4658      	mov	r0, fp
  403b30:	9607      	str	r6, [sp, #28]
  403b32:	9302      	str	r3, [sp, #8]
  403b34:	f7fd ff04 	bl	401940 <strlen>
  403b38:	2400      	movs	r4, #0
  403b3a:	9005      	str	r0, [sp, #20]
  403b3c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403b40:	f7ff bb5e 	b.w	403200 <_vfiprintf_r+0x2a4>
  403b44:	aa0f      	add	r2, sp, #60	; 0x3c
  403b46:	9904      	ldr	r1, [sp, #16]
  403b48:	9806      	ldr	r0, [sp, #24]
  403b4a:	f7ff f9c7 	bl	402edc <__sprint_r.part.0>
  403b4e:	2800      	cmp	r0, #0
  403b50:	f47f aeb6 	bne.w	4038c0 <_vfiprintf_r+0x964>
  403b54:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b56:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b58:	1c48      	adds	r0, r1, #1
  403b5a:	46ca      	mov	sl, r9
  403b5c:	e5a7      	b.n	4036ae <_vfiprintf_r+0x752>
  403b5e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b60:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b62:	4e20      	ldr	r6, [pc, #128]	; (403be4 <_vfiprintf_r+0xc88>)
  403b64:	3101      	adds	r1, #1
  403b66:	f7ff bb90 	b.w	40328a <_vfiprintf_r+0x32e>
  403b6a:	2c06      	cmp	r4, #6
  403b6c:	bf28      	it	cs
  403b6e:	2406      	movcs	r4, #6
  403b70:	9405      	str	r4, [sp, #20]
  403b72:	9607      	str	r6, [sp, #28]
  403b74:	9401      	str	r4, [sp, #4]
  403b76:	f8df b070 	ldr.w	fp, [pc, #112]	; 403be8 <_vfiprintf_r+0xc8c>
  403b7a:	e4d5      	b.n	403528 <_vfiprintf_r+0x5cc>
  403b7c:	9810      	ldr	r0, [sp, #64]	; 0x40
  403b7e:	4e19      	ldr	r6, [pc, #100]	; (403be4 <_vfiprintf_r+0xc88>)
  403b80:	3001      	adds	r0, #1
  403b82:	e603      	b.n	40378c <_vfiprintf_r+0x830>
  403b84:	9405      	str	r4, [sp, #20]
  403b86:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403b8a:	9607      	str	r6, [sp, #28]
  403b8c:	9302      	str	r3, [sp, #8]
  403b8e:	4604      	mov	r4, r0
  403b90:	f7ff bb36 	b.w	403200 <_vfiprintf_r+0x2a4>
  403b94:	4686      	mov	lr, r0
  403b96:	f7ff bbce 	b.w	403336 <_vfiprintf_r+0x3da>
  403b9a:	9806      	ldr	r0, [sp, #24]
  403b9c:	aa0f      	add	r2, sp, #60	; 0x3c
  403b9e:	4659      	mov	r1, fp
  403ba0:	f7ff f99c 	bl	402edc <__sprint_r.part.0>
  403ba4:	2800      	cmp	r0, #0
  403ba6:	f43f ae24 	beq.w	4037f2 <_vfiprintf_r+0x896>
  403baa:	e624      	b.n	4037f6 <_vfiprintf_r+0x89a>
  403bac:	9907      	ldr	r1, [sp, #28]
  403bae:	f898 2001 	ldrb.w	r2, [r8, #1]
  403bb2:	680c      	ldr	r4, [r1, #0]
  403bb4:	3104      	adds	r1, #4
  403bb6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403bba:	46b8      	mov	r8, r7
  403bbc:	9107      	str	r1, [sp, #28]
  403bbe:	f7ff ba3f 	b.w	403040 <_vfiprintf_r+0xe4>
  403bc2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bc6:	e43c      	b.n	403442 <_vfiprintf_r+0x4e6>
  403bc8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bcc:	e521      	b.n	403612 <_vfiprintf_r+0x6b6>
  403bce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bd2:	f7ff bbf4 	b.w	4033be <_vfiprintf_r+0x462>
  403bd6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403bda:	e491      	b.n	403500 <_vfiprintf_r+0x5a4>
  403bdc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403be0:	e469      	b.n	4034b6 <_vfiprintf_r+0x55a>
  403be2:	bf00      	nop
  403be4:	00407c0c 	.word	0x00407c0c
  403be8:	00407be0 	.word	0x00407be0

00403bec <__sbprintf>:
  403bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403bf0:	460c      	mov	r4, r1
  403bf2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403bf6:	8989      	ldrh	r1, [r1, #12]
  403bf8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403bfa:	89e5      	ldrh	r5, [r4, #14]
  403bfc:	9619      	str	r6, [sp, #100]	; 0x64
  403bfe:	f021 0102 	bic.w	r1, r1, #2
  403c02:	4606      	mov	r6, r0
  403c04:	69e0      	ldr	r0, [r4, #28]
  403c06:	f8ad 100c 	strh.w	r1, [sp, #12]
  403c0a:	4617      	mov	r7, r2
  403c0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403c10:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403c12:	f8ad 500e 	strh.w	r5, [sp, #14]
  403c16:	4698      	mov	r8, r3
  403c18:	ad1a      	add	r5, sp, #104	; 0x68
  403c1a:	2300      	movs	r3, #0
  403c1c:	9007      	str	r0, [sp, #28]
  403c1e:	a816      	add	r0, sp, #88	; 0x58
  403c20:	9209      	str	r2, [sp, #36]	; 0x24
  403c22:	9306      	str	r3, [sp, #24]
  403c24:	9500      	str	r5, [sp, #0]
  403c26:	9504      	str	r5, [sp, #16]
  403c28:	9102      	str	r1, [sp, #8]
  403c2a:	9105      	str	r1, [sp, #20]
  403c2c:	f001 fd14 	bl	405658 <__retarget_lock_init_recursive>
  403c30:	4643      	mov	r3, r8
  403c32:	463a      	mov	r2, r7
  403c34:	4669      	mov	r1, sp
  403c36:	4630      	mov	r0, r6
  403c38:	f7ff f990 	bl	402f5c <_vfiprintf_r>
  403c3c:	1e05      	subs	r5, r0, #0
  403c3e:	db07      	blt.n	403c50 <__sbprintf+0x64>
  403c40:	4630      	mov	r0, r6
  403c42:	4669      	mov	r1, sp
  403c44:	f001 f8e6 	bl	404e14 <_fflush_r>
  403c48:	2800      	cmp	r0, #0
  403c4a:	bf18      	it	ne
  403c4c:	f04f 35ff 	movne.w	r5, #4294967295
  403c50:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403c54:	065b      	lsls	r3, r3, #25
  403c56:	d503      	bpl.n	403c60 <__sbprintf+0x74>
  403c58:	89a3      	ldrh	r3, [r4, #12]
  403c5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403c5e:	81a3      	strh	r3, [r4, #12]
  403c60:	9816      	ldr	r0, [sp, #88]	; 0x58
  403c62:	f001 fcfb 	bl	40565c <__retarget_lock_close_recursive>
  403c66:	4628      	mov	r0, r5
  403c68:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403c70 <__swsetup_r>:
  403c70:	b538      	push	{r3, r4, r5, lr}
  403c72:	4b30      	ldr	r3, [pc, #192]	; (403d34 <__swsetup_r+0xc4>)
  403c74:	681b      	ldr	r3, [r3, #0]
  403c76:	4605      	mov	r5, r0
  403c78:	460c      	mov	r4, r1
  403c7a:	b113      	cbz	r3, 403c82 <__swsetup_r+0x12>
  403c7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403c7e:	2a00      	cmp	r2, #0
  403c80:	d038      	beq.n	403cf4 <__swsetup_r+0x84>
  403c82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c86:	b293      	uxth	r3, r2
  403c88:	0718      	lsls	r0, r3, #28
  403c8a:	d50c      	bpl.n	403ca6 <__swsetup_r+0x36>
  403c8c:	6920      	ldr	r0, [r4, #16]
  403c8e:	b1a8      	cbz	r0, 403cbc <__swsetup_r+0x4c>
  403c90:	f013 0201 	ands.w	r2, r3, #1
  403c94:	d01e      	beq.n	403cd4 <__swsetup_r+0x64>
  403c96:	6963      	ldr	r3, [r4, #20]
  403c98:	2200      	movs	r2, #0
  403c9a:	425b      	negs	r3, r3
  403c9c:	61a3      	str	r3, [r4, #24]
  403c9e:	60a2      	str	r2, [r4, #8]
  403ca0:	b1f0      	cbz	r0, 403ce0 <__swsetup_r+0x70>
  403ca2:	2000      	movs	r0, #0
  403ca4:	bd38      	pop	{r3, r4, r5, pc}
  403ca6:	06d9      	lsls	r1, r3, #27
  403ca8:	d53c      	bpl.n	403d24 <__swsetup_r+0xb4>
  403caa:	0758      	lsls	r0, r3, #29
  403cac:	d426      	bmi.n	403cfc <__swsetup_r+0x8c>
  403cae:	6920      	ldr	r0, [r4, #16]
  403cb0:	f042 0308 	orr.w	r3, r2, #8
  403cb4:	81a3      	strh	r3, [r4, #12]
  403cb6:	b29b      	uxth	r3, r3
  403cb8:	2800      	cmp	r0, #0
  403cba:	d1e9      	bne.n	403c90 <__swsetup_r+0x20>
  403cbc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403cc0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403cc4:	d0e4      	beq.n	403c90 <__swsetup_r+0x20>
  403cc6:	4628      	mov	r0, r5
  403cc8:	4621      	mov	r1, r4
  403cca:	f001 fcfb 	bl	4056c4 <__smakebuf_r>
  403cce:	89a3      	ldrh	r3, [r4, #12]
  403cd0:	6920      	ldr	r0, [r4, #16]
  403cd2:	e7dd      	b.n	403c90 <__swsetup_r+0x20>
  403cd4:	0799      	lsls	r1, r3, #30
  403cd6:	bf58      	it	pl
  403cd8:	6962      	ldrpl	r2, [r4, #20]
  403cda:	60a2      	str	r2, [r4, #8]
  403cdc:	2800      	cmp	r0, #0
  403cde:	d1e0      	bne.n	403ca2 <__swsetup_r+0x32>
  403ce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ce4:	061a      	lsls	r2, r3, #24
  403ce6:	d5dd      	bpl.n	403ca4 <__swsetup_r+0x34>
  403ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403cec:	81a3      	strh	r3, [r4, #12]
  403cee:	f04f 30ff 	mov.w	r0, #4294967295
  403cf2:	bd38      	pop	{r3, r4, r5, pc}
  403cf4:	4618      	mov	r0, r3
  403cf6:	f001 f8e5 	bl	404ec4 <__sinit>
  403cfa:	e7c2      	b.n	403c82 <__swsetup_r+0x12>
  403cfc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403cfe:	b151      	cbz	r1, 403d16 <__swsetup_r+0xa6>
  403d00:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403d04:	4299      	cmp	r1, r3
  403d06:	d004      	beq.n	403d12 <__swsetup_r+0xa2>
  403d08:	4628      	mov	r0, r5
  403d0a:	f001 fa01 	bl	405110 <_free_r>
  403d0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d12:	2300      	movs	r3, #0
  403d14:	6323      	str	r3, [r4, #48]	; 0x30
  403d16:	2300      	movs	r3, #0
  403d18:	6920      	ldr	r0, [r4, #16]
  403d1a:	6063      	str	r3, [r4, #4]
  403d1c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403d20:	6020      	str	r0, [r4, #0]
  403d22:	e7c5      	b.n	403cb0 <__swsetup_r+0x40>
  403d24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403d28:	2309      	movs	r3, #9
  403d2a:	602b      	str	r3, [r5, #0]
  403d2c:	f04f 30ff 	mov.w	r0, #4294967295
  403d30:	81a2      	strh	r2, [r4, #12]
  403d32:	bd38      	pop	{r3, r4, r5, pc}
  403d34:	20400038 	.word	0x20400038

00403d38 <register_fini>:
  403d38:	4b02      	ldr	r3, [pc, #8]	; (403d44 <register_fini+0xc>)
  403d3a:	b113      	cbz	r3, 403d42 <register_fini+0xa>
  403d3c:	4802      	ldr	r0, [pc, #8]	; (403d48 <register_fini+0x10>)
  403d3e:	f000 b805 	b.w	403d4c <atexit>
  403d42:	4770      	bx	lr
  403d44:	00000000 	.word	0x00000000
  403d48:	00404f35 	.word	0x00404f35

00403d4c <atexit>:
  403d4c:	2300      	movs	r3, #0
  403d4e:	4601      	mov	r1, r0
  403d50:	461a      	mov	r2, r3
  403d52:	4618      	mov	r0, r3
  403d54:	f002 beae 	b.w	406ab4 <__register_exitproc>

00403d58 <quorem>:
  403d58:	6902      	ldr	r2, [r0, #16]
  403d5a:	690b      	ldr	r3, [r1, #16]
  403d5c:	4293      	cmp	r3, r2
  403d5e:	f300 808d 	bgt.w	403e7c <quorem+0x124>
  403d62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d66:	f103 38ff 	add.w	r8, r3, #4294967295
  403d6a:	f101 0714 	add.w	r7, r1, #20
  403d6e:	f100 0b14 	add.w	fp, r0, #20
  403d72:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403d76:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403d7a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403d7e:	b083      	sub	sp, #12
  403d80:	3201      	adds	r2, #1
  403d82:	fbb3 f9f2 	udiv	r9, r3, r2
  403d86:	eb0b 0304 	add.w	r3, fp, r4
  403d8a:	9400      	str	r4, [sp, #0]
  403d8c:	eb07 0a04 	add.w	sl, r7, r4
  403d90:	9301      	str	r3, [sp, #4]
  403d92:	f1b9 0f00 	cmp.w	r9, #0
  403d96:	d039      	beq.n	403e0c <quorem+0xb4>
  403d98:	2500      	movs	r5, #0
  403d9a:	462e      	mov	r6, r5
  403d9c:	46bc      	mov	ip, r7
  403d9e:	46de      	mov	lr, fp
  403da0:	f85c 4b04 	ldr.w	r4, [ip], #4
  403da4:	f8de 3000 	ldr.w	r3, [lr]
  403da8:	b2a2      	uxth	r2, r4
  403daa:	fb09 5502 	mla	r5, r9, r2, r5
  403dae:	0c22      	lsrs	r2, r4, #16
  403db0:	0c2c      	lsrs	r4, r5, #16
  403db2:	fb09 4202 	mla	r2, r9, r2, r4
  403db6:	b2ad      	uxth	r5, r5
  403db8:	1b75      	subs	r5, r6, r5
  403dba:	b296      	uxth	r6, r2
  403dbc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403dc0:	fa15 f383 	uxtah	r3, r5, r3
  403dc4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403dc8:	b29b      	uxth	r3, r3
  403dca:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403dce:	45e2      	cmp	sl, ip
  403dd0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403dd4:	f84e 3b04 	str.w	r3, [lr], #4
  403dd8:	ea4f 4626 	mov.w	r6, r6, asr #16
  403ddc:	d2e0      	bcs.n	403da0 <quorem+0x48>
  403dde:	9b00      	ldr	r3, [sp, #0]
  403de0:	f85b 3003 	ldr.w	r3, [fp, r3]
  403de4:	b993      	cbnz	r3, 403e0c <quorem+0xb4>
  403de6:	9c01      	ldr	r4, [sp, #4]
  403de8:	1f23      	subs	r3, r4, #4
  403dea:	459b      	cmp	fp, r3
  403dec:	d20c      	bcs.n	403e08 <quorem+0xb0>
  403dee:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403df2:	b94b      	cbnz	r3, 403e08 <quorem+0xb0>
  403df4:	f1a4 0308 	sub.w	r3, r4, #8
  403df8:	e002      	b.n	403e00 <quorem+0xa8>
  403dfa:	681a      	ldr	r2, [r3, #0]
  403dfc:	3b04      	subs	r3, #4
  403dfe:	b91a      	cbnz	r2, 403e08 <quorem+0xb0>
  403e00:	459b      	cmp	fp, r3
  403e02:	f108 38ff 	add.w	r8, r8, #4294967295
  403e06:	d3f8      	bcc.n	403dfa <quorem+0xa2>
  403e08:	f8c0 8010 	str.w	r8, [r0, #16]
  403e0c:	4604      	mov	r4, r0
  403e0e:	f002 fa35 	bl	40627c <__mcmp>
  403e12:	2800      	cmp	r0, #0
  403e14:	db2e      	blt.n	403e74 <quorem+0x11c>
  403e16:	f109 0901 	add.w	r9, r9, #1
  403e1a:	465d      	mov	r5, fp
  403e1c:	2300      	movs	r3, #0
  403e1e:	f857 1b04 	ldr.w	r1, [r7], #4
  403e22:	6828      	ldr	r0, [r5, #0]
  403e24:	b28a      	uxth	r2, r1
  403e26:	1a9a      	subs	r2, r3, r2
  403e28:	0c0b      	lsrs	r3, r1, #16
  403e2a:	fa12 f280 	uxtah	r2, r2, r0
  403e2e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403e32:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403e36:	b292      	uxth	r2, r2
  403e38:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403e3c:	45ba      	cmp	sl, r7
  403e3e:	f845 2b04 	str.w	r2, [r5], #4
  403e42:	ea4f 4323 	mov.w	r3, r3, asr #16
  403e46:	d2ea      	bcs.n	403e1e <quorem+0xc6>
  403e48:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403e4c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403e50:	b982      	cbnz	r2, 403e74 <quorem+0x11c>
  403e52:	1f1a      	subs	r2, r3, #4
  403e54:	4593      	cmp	fp, r2
  403e56:	d20b      	bcs.n	403e70 <quorem+0x118>
  403e58:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403e5c:	b942      	cbnz	r2, 403e70 <quorem+0x118>
  403e5e:	3b08      	subs	r3, #8
  403e60:	e002      	b.n	403e68 <quorem+0x110>
  403e62:	681a      	ldr	r2, [r3, #0]
  403e64:	3b04      	subs	r3, #4
  403e66:	b91a      	cbnz	r2, 403e70 <quorem+0x118>
  403e68:	459b      	cmp	fp, r3
  403e6a:	f108 38ff 	add.w	r8, r8, #4294967295
  403e6e:	d3f8      	bcc.n	403e62 <quorem+0x10a>
  403e70:	f8c4 8010 	str.w	r8, [r4, #16]
  403e74:	4648      	mov	r0, r9
  403e76:	b003      	add	sp, #12
  403e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e7c:	2000      	movs	r0, #0
  403e7e:	4770      	bx	lr

00403e80 <_dtoa_r>:
  403e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e84:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403e86:	b09b      	sub	sp, #108	; 0x6c
  403e88:	4604      	mov	r4, r0
  403e8a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403e8c:	4692      	mov	sl, r2
  403e8e:	469b      	mov	fp, r3
  403e90:	b141      	cbz	r1, 403ea4 <_dtoa_r+0x24>
  403e92:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403e94:	604a      	str	r2, [r1, #4]
  403e96:	2301      	movs	r3, #1
  403e98:	4093      	lsls	r3, r2
  403e9a:	608b      	str	r3, [r1, #8]
  403e9c:	f002 f816 	bl	405ecc <_Bfree>
  403ea0:	2300      	movs	r3, #0
  403ea2:	6423      	str	r3, [r4, #64]	; 0x40
  403ea4:	f1bb 0f00 	cmp.w	fp, #0
  403ea8:	465d      	mov	r5, fp
  403eaa:	db35      	blt.n	403f18 <_dtoa_r+0x98>
  403eac:	2300      	movs	r3, #0
  403eae:	6033      	str	r3, [r6, #0]
  403eb0:	4b9d      	ldr	r3, [pc, #628]	; (404128 <_dtoa_r+0x2a8>)
  403eb2:	43ab      	bics	r3, r5
  403eb4:	d015      	beq.n	403ee2 <_dtoa_r+0x62>
  403eb6:	4650      	mov	r0, sl
  403eb8:	4659      	mov	r1, fp
  403eba:	2200      	movs	r2, #0
  403ebc:	2300      	movs	r3, #0
  403ebe:	f003 fb71 	bl	4075a4 <__aeabi_dcmpeq>
  403ec2:	4680      	mov	r8, r0
  403ec4:	2800      	cmp	r0, #0
  403ec6:	d02d      	beq.n	403f24 <_dtoa_r+0xa4>
  403ec8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403eca:	2301      	movs	r3, #1
  403ecc:	6013      	str	r3, [r2, #0]
  403ece:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403ed0:	2b00      	cmp	r3, #0
  403ed2:	f000 80bd 	beq.w	404050 <_dtoa_r+0x1d0>
  403ed6:	4895      	ldr	r0, [pc, #596]	; (40412c <_dtoa_r+0x2ac>)
  403ed8:	6018      	str	r0, [r3, #0]
  403eda:	3801      	subs	r0, #1
  403edc:	b01b      	add	sp, #108	; 0x6c
  403ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ee2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403ee4:	f242 730f 	movw	r3, #9999	; 0x270f
  403ee8:	6013      	str	r3, [r2, #0]
  403eea:	f1ba 0f00 	cmp.w	sl, #0
  403eee:	d10d      	bne.n	403f0c <_dtoa_r+0x8c>
  403ef0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403ef4:	b955      	cbnz	r5, 403f0c <_dtoa_r+0x8c>
  403ef6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403ef8:	488d      	ldr	r0, [pc, #564]	; (404130 <_dtoa_r+0x2b0>)
  403efa:	2b00      	cmp	r3, #0
  403efc:	d0ee      	beq.n	403edc <_dtoa_r+0x5c>
  403efe:	f100 0308 	add.w	r3, r0, #8
  403f02:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403f04:	6013      	str	r3, [r2, #0]
  403f06:	b01b      	add	sp, #108	; 0x6c
  403f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403f0e:	4889      	ldr	r0, [pc, #548]	; (404134 <_dtoa_r+0x2b4>)
  403f10:	2b00      	cmp	r3, #0
  403f12:	d0e3      	beq.n	403edc <_dtoa_r+0x5c>
  403f14:	1cc3      	adds	r3, r0, #3
  403f16:	e7f4      	b.n	403f02 <_dtoa_r+0x82>
  403f18:	2301      	movs	r3, #1
  403f1a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403f1e:	6033      	str	r3, [r6, #0]
  403f20:	46ab      	mov	fp, r5
  403f22:	e7c5      	b.n	403eb0 <_dtoa_r+0x30>
  403f24:	aa18      	add	r2, sp, #96	; 0x60
  403f26:	ab19      	add	r3, sp, #100	; 0x64
  403f28:	9201      	str	r2, [sp, #4]
  403f2a:	9300      	str	r3, [sp, #0]
  403f2c:	4652      	mov	r2, sl
  403f2e:	465b      	mov	r3, fp
  403f30:	4620      	mov	r0, r4
  403f32:	f002 fa43 	bl	4063bc <__d2b>
  403f36:	0d2b      	lsrs	r3, r5, #20
  403f38:	4681      	mov	r9, r0
  403f3a:	d071      	beq.n	404020 <_dtoa_r+0x1a0>
  403f3c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403f40:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403f44:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403f46:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403f4a:	4650      	mov	r0, sl
  403f4c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403f50:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403f54:	2200      	movs	r2, #0
  403f56:	4b78      	ldr	r3, [pc, #480]	; (404138 <_dtoa_r+0x2b8>)
  403f58:	f002 ff08 	bl	406d6c <__aeabi_dsub>
  403f5c:	a36c      	add	r3, pc, #432	; (adr r3, 404110 <_dtoa_r+0x290>)
  403f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f62:	f003 f8b7 	bl	4070d4 <__aeabi_dmul>
  403f66:	a36c      	add	r3, pc, #432	; (adr r3, 404118 <_dtoa_r+0x298>)
  403f68:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f6c:	f002 ff00 	bl	406d70 <__adddf3>
  403f70:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f74:	4630      	mov	r0, r6
  403f76:	f003 f847 	bl	407008 <__aeabi_i2d>
  403f7a:	a369      	add	r3, pc, #420	; (adr r3, 404120 <_dtoa_r+0x2a0>)
  403f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f80:	f003 f8a8 	bl	4070d4 <__aeabi_dmul>
  403f84:	4602      	mov	r2, r0
  403f86:	460b      	mov	r3, r1
  403f88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f8c:	f002 fef0 	bl	406d70 <__adddf3>
  403f90:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403f94:	f003 fb4e 	bl	407634 <__aeabi_d2iz>
  403f98:	2200      	movs	r2, #0
  403f9a:	9002      	str	r0, [sp, #8]
  403f9c:	2300      	movs	r3, #0
  403f9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403fa2:	f003 fb09 	bl	4075b8 <__aeabi_dcmplt>
  403fa6:	2800      	cmp	r0, #0
  403fa8:	f040 8173 	bne.w	404292 <_dtoa_r+0x412>
  403fac:	9d02      	ldr	r5, [sp, #8]
  403fae:	2d16      	cmp	r5, #22
  403fb0:	f200 815d 	bhi.w	40426e <_dtoa_r+0x3ee>
  403fb4:	4b61      	ldr	r3, [pc, #388]	; (40413c <_dtoa_r+0x2bc>)
  403fb6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403fba:	e9d3 0100 	ldrd	r0, r1, [r3]
  403fbe:	4652      	mov	r2, sl
  403fc0:	465b      	mov	r3, fp
  403fc2:	f003 fb17 	bl	4075f4 <__aeabi_dcmpgt>
  403fc6:	2800      	cmp	r0, #0
  403fc8:	f000 81c5 	beq.w	404356 <_dtoa_r+0x4d6>
  403fcc:	1e6b      	subs	r3, r5, #1
  403fce:	9302      	str	r3, [sp, #8]
  403fd0:	2300      	movs	r3, #0
  403fd2:	930e      	str	r3, [sp, #56]	; 0x38
  403fd4:	1bbf      	subs	r7, r7, r6
  403fd6:	1e7b      	subs	r3, r7, #1
  403fd8:	9306      	str	r3, [sp, #24]
  403fda:	f100 8154 	bmi.w	404286 <_dtoa_r+0x406>
  403fde:	2300      	movs	r3, #0
  403fe0:	9308      	str	r3, [sp, #32]
  403fe2:	9b02      	ldr	r3, [sp, #8]
  403fe4:	2b00      	cmp	r3, #0
  403fe6:	f2c0 8145 	blt.w	404274 <_dtoa_r+0x3f4>
  403fea:	9a06      	ldr	r2, [sp, #24]
  403fec:	930d      	str	r3, [sp, #52]	; 0x34
  403fee:	4611      	mov	r1, r2
  403ff0:	4419      	add	r1, r3
  403ff2:	2300      	movs	r3, #0
  403ff4:	9106      	str	r1, [sp, #24]
  403ff6:	930c      	str	r3, [sp, #48]	; 0x30
  403ff8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ffa:	2b09      	cmp	r3, #9
  403ffc:	d82a      	bhi.n	404054 <_dtoa_r+0x1d4>
  403ffe:	2b05      	cmp	r3, #5
  404000:	f340 865b 	ble.w	404cba <_dtoa_r+0xe3a>
  404004:	3b04      	subs	r3, #4
  404006:	9324      	str	r3, [sp, #144]	; 0x90
  404008:	2500      	movs	r5, #0
  40400a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40400c:	3b02      	subs	r3, #2
  40400e:	2b03      	cmp	r3, #3
  404010:	f200 8642 	bhi.w	404c98 <_dtoa_r+0xe18>
  404014:	e8df f013 	tbh	[pc, r3, lsl #1]
  404018:	02c903d4 	.word	0x02c903d4
  40401c:	046103df 	.word	0x046103df
  404020:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404022:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404024:	443e      	add	r6, r7
  404026:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40402a:	2b20      	cmp	r3, #32
  40402c:	f340 818e 	ble.w	40434c <_dtoa_r+0x4cc>
  404030:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404034:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404038:	409d      	lsls	r5, r3
  40403a:	fa2a f000 	lsr.w	r0, sl, r0
  40403e:	4328      	orrs	r0, r5
  404040:	f002 ffd2 	bl	406fe8 <__aeabi_ui2d>
  404044:	2301      	movs	r3, #1
  404046:	3e01      	subs	r6, #1
  404048:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40404c:	9314      	str	r3, [sp, #80]	; 0x50
  40404e:	e781      	b.n	403f54 <_dtoa_r+0xd4>
  404050:	483b      	ldr	r0, [pc, #236]	; (404140 <_dtoa_r+0x2c0>)
  404052:	e743      	b.n	403edc <_dtoa_r+0x5c>
  404054:	2100      	movs	r1, #0
  404056:	6461      	str	r1, [r4, #68]	; 0x44
  404058:	4620      	mov	r0, r4
  40405a:	9125      	str	r1, [sp, #148]	; 0x94
  40405c:	f001 ff10 	bl	405e80 <_Balloc>
  404060:	f04f 33ff 	mov.w	r3, #4294967295
  404064:	930a      	str	r3, [sp, #40]	; 0x28
  404066:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404068:	930f      	str	r3, [sp, #60]	; 0x3c
  40406a:	2301      	movs	r3, #1
  40406c:	9004      	str	r0, [sp, #16]
  40406e:	6420      	str	r0, [r4, #64]	; 0x40
  404070:	9224      	str	r2, [sp, #144]	; 0x90
  404072:	930b      	str	r3, [sp, #44]	; 0x2c
  404074:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404076:	2b00      	cmp	r3, #0
  404078:	f2c0 80d9 	blt.w	40422e <_dtoa_r+0x3ae>
  40407c:	9a02      	ldr	r2, [sp, #8]
  40407e:	2a0e      	cmp	r2, #14
  404080:	f300 80d5 	bgt.w	40422e <_dtoa_r+0x3ae>
  404084:	4b2d      	ldr	r3, [pc, #180]	; (40413c <_dtoa_r+0x2bc>)
  404086:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40408a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40408e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404092:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404094:	2b00      	cmp	r3, #0
  404096:	f2c0 83ba 	blt.w	40480e <_dtoa_r+0x98e>
  40409a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40409e:	4650      	mov	r0, sl
  4040a0:	462a      	mov	r2, r5
  4040a2:	4633      	mov	r3, r6
  4040a4:	4659      	mov	r1, fp
  4040a6:	f003 f93f 	bl	407328 <__aeabi_ddiv>
  4040aa:	f003 fac3 	bl	407634 <__aeabi_d2iz>
  4040ae:	4680      	mov	r8, r0
  4040b0:	f002 ffaa 	bl	407008 <__aeabi_i2d>
  4040b4:	462a      	mov	r2, r5
  4040b6:	4633      	mov	r3, r6
  4040b8:	f003 f80c 	bl	4070d4 <__aeabi_dmul>
  4040bc:	460b      	mov	r3, r1
  4040be:	4602      	mov	r2, r0
  4040c0:	4659      	mov	r1, fp
  4040c2:	4650      	mov	r0, sl
  4040c4:	f002 fe52 	bl	406d6c <__aeabi_dsub>
  4040c8:	9d04      	ldr	r5, [sp, #16]
  4040ca:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4040ce:	702b      	strb	r3, [r5, #0]
  4040d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040d2:	2b01      	cmp	r3, #1
  4040d4:	4606      	mov	r6, r0
  4040d6:	460f      	mov	r7, r1
  4040d8:	f105 0501 	add.w	r5, r5, #1
  4040dc:	d068      	beq.n	4041b0 <_dtoa_r+0x330>
  4040de:	2200      	movs	r2, #0
  4040e0:	4b18      	ldr	r3, [pc, #96]	; (404144 <_dtoa_r+0x2c4>)
  4040e2:	f002 fff7 	bl	4070d4 <__aeabi_dmul>
  4040e6:	2200      	movs	r2, #0
  4040e8:	2300      	movs	r3, #0
  4040ea:	4606      	mov	r6, r0
  4040ec:	460f      	mov	r7, r1
  4040ee:	f003 fa59 	bl	4075a4 <__aeabi_dcmpeq>
  4040f2:	2800      	cmp	r0, #0
  4040f4:	f040 8088 	bne.w	404208 <_dtoa_r+0x388>
  4040f8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4040fc:	f04f 0a00 	mov.w	sl, #0
  404100:	f8df b040 	ldr.w	fp, [pc, #64]	; 404144 <_dtoa_r+0x2c4>
  404104:	940c      	str	r4, [sp, #48]	; 0x30
  404106:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40410a:	e028      	b.n	40415e <_dtoa_r+0x2de>
  40410c:	f3af 8000 	nop.w
  404110:	636f4361 	.word	0x636f4361
  404114:	3fd287a7 	.word	0x3fd287a7
  404118:	8b60c8b3 	.word	0x8b60c8b3
  40411c:	3fc68a28 	.word	0x3fc68a28
  404120:	509f79fb 	.word	0x509f79fb
  404124:	3fd34413 	.word	0x3fd34413
  404128:	7ff00000 	.word	0x7ff00000
  40412c:	00407be9 	.word	0x00407be9
  404130:	00407c2c 	.word	0x00407c2c
  404134:	00407c38 	.word	0x00407c38
  404138:	3ff80000 	.word	0x3ff80000
  40413c:	00407c78 	.word	0x00407c78
  404140:	00407be8 	.word	0x00407be8
  404144:	40240000 	.word	0x40240000
  404148:	f002 ffc4 	bl	4070d4 <__aeabi_dmul>
  40414c:	2200      	movs	r2, #0
  40414e:	2300      	movs	r3, #0
  404150:	4606      	mov	r6, r0
  404152:	460f      	mov	r7, r1
  404154:	f003 fa26 	bl	4075a4 <__aeabi_dcmpeq>
  404158:	2800      	cmp	r0, #0
  40415a:	f040 83c1 	bne.w	4048e0 <_dtoa_r+0xa60>
  40415e:	4642      	mov	r2, r8
  404160:	464b      	mov	r3, r9
  404162:	4630      	mov	r0, r6
  404164:	4639      	mov	r1, r7
  404166:	f003 f8df 	bl	407328 <__aeabi_ddiv>
  40416a:	f003 fa63 	bl	407634 <__aeabi_d2iz>
  40416e:	4604      	mov	r4, r0
  404170:	f002 ff4a 	bl	407008 <__aeabi_i2d>
  404174:	4642      	mov	r2, r8
  404176:	464b      	mov	r3, r9
  404178:	f002 ffac 	bl	4070d4 <__aeabi_dmul>
  40417c:	4602      	mov	r2, r0
  40417e:	460b      	mov	r3, r1
  404180:	4630      	mov	r0, r6
  404182:	4639      	mov	r1, r7
  404184:	f002 fdf2 	bl	406d6c <__aeabi_dsub>
  404188:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40418c:	9e04      	ldr	r6, [sp, #16]
  40418e:	f805 eb01 	strb.w	lr, [r5], #1
  404192:	eba5 0e06 	sub.w	lr, r5, r6
  404196:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404198:	45b6      	cmp	lr, r6
  40419a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40419e:	4652      	mov	r2, sl
  4041a0:	465b      	mov	r3, fp
  4041a2:	d1d1      	bne.n	404148 <_dtoa_r+0x2c8>
  4041a4:	46a0      	mov	r8, r4
  4041a6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4041aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4041ac:	4606      	mov	r6, r0
  4041ae:	460f      	mov	r7, r1
  4041b0:	4632      	mov	r2, r6
  4041b2:	463b      	mov	r3, r7
  4041b4:	4630      	mov	r0, r6
  4041b6:	4639      	mov	r1, r7
  4041b8:	f002 fdda 	bl	406d70 <__adddf3>
  4041bc:	4606      	mov	r6, r0
  4041be:	460f      	mov	r7, r1
  4041c0:	4602      	mov	r2, r0
  4041c2:	460b      	mov	r3, r1
  4041c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4041c8:	f003 f9f6 	bl	4075b8 <__aeabi_dcmplt>
  4041cc:	b948      	cbnz	r0, 4041e2 <_dtoa_r+0x362>
  4041ce:	4632      	mov	r2, r6
  4041d0:	463b      	mov	r3, r7
  4041d2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4041d6:	f003 f9e5 	bl	4075a4 <__aeabi_dcmpeq>
  4041da:	b1a8      	cbz	r0, 404208 <_dtoa_r+0x388>
  4041dc:	f018 0f01 	tst.w	r8, #1
  4041e0:	d012      	beq.n	404208 <_dtoa_r+0x388>
  4041e2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4041e6:	9a04      	ldr	r2, [sp, #16]
  4041e8:	1e6b      	subs	r3, r5, #1
  4041ea:	e004      	b.n	4041f6 <_dtoa_r+0x376>
  4041ec:	429a      	cmp	r2, r3
  4041ee:	f000 8401 	beq.w	4049f4 <_dtoa_r+0xb74>
  4041f2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4041f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4041fa:	f103 0501 	add.w	r5, r3, #1
  4041fe:	d0f5      	beq.n	4041ec <_dtoa_r+0x36c>
  404200:	f108 0801 	add.w	r8, r8, #1
  404204:	f883 8000 	strb.w	r8, [r3]
  404208:	4649      	mov	r1, r9
  40420a:	4620      	mov	r0, r4
  40420c:	f001 fe5e 	bl	405ecc <_Bfree>
  404210:	2200      	movs	r2, #0
  404212:	9b02      	ldr	r3, [sp, #8]
  404214:	702a      	strb	r2, [r5, #0]
  404216:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404218:	3301      	adds	r3, #1
  40421a:	6013      	str	r3, [r2, #0]
  40421c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40421e:	2b00      	cmp	r3, #0
  404220:	f000 839e 	beq.w	404960 <_dtoa_r+0xae0>
  404224:	9804      	ldr	r0, [sp, #16]
  404226:	601d      	str	r5, [r3, #0]
  404228:	b01b      	add	sp, #108	; 0x6c
  40422a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40422e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404230:	2a00      	cmp	r2, #0
  404232:	d03e      	beq.n	4042b2 <_dtoa_r+0x432>
  404234:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404236:	2a01      	cmp	r2, #1
  404238:	f340 8311 	ble.w	40485e <_dtoa_r+0x9de>
  40423c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40423e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404240:	1e5f      	subs	r7, r3, #1
  404242:	42ba      	cmp	r2, r7
  404244:	f2c0 838f 	blt.w	404966 <_dtoa_r+0xae6>
  404248:	1bd7      	subs	r7, r2, r7
  40424a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40424c:	2b00      	cmp	r3, #0
  40424e:	f2c0 848b 	blt.w	404b68 <_dtoa_r+0xce8>
  404252:	9d08      	ldr	r5, [sp, #32]
  404254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404256:	9a08      	ldr	r2, [sp, #32]
  404258:	441a      	add	r2, r3
  40425a:	9208      	str	r2, [sp, #32]
  40425c:	9a06      	ldr	r2, [sp, #24]
  40425e:	2101      	movs	r1, #1
  404260:	441a      	add	r2, r3
  404262:	4620      	mov	r0, r4
  404264:	9206      	str	r2, [sp, #24]
  404266:	f001 fecb 	bl	406000 <__i2b>
  40426a:	4606      	mov	r6, r0
  40426c:	e024      	b.n	4042b8 <_dtoa_r+0x438>
  40426e:	2301      	movs	r3, #1
  404270:	930e      	str	r3, [sp, #56]	; 0x38
  404272:	e6af      	b.n	403fd4 <_dtoa_r+0x154>
  404274:	9a08      	ldr	r2, [sp, #32]
  404276:	9b02      	ldr	r3, [sp, #8]
  404278:	1ad2      	subs	r2, r2, r3
  40427a:	425b      	negs	r3, r3
  40427c:	930c      	str	r3, [sp, #48]	; 0x30
  40427e:	2300      	movs	r3, #0
  404280:	9208      	str	r2, [sp, #32]
  404282:	930d      	str	r3, [sp, #52]	; 0x34
  404284:	e6b8      	b.n	403ff8 <_dtoa_r+0x178>
  404286:	f1c7 0301 	rsb	r3, r7, #1
  40428a:	9308      	str	r3, [sp, #32]
  40428c:	2300      	movs	r3, #0
  40428e:	9306      	str	r3, [sp, #24]
  404290:	e6a7      	b.n	403fe2 <_dtoa_r+0x162>
  404292:	9d02      	ldr	r5, [sp, #8]
  404294:	4628      	mov	r0, r5
  404296:	f002 feb7 	bl	407008 <__aeabi_i2d>
  40429a:	4602      	mov	r2, r0
  40429c:	460b      	mov	r3, r1
  40429e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4042a2:	f003 f97f 	bl	4075a4 <__aeabi_dcmpeq>
  4042a6:	2800      	cmp	r0, #0
  4042a8:	f47f ae80 	bne.w	403fac <_dtoa_r+0x12c>
  4042ac:	1e6b      	subs	r3, r5, #1
  4042ae:	9302      	str	r3, [sp, #8]
  4042b0:	e67c      	b.n	403fac <_dtoa_r+0x12c>
  4042b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4042b4:	9d08      	ldr	r5, [sp, #32]
  4042b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4042b8:	2d00      	cmp	r5, #0
  4042ba:	dd0c      	ble.n	4042d6 <_dtoa_r+0x456>
  4042bc:	9906      	ldr	r1, [sp, #24]
  4042be:	2900      	cmp	r1, #0
  4042c0:	460b      	mov	r3, r1
  4042c2:	dd08      	ble.n	4042d6 <_dtoa_r+0x456>
  4042c4:	42a9      	cmp	r1, r5
  4042c6:	9a08      	ldr	r2, [sp, #32]
  4042c8:	bfa8      	it	ge
  4042ca:	462b      	movge	r3, r5
  4042cc:	1ad2      	subs	r2, r2, r3
  4042ce:	1aed      	subs	r5, r5, r3
  4042d0:	1acb      	subs	r3, r1, r3
  4042d2:	9208      	str	r2, [sp, #32]
  4042d4:	9306      	str	r3, [sp, #24]
  4042d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4042d8:	b1d3      	cbz	r3, 404310 <_dtoa_r+0x490>
  4042da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4042dc:	2b00      	cmp	r3, #0
  4042de:	f000 82b7 	beq.w	404850 <_dtoa_r+0x9d0>
  4042e2:	2f00      	cmp	r7, #0
  4042e4:	dd10      	ble.n	404308 <_dtoa_r+0x488>
  4042e6:	4631      	mov	r1, r6
  4042e8:	463a      	mov	r2, r7
  4042ea:	4620      	mov	r0, r4
  4042ec:	f001 ff24 	bl	406138 <__pow5mult>
  4042f0:	464a      	mov	r2, r9
  4042f2:	4601      	mov	r1, r0
  4042f4:	4606      	mov	r6, r0
  4042f6:	4620      	mov	r0, r4
  4042f8:	f001 fe8c 	bl	406014 <__multiply>
  4042fc:	4649      	mov	r1, r9
  4042fe:	4680      	mov	r8, r0
  404300:	4620      	mov	r0, r4
  404302:	f001 fde3 	bl	405ecc <_Bfree>
  404306:	46c1      	mov	r9, r8
  404308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40430a:	1bda      	subs	r2, r3, r7
  40430c:	f040 82a1 	bne.w	404852 <_dtoa_r+0x9d2>
  404310:	2101      	movs	r1, #1
  404312:	4620      	mov	r0, r4
  404314:	f001 fe74 	bl	406000 <__i2b>
  404318:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40431a:	2b00      	cmp	r3, #0
  40431c:	4680      	mov	r8, r0
  40431e:	dd1c      	ble.n	40435a <_dtoa_r+0x4da>
  404320:	4601      	mov	r1, r0
  404322:	461a      	mov	r2, r3
  404324:	4620      	mov	r0, r4
  404326:	f001 ff07 	bl	406138 <__pow5mult>
  40432a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40432c:	2b01      	cmp	r3, #1
  40432e:	4680      	mov	r8, r0
  404330:	f340 8254 	ble.w	4047dc <_dtoa_r+0x95c>
  404334:	2300      	movs	r3, #0
  404336:	930c      	str	r3, [sp, #48]	; 0x30
  404338:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40433c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404340:	6918      	ldr	r0, [r3, #16]
  404342:	f001 fe0d 	bl	405f60 <__hi0bits>
  404346:	f1c0 0020 	rsb	r0, r0, #32
  40434a:	e010      	b.n	40436e <_dtoa_r+0x4ee>
  40434c:	f1c3 0520 	rsb	r5, r3, #32
  404350:	fa0a f005 	lsl.w	r0, sl, r5
  404354:	e674      	b.n	404040 <_dtoa_r+0x1c0>
  404356:	900e      	str	r0, [sp, #56]	; 0x38
  404358:	e63c      	b.n	403fd4 <_dtoa_r+0x154>
  40435a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40435c:	2b01      	cmp	r3, #1
  40435e:	f340 8287 	ble.w	404870 <_dtoa_r+0x9f0>
  404362:	2300      	movs	r3, #0
  404364:	930c      	str	r3, [sp, #48]	; 0x30
  404366:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404368:	2001      	movs	r0, #1
  40436a:	2b00      	cmp	r3, #0
  40436c:	d1e4      	bne.n	404338 <_dtoa_r+0x4b8>
  40436e:	9a06      	ldr	r2, [sp, #24]
  404370:	4410      	add	r0, r2
  404372:	f010 001f 	ands.w	r0, r0, #31
  404376:	f000 80a1 	beq.w	4044bc <_dtoa_r+0x63c>
  40437a:	f1c0 0320 	rsb	r3, r0, #32
  40437e:	2b04      	cmp	r3, #4
  404380:	f340 849e 	ble.w	404cc0 <_dtoa_r+0xe40>
  404384:	9b08      	ldr	r3, [sp, #32]
  404386:	f1c0 001c 	rsb	r0, r0, #28
  40438a:	4403      	add	r3, r0
  40438c:	9308      	str	r3, [sp, #32]
  40438e:	4613      	mov	r3, r2
  404390:	4403      	add	r3, r0
  404392:	4405      	add	r5, r0
  404394:	9306      	str	r3, [sp, #24]
  404396:	9b08      	ldr	r3, [sp, #32]
  404398:	2b00      	cmp	r3, #0
  40439a:	dd05      	ble.n	4043a8 <_dtoa_r+0x528>
  40439c:	4649      	mov	r1, r9
  40439e:	461a      	mov	r2, r3
  4043a0:	4620      	mov	r0, r4
  4043a2:	f001 ff19 	bl	4061d8 <__lshift>
  4043a6:	4681      	mov	r9, r0
  4043a8:	9b06      	ldr	r3, [sp, #24]
  4043aa:	2b00      	cmp	r3, #0
  4043ac:	dd05      	ble.n	4043ba <_dtoa_r+0x53a>
  4043ae:	4641      	mov	r1, r8
  4043b0:	461a      	mov	r2, r3
  4043b2:	4620      	mov	r0, r4
  4043b4:	f001 ff10 	bl	4061d8 <__lshift>
  4043b8:	4680      	mov	r8, r0
  4043ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4043bc:	2b00      	cmp	r3, #0
  4043be:	f040 8086 	bne.w	4044ce <_dtoa_r+0x64e>
  4043c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043c4:	2b00      	cmp	r3, #0
  4043c6:	f340 8266 	ble.w	404896 <_dtoa_r+0xa16>
  4043ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4043cc:	2b00      	cmp	r3, #0
  4043ce:	f000 8098 	beq.w	404502 <_dtoa_r+0x682>
  4043d2:	2d00      	cmp	r5, #0
  4043d4:	dd05      	ble.n	4043e2 <_dtoa_r+0x562>
  4043d6:	4631      	mov	r1, r6
  4043d8:	462a      	mov	r2, r5
  4043da:	4620      	mov	r0, r4
  4043dc:	f001 fefc 	bl	4061d8 <__lshift>
  4043e0:	4606      	mov	r6, r0
  4043e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4043e4:	2b00      	cmp	r3, #0
  4043e6:	f040 8337 	bne.w	404a58 <_dtoa_r+0xbd8>
  4043ea:	9606      	str	r6, [sp, #24]
  4043ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043ee:	9a04      	ldr	r2, [sp, #16]
  4043f0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4043f4:	3b01      	subs	r3, #1
  4043f6:	18d3      	adds	r3, r2, r3
  4043f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4043fa:	f00a 0301 	and.w	r3, sl, #1
  4043fe:	930c      	str	r3, [sp, #48]	; 0x30
  404400:	4617      	mov	r7, r2
  404402:	46c2      	mov	sl, r8
  404404:	4651      	mov	r1, sl
  404406:	4648      	mov	r0, r9
  404408:	f7ff fca6 	bl	403d58 <quorem>
  40440c:	4631      	mov	r1, r6
  40440e:	4605      	mov	r5, r0
  404410:	4648      	mov	r0, r9
  404412:	f001 ff33 	bl	40627c <__mcmp>
  404416:	465a      	mov	r2, fp
  404418:	900a      	str	r0, [sp, #40]	; 0x28
  40441a:	4651      	mov	r1, sl
  40441c:	4620      	mov	r0, r4
  40441e:	f001 ff49 	bl	4062b4 <__mdiff>
  404422:	68c2      	ldr	r2, [r0, #12]
  404424:	4680      	mov	r8, r0
  404426:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40442a:	2a00      	cmp	r2, #0
  40442c:	f040 822b 	bne.w	404886 <_dtoa_r+0xa06>
  404430:	4601      	mov	r1, r0
  404432:	4648      	mov	r0, r9
  404434:	9308      	str	r3, [sp, #32]
  404436:	f001 ff21 	bl	40627c <__mcmp>
  40443a:	4641      	mov	r1, r8
  40443c:	9006      	str	r0, [sp, #24]
  40443e:	4620      	mov	r0, r4
  404440:	f001 fd44 	bl	405ecc <_Bfree>
  404444:	9a06      	ldr	r2, [sp, #24]
  404446:	9b08      	ldr	r3, [sp, #32]
  404448:	b932      	cbnz	r2, 404458 <_dtoa_r+0x5d8>
  40444a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40444c:	b921      	cbnz	r1, 404458 <_dtoa_r+0x5d8>
  40444e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404450:	2a00      	cmp	r2, #0
  404452:	f000 83ef 	beq.w	404c34 <_dtoa_r+0xdb4>
  404456:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404458:	990a      	ldr	r1, [sp, #40]	; 0x28
  40445a:	2900      	cmp	r1, #0
  40445c:	f2c0 829f 	blt.w	40499e <_dtoa_r+0xb1e>
  404460:	d105      	bne.n	40446e <_dtoa_r+0x5ee>
  404462:	9924      	ldr	r1, [sp, #144]	; 0x90
  404464:	b919      	cbnz	r1, 40446e <_dtoa_r+0x5ee>
  404466:	990c      	ldr	r1, [sp, #48]	; 0x30
  404468:	2900      	cmp	r1, #0
  40446a:	f000 8298 	beq.w	40499e <_dtoa_r+0xb1e>
  40446e:	2a00      	cmp	r2, #0
  404470:	f300 8306 	bgt.w	404a80 <_dtoa_r+0xc00>
  404474:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404476:	703b      	strb	r3, [r7, #0]
  404478:	f107 0801 	add.w	r8, r7, #1
  40447c:	4297      	cmp	r7, r2
  40447e:	4645      	mov	r5, r8
  404480:	f000 830c 	beq.w	404a9c <_dtoa_r+0xc1c>
  404484:	4649      	mov	r1, r9
  404486:	2300      	movs	r3, #0
  404488:	220a      	movs	r2, #10
  40448a:	4620      	mov	r0, r4
  40448c:	f001 fd28 	bl	405ee0 <__multadd>
  404490:	455e      	cmp	r6, fp
  404492:	4681      	mov	r9, r0
  404494:	4631      	mov	r1, r6
  404496:	f04f 0300 	mov.w	r3, #0
  40449a:	f04f 020a 	mov.w	r2, #10
  40449e:	4620      	mov	r0, r4
  4044a0:	f000 81eb 	beq.w	40487a <_dtoa_r+0x9fa>
  4044a4:	f001 fd1c 	bl	405ee0 <__multadd>
  4044a8:	4659      	mov	r1, fp
  4044aa:	4606      	mov	r6, r0
  4044ac:	2300      	movs	r3, #0
  4044ae:	220a      	movs	r2, #10
  4044b0:	4620      	mov	r0, r4
  4044b2:	f001 fd15 	bl	405ee0 <__multadd>
  4044b6:	4647      	mov	r7, r8
  4044b8:	4683      	mov	fp, r0
  4044ba:	e7a3      	b.n	404404 <_dtoa_r+0x584>
  4044bc:	201c      	movs	r0, #28
  4044be:	9b08      	ldr	r3, [sp, #32]
  4044c0:	4403      	add	r3, r0
  4044c2:	9308      	str	r3, [sp, #32]
  4044c4:	9b06      	ldr	r3, [sp, #24]
  4044c6:	4403      	add	r3, r0
  4044c8:	4405      	add	r5, r0
  4044ca:	9306      	str	r3, [sp, #24]
  4044cc:	e763      	b.n	404396 <_dtoa_r+0x516>
  4044ce:	4641      	mov	r1, r8
  4044d0:	4648      	mov	r0, r9
  4044d2:	f001 fed3 	bl	40627c <__mcmp>
  4044d6:	2800      	cmp	r0, #0
  4044d8:	f6bf af73 	bge.w	4043c2 <_dtoa_r+0x542>
  4044dc:	9f02      	ldr	r7, [sp, #8]
  4044de:	4649      	mov	r1, r9
  4044e0:	2300      	movs	r3, #0
  4044e2:	220a      	movs	r2, #10
  4044e4:	4620      	mov	r0, r4
  4044e6:	3f01      	subs	r7, #1
  4044e8:	9702      	str	r7, [sp, #8]
  4044ea:	f001 fcf9 	bl	405ee0 <__multadd>
  4044ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4044f0:	4681      	mov	r9, r0
  4044f2:	2b00      	cmp	r3, #0
  4044f4:	f040 83b6 	bne.w	404c64 <_dtoa_r+0xde4>
  4044f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044fa:	2b00      	cmp	r3, #0
  4044fc:	f340 83bf 	ble.w	404c7e <_dtoa_r+0xdfe>
  404500:	930a      	str	r3, [sp, #40]	; 0x28
  404502:	f8dd b010 	ldr.w	fp, [sp, #16]
  404506:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404508:	465d      	mov	r5, fp
  40450a:	e002      	b.n	404512 <_dtoa_r+0x692>
  40450c:	f001 fce8 	bl	405ee0 <__multadd>
  404510:	4681      	mov	r9, r0
  404512:	4641      	mov	r1, r8
  404514:	4648      	mov	r0, r9
  404516:	f7ff fc1f 	bl	403d58 <quorem>
  40451a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40451e:	f805 ab01 	strb.w	sl, [r5], #1
  404522:	eba5 030b 	sub.w	r3, r5, fp
  404526:	42bb      	cmp	r3, r7
  404528:	f04f 020a 	mov.w	r2, #10
  40452c:	f04f 0300 	mov.w	r3, #0
  404530:	4649      	mov	r1, r9
  404532:	4620      	mov	r0, r4
  404534:	dbea      	blt.n	40450c <_dtoa_r+0x68c>
  404536:	9b04      	ldr	r3, [sp, #16]
  404538:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40453a:	2a01      	cmp	r2, #1
  40453c:	bfac      	ite	ge
  40453e:	189b      	addge	r3, r3, r2
  404540:	3301      	addlt	r3, #1
  404542:	461d      	mov	r5, r3
  404544:	f04f 0b00 	mov.w	fp, #0
  404548:	4649      	mov	r1, r9
  40454a:	2201      	movs	r2, #1
  40454c:	4620      	mov	r0, r4
  40454e:	f001 fe43 	bl	4061d8 <__lshift>
  404552:	4641      	mov	r1, r8
  404554:	4681      	mov	r9, r0
  404556:	f001 fe91 	bl	40627c <__mcmp>
  40455a:	2800      	cmp	r0, #0
  40455c:	f340 823d 	ble.w	4049da <_dtoa_r+0xb5a>
  404560:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404564:	9904      	ldr	r1, [sp, #16]
  404566:	1e6b      	subs	r3, r5, #1
  404568:	e004      	b.n	404574 <_dtoa_r+0x6f4>
  40456a:	428b      	cmp	r3, r1
  40456c:	f000 81ae 	beq.w	4048cc <_dtoa_r+0xa4c>
  404570:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404574:	2a39      	cmp	r2, #57	; 0x39
  404576:	f103 0501 	add.w	r5, r3, #1
  40457a:	d0f6      	beq.n	40456a <_dtoa_r+0x6ea>
  40457c:	3201      	adds	r2, #1
  40457e:	701a      	strb	r2, [r3, #0]
  404580:	4641      	mov	r1, r8
  404582:	4620      	mov	r0, r4
  404584:	f001 fca2 	bl	405ecc <_Bfree>
  404588:	2e00      	cmp	r6, #0
  40458a:	f43f ae3d 	beq.w	404208 <_dtoa_r+0x388>
  40458e:	f1bb 0f00 	cmp.w	fp, #0
  404592:	d005      	beq.n	4045a0 <_dtoa_r+0x720>
  404594:	45b3      	cmp	fp, r6
  404596:	d003      	beq.n	4045a0 <_dtoa_r+0x720>
  404598:	4659      	mov	r1, fp
  40459a:	4620      	mov	r0, r4
  40459c:	f001 fc96 	bl	405ecc <_Bfree>
  4045a0:	4631      	mov	r1, r6
  4045a2:	4620      	mov	r0, r4
  4045a4:	f001 fc92 	bl	405ecc <_Bfree>
  4045a8:	e62e      	b.n	404208 <_dtoa_r+0x388>
  4045aa:	2300      	movs	r3, #0
  4045ac:	930b      	str	r3, [sp, #44]	; 0x2c
  4045ae:	9b02      	ldr	r3, [sp, #8]
  4045b0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4045b2:	4413      	add	r3, r2
  4045b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4045b6:	3301      	adds	r3, #1
  4045b8:	2b01      	cmp	r3, #1
  4045ba:	461f      	mov	r7, r3
  4045bc:	461e      	mov	r6, r3
  4045be:	930a      	str	r3, [sp, #40]	; 0x28
  4045c0:	bfb8      	it	lt
  4045c2:	2701      	movlt	r7, #1
  4045c4:	2100      	movs	r1, #0
  4045c6:	2f17      	cmp	r7, #23
  4045c8:	6461      	str	r1, [r4, #68]	; 0x44
  4045ca:	d90a      	bls.n	4045e2 <_dtoa_r+0x762>
  4045cc:	2201      	movs	r2, #1
  4045ce:	2304      	movs	r3, #4
  4045d0:	005b      	lsls	r3, r3, #1
  4045d2:	f103 0014 	add.w	r0, r3, #20
  4045d6:	4287      	cmp	r7, r0
  4045d8:	4611      	mov	r1, r2
  4045da:	f102 0201 	add.w	r2, r2, #1
  4045de:	d2f7      	bcs.n	4045d0 <_dtoa_r+0x750>
  4045e0:	6461      	str	r1, [r4, #68]	; 0x44
  4045e2:	4620      	mov	r0, r4
  4045e4:	f001 fc4c 	bl	405e80 <_Balloc>
  4045e8:	2e0e      	cmp	r6, #14
  4045ea:	9004      	str	r0, [sp, #16]
  4045ec:	6420      	str	r0, [r4, #64]	; 0x40
  4045ee:	f63f ad41 	bhi.w	404074 <_dtoa_r+0x1f4>
  4045f2:	2d00      	cmp	r5, #0
  4045f4:	f43f ad3e 	beq.w	404074 <_dtoa_r+0x1f4>
  4045f8:	9902      	ldr	r1, [sp, #8]
  4045fa:	2900      	cmp	r1, #0
  4045fc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404600:	f340 8202 	ble.w	404a08 <_dtoa_r+0xb88>
  404604:	4bb8      	ldr	r3, [pc, #736]	; (4048e8 <_dtoa_r+0xa68>)
  404606:	f001 020f 	and.w	r2, r1, #15
  40460a:	110d      	asrs	r5, r1, #4
  40460c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404610:	06e9      	lsls	r1, r5, #27
  404612:	e9d3 6700 	ldrd	r6, r7, [r3]
  404616:	f140 81ae 	bpl.w	404976 <_dtoa_r+0xaf6>
  40461a:	4bb4      	ldr	r3, [pc, #720]	; (4048ec <_dtoa_r+0xa6c>)
  40461c:	4650      	mov	r0, sl
  40461e:	4659      	mov	r1, fp
  404620:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404624:	f002 fe80 	bl	407328 <__aeabi_ddiv>
  404628:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40462c:	f005 050f 	and.w	r5, r5, #15
  404630:	f04f 0a03 	mov.w	sl, #3
  404634:	b18d      	cbz	r5, 40465a <_dtoa_r+0x7da>
  404636:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4048ec <_dtoa_r+0xa6c>
  40463a:	07ea      	lsls	r2, r5, #31
  40463c:	d509      	bpl.n	404652 <_dtoa_r+0x7d2>
  40463e:	4630      	mov	r0, r6
  404640:	4639      	mov	r1, r7
  404642:	e9d8 2300 	ldrd	r2, r3, [r8]
  404646:	f002 fd45 	bl	4070d4 <__aeabi_dmul>
  40464a:	f10a 0a01 	add.w	sl, sl, #1
  40464e:	4606      	mov	r6, r0
  404650:	460f      	mov	r7, r1
  404652:	106d      	asrs	r5, r5, #1
  404654:	f108 0808 	add.w	r8, r8, #8
  404658:	d1ef      	bne.n	40463a <_dtoa_r+0x7ba>
  40465a:	463b      	mov	r3, r7
  40465c:	4632      	mov	r2, r6
  40465e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404662:	f002 fe61 	bl	407328 <__aeabi_ddiv>
  404666:	4607      	mov	r7, r0
  404668:	4688      	mov	r8, r1
  40466a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40466c:	b143      	cbz	r3, 404680 <_dtoa_r+0x800>
  40466e:	2200      	movs	r2, #0
  404670:	4b9f      	ldr	r3, [pc, #636]	; (4048f0 <_dtoa_r+0xa70>)
  404672:	4638      	mov	r0, r7
  404674:	4641      	mov	r1, r8
  404676:	f002 ff9f 	bl	4075b8 <__aeabi_dcmplt>
  40467a:	2800      	cmp	r0, #0
  40467c:	f040 8286 	bne.w	404b8c <_dtoa_r+0xd0c>
  404680:	4650      	mov	r0, sl
  404682:	f002 fcc1 	bl	407008 <__aeabi_i2d>
  404686:	463a      	mov	r2, r7
  404688:	4643      	mov	r3, r8
  40468a:	f002 fd23 	bl	4070d4 <__aeabi_dmul>
  40468e:	4b99      	ldr	r3, [pc, #612]	; (4048f4 <_dtoa_r+0xa74>)
  404690:	2200      	movs	r2, #0
  404692:	f002 fb6d 	bl	406d70 <__adddf3>
  404696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404698:	4605      	mov	r5, r0
  40469a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40469e:	2b00      	cmp	r3, #0
  4046a0:	f000 813e 	beq.w	404920 <_dtoa_r+0xaa0>
  4046a4:	9b02      	ldr	r3, [sp, #8]
  4046a6:	9315      	str	r3, [sp, #84]	; 0x54
  4046a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046aa:	9312      	str	r3, [sp, #72]	; 0x48
  4046ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4046ae:	2b00      	cmp	r3, #0
  4046b0:	f000 81fa 	beq.w	404aa8 <_dtoa_r+0xc28>
  4046b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4046b6:	4b8c      	ldr	r3, [pc, #560]	; (4048e8 <_dtoa_r+0xa68>)
  4046b8:	498f      	ldr	r1, [pc, #572]	; (4048f8 <_dtoa_r+0xa78>)
  4046ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4046be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4046c2:	2000      	movs	r0, #0
  4046c4:	f002 fe30 	bl	407328 <__aeabi_ddiv>
  4046c8:	462a      	mov	r2, r5
  4046ca:	4633      	mov	r3, r6
  4046cc:	f002 fb4e 	bl	406d6c <__aeabi_dsub>
  4046d0:	4682      	mov	sl, r0
  4046d2:	468b      	mov	fp, r1
  4046d4:	4638      	mov	r0, r7
  4046d6:	4641      	mov	r1, r8
  4046d8:	f002 ffac 	bl	407634 <__aeabi_d2iz>
  4046dc:	4605      	mov	r5, r0
  4046de:	f002 fc93 	bl	407008 <__aeabi_i2d>
  4046e2:	4602      	mov	r2, r0
  4046e4:	460b      	mov	r3, r1
  4046e6:	4638      	mov	r0, r7
  4046e8:	4641      	mov	r1, r8
  4046ea:	f002 fb3f 	bl	406d6c <__aeabi_dsub>
  4046ee:	3530      	adds	r5, #48	; 0x30
  4046f0:	fa5f f885 	uxtb.w	r8, r5
  4046f4:	9d04      	ldr	r5, [sp, #16]
  4046f6:	4606      	mov	r6, r0
  4046f8:	460f      	mov	r7, r1
  4046fa:	f885 8000 	strb.w	r8, [r5]
  4046fe:	4602      	mov	r2, r0
  404700:	460b      	mov	r3, r1
  404702:	4650      	mov	r0, sl
  404704:	4659      	mov	r1, fp
  404706:	3501      	adds	r5, #1
  404708:	f002 ff74 	bl	4075f4 <__aeabi_dcmpgt>
  40470c:	2800      	cmp	r0, #0
  40470e:	d154      	bne.n	4047ba <_dtoa_r+0x93a>
  404710:	4632      	mov	r2, r6
  404712:	463b      	mov	r3, r7
  404714:	2000      	movs	r0, #0
  404716:	4976      	ldr	r1, [pc, #472]	; (4048f0 <_dtoa_r+0xa70>)
  404718:	f002 fb28 	bl	406d6c <__aeabi_dsub>
  40471c:	4602      	mov	r2, r0
  40471e:	460b      	mov	r3, r1
  404720:	4650      	mov	r0, sl
  404722:	4659      	mov	r1, fp
  404724:	f002 ff66 	bl	4075f4 <__aeabi_dcmpgt>
  404728:	2800      	cmp	r0, #0
  40472a:	f040 8270 	bne.w	404c0e <_dtoa_r+0xd8e>
  40472e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404730:	2a01      	cmp	r2, #1
  404732:	f000 8111 	beq.w	404958 <_dtoa_r+0xad8>
  404736:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404738:	9a04      	ldr	r2, [sp, #16]
  40473a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40473e:	4413      	add	r3, r2
  404740:	4699      	mov	r9, r3
  404742:	e00d      	b.n	404760 <_dtoa_r+0x8e0>
  404744:	2000      	movs	r0, #0
  404746:	496a      	ldr	r1, [pc, #424]	; (4048f0 <_dtoa_r+0xa70>)
  404748:	f002 fb10 	bl	406d6c <__aeabi_dsub>
  40474c:	4652      	mov	r2, sl
  40474e:	465b      	mov	r3, fp
  404750:	f002 ff32 	bl	4075b8 <__aeabi_dcmplt>
  404754:	2800      	cmp	r0, #0
  404756:	f040 8258 	bne.w	404c0a <_dtoa_r+0xd8a>
  40475a:	454d      	cmp	r5, r9
  40475c:	f000 80fa 	beq.w	404954 <_dtoa_r+0xad4>
  404760:	4650      	mov	r0, sl
  404762:	4659      	mov	r1, fp
  404764:	2200      	movs	r2, #0
  404766:	4b65      	ldr	r3, [pc, #404]	; (4048fc <_dtoa_r+0xa7c>)
  404768:	f002 fcb4 	bl	4070d4 <__aeabi_dmul>
  40476c:	2200      	movs	r2, #0
  40476e:	4b63      	ldr	r3, [pc, #396]	; (4048fc <_dtoa_r+0xa7c>)
  404770:	4682      	mov	sl, r0
  404772:	468b      	mov	fp, r1
  404774:	4630      	mov	r0, r6
  404776:	4639      	mov	r1, r7
  404778:	f002 fcac 	bl	4070d4 <__aeabi_dmul>
  40477c:	460f      	mov	r7, r1
  40477e:	4606      	mov	r6, r0
  404780:	f002 ff58 	bl	407634 <__aeabi_d2iz>
  404784:	4680      	mov	r8, r0
  404786:	f002 fc3f 	bl	407008 <__aeabi_i2d>
  40478a:	4602      	mov	r2, r0
  40478c:	460b      	mov	r3, r1
  40478e:	4630      	mov	r0, r6
  404790:	4639      	mov	r1, r7
  404792:	f002 faeb 	bl	406d6c <__aeabi_dsub>
  404796:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40479a:	fa5f f888 	uxtb.w	r8, r8
  40479e:	4652      	mov	r2, sl
  4047a0:	465b      	mov	r3, fp
  4047a2:	f805 8b01 	strb.w	r8, [r5], #1
  4047a6:	4606      	mov	r6, r0
  4047a8:	460f      	mov	r7, r1
  4047aa:	f002 ff05 	bl	4075b8 <__aeabi_dcmplt>
  4047ae:	4632      	mov	r2, r6
  4047b0:	463b      	mov	r3, r7
  4047b2:	2800      	cmp	r0, #0
  4047b4:	d0c6      	beq.n	404744 <_dtoa_r+0x8c4>
  4047b6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4047ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4047bc:	9302      	str	r3, [sp, #8]
  4047be:	e523      	b.n	404208 <_dtoa_r+0x388>
  4047c0:	2300      	movs	r3, #0
  4047c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4047c4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4047c6:	2b00      	cmp	r3, #0
  4047c8:	f340 80dc 	ble.w	404984 <_dtoa_r+0xb04>
  4047cc:	461f      	mov	r7, r3
  4047ce:	461e      	mov	r6, r3
  4047d0:	930f      	str	r3, [sp, #60]	; 0x3c
  4047d2:	930a      	str	r3, [sp, #40]	; 0x28
  4047d4:	e6f6      	b.n	4045c4 <_dtoa_r+0x744>
  4047d6:	2301      	movs	r3, #1
  4047d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4047da:	e7f3      	b.n	4047c4 <_dtoa_r+0x944>
  4047dc:	f1ba 0f00 	cmp.w	sl, #0
  4047e0:	f47f ada8 	bne.w	404334 <_dtoa_r+0x4b4>
  4047e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4047e8:	2b00      	cmp	r3, #0
  4047ea:	f47f adba 	bne.w	404362 <_dtoa_r+0x4e2>
  4047ee:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4047f2:	0d3f      	lsrs	r7, r7, #20
  4047f4:	053f      	lsls	r7, r7, #20
  4047f6:	2f00      	cmp	r7, #0
  4047f8:	f000 820d 	beq.w	404c16 <_dtoa_r+0xd96>
  4047fc:	9b08      	ldr	r3, [sp, #32]
  4047fe:	3301      	adds	r3, #1
  404800:	9308      	str	r3, [sp, #32]
  404802:	9b06      	ldr	r3, [sp, #24]
  404804:	3301      	adds	r3, #1
  404806:	9306      	str	r3, [sp, #24]
  404808:	2301      	movs	r3, #1
  40480a:	930c      	str	r3, [sp, #48]	; 0x30
  40480c:	e5ab      	b.n	404366 <_dtoa_r+0x4e6>
  40480e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404810:	2b00      	cmp	r3, #0
  404812:	f73f ac42 	bgt.w	40409a <_dtoa_r+0x21a>
  404816:	f040 8221 	bne.w	404c5c <_dtoa_r+0xddc>
  40481a:	2200      	movs	r2, #0
  40481c:	4b38      	ldr	r3, [pc, #224]	; (404900 <_dtoa_r+0xa80>)
  40481e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404822:	f002 fc57 	bl	4070d4 <__aeabi_dmul>
  404826:	4652      	mov	r2, sl
  404828:	465b      	mov	r3, fp
  40482a:	f002 fed9 	bl	4075e0 <__aeabi_dcmpge>
  40482e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404832:	4646      	mov	r6, r8
  404834:	2800      	cmp	r0, #0
  404836:	d041      	beq.n	4048bc <_dtoa_r+0xa3c>
  404838:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40483a:	9d04      	ldr	r5, [sp, #16]
  40483c:	43db      	mvns	r3, r3
  40483e:	9302      	str	r3, [sp, #8]
  404840:	4641      	mov	r1, r8
  404842:	4620      	mov	r0, r4
  404844:	f001 fb42 	bl	405ecc <_Bfree>
  404848:	2e00      	cmp	r6, #0
  40484a:	f43f acdd 	beq.w	404208 <_dtoa_r+0x388>
  40484e:	e6a7      	b.n	4045a0 <_dtoa_r+0x720>
  404850:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404852:	4649      	mov	r1, r9
  404854:	4620      	mov	r0, r4
  404856:	f001 fc6f 	bl	406138 <__pow5mult>
  40485a:	4681      	mov	r9, r0
  40485c:	e558      	b.n	404310 <_dtoa_r+0x490>
  40485e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404860:	2a00      	cmp	r2, #0
  404862:	f000 8187 	beq.w	404b74 <_dtoa_r+0xcf4>
  404866:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40486a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40486c:	9d08      	ldr	r5, [sp, #32]
  40486e:	e4f2      	b.n	404256 <_dtoa_r+0x3d6>
  404870:	f1ba 0f00 	cmp.w	sl, #0
  404874:	f47f ad75 	bne.w	404362 <_dtoa_r+0x4e2>
  404878:	e7b4      	b.n	4047e4 <_dtoa_r+0x964>
  40487a:	f001 fb31 	bl	405ee0 <__multadd>
  40487e:	4647      	mov	r7, r8
  404880:	4606      	mov	r6, r0
  404882:	4683      	mov	fp, r0
  404884:	e5be      	b.n	404404 <_dtoa_r+0x584>
  404886:	4601      	mov	r1, r0
  404888:	4620      	mov	r0, r4
  40488a:	9306      	str	r3, [sp, #24]
  40488c:	f001 fb1e 	bl	405ecc <_Bfree>
  404890:	2201      	movs	r2, #1
  404892:	9b06      	ldr	r3, [sp, #24]
  404894:	e5e0      	b.n	404458 <_dtoa_r+0x5d8>
  404896:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404898:	2b02      	cmp	r3, #2
  40489a:	f77f ad96 	ble.w	4043ca <_dtoa_r+0x54a>
  40489e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4048a0:	2b00      	cmp	r3, #0
  4048a2:	d1c9      	bne.n	404838 <_dtoa_r+0x9b8>
  4048a4:	4641      	mov	r1, r8
  4048a6:	2205      	movs	r2, #5
  4048a8:	4620      	mov	r0, r4
  4048aa:	f001 fb19 	bl	405ee0 <__multadd>
  4048ae:	4601      	mov	r1, r0
  4048b0:	4680      	mov	r8, r0
  4048b2:	4648      	mov	r0, r9
  4048b4:	f001 fce2 	bl	40627c <__mcmp>
  4048b8:	2800      	cmp	r0, #0
  4048ba:	ddbd      	ble.n	404838 <_dtoa_r+0x9b8>
  4048bc:	9a02      	ldr	r2, [sp, #8]
  4048be:	9904      	ldr	r1, [sp, #16]
  4048c0:	2331      	movs	r3, #49	; 0x31
  4048c2:	3201      	adds	r2, #1
  4048c4:	9202      	str	r2, [sp, #8]
  4048c6:	700b      	strb	r3, [r1, #0]
  4048c8:	1c4d      	adds	r5, r1, #1
  4048ca:	e7b9      	b.n	404840 <_dtoa_r+0x9c0>
  4048cc:	9a02      	ldr	r2, [sp, #8]
  4048ce:	3201      	adds	r2, #1
  4048d0:	9202      	str	r2, [sp, #8]
  4048d2:	9a04      	ldr	r2, [sp, #16]
  4048d4:	2331      	movs	r3, #49	; 0x31
  4048d6:	7013      	strb	r3, [r2, #0]
  4048d8:	e652      	b.n	404580 <_dtoa_r+0x700>
  4048da:	2301      	movs	r3, #1
  4048dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4048de:	e666      	b.n	4045ae <_dtoa_r+0x72e>
  4048e0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4048e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4048e6:	e48f      	b.n	404208 <_dtoa_r+0x388>
  4048e8:	00407c78 	.word	0x00407c78
  4048ec:	00407c50 	.word	0x00407c50
  4048f0:	3ff00000 	.word	0x3ff00000
  4048f4:	401c0000 	.word	0x401c0000
  4048f8:	3fe00000 	.word	0x3fe00000
  4048fc:	40240000 	.word	0x40240000
  404900:	40140000 	.word	0x40140000
  404904:	4650      	mov	r0, sl
  404906:	f002 fb7f 	bl	407008 <__aeabi_i2d>
  40490a:	463a      	mov	r2, r7
  40490c:	4643      	mov	r3, r8
  40490e:	f002 fbe1 	bl	4070d4 <__aeabi_dmul>
  404912:	2200      	movs	r2, #0
  404914:	4bc1      	ldr	r3, [pc, #772]	; (404c1c <_dtoa_r+0xd9c>)
  404916:	f002 fa2b 	bl	406d70 <__adddf3>
  40491a:	4605      	mov	r5, r0
  40491c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404920:	4641      	mov	r1, r8
  404922:	2200      	movs	r2, #0
  404924:	4bbe      	ldr	r3, [pc, #760]	; (404c20 <_dtoa_r+0xda0>)
  404926:	4638      	mov	r0, r7
  404928:	f002 fa20 	bl	406d6c <__aeabi_dsub>
  40492c:	462a      	mov	r2, r5
  40492e:	4633      	mov	r3, r6
  404930:	4682      	mov	sl, r0
  404932:	468b      	mov	fp, r1
  404934:	f002 fe5e 	bl	4075f4 <__aeabi_dcmpgt>
  404938:	4680      	mov	r8, r0
  40493a:	2800      	cmp	r0, #0
  40493c:	f040 8110 	bne.w	404b60 <_dtoa_r+0xce0>
  404940:	462a      	mov	r2, r5
  404942:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404946:	4650      	mov	r0, sl
  404948:	4659      	mov	r1, fp
  40494a:	f002 fe35 	bl	4075b8 <__aeabi_dcmplt>
  40494e:	b118      	cbz	r0, 404958 <_dtoa_r+0xad8>
  404950:	4646      	mov	r6, r8
  404952:	e771      	b.n	404838 <_dtoa_r+0x9b8>
  404954:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404958:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40495c:	f7ff bb8a 	b.w	404074 <_dtoa_r+0x1f4>
  404960:	9804      	ldr	r0, [sp, #16]
  404962:	f7ff babb 	b.w	403edc <_dtoa_r+0x5c>
  404966:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404968:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40496a:	970c      	str	r7, [sp, #48]	; 0x30
  40496c:	1afb      	subs	r3, r7, r3
  40496e:	441a      	add	r2, r3
  404970:	920d      	str	r2, [sp, #52]	; 0x34
  404972:	2700      	movs	r7, #0
  404974:	e469      	b.n	40424a <_dtoa_r+0x3ca>
  404976:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40497a:	f04f 0a02 	mov.w	sl, #2
  40497e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404982:	e657      	b.n	404634 <_dtoa_r+0x7b4>
  404984:	2100      	movs	r1, #0
  404986:	2301      	movs	r3, #1
  404988:	6461      	str	r1, [r4, #68]	; 0x44
  40498a:	4620      	mov	r0, r4
  40498c:	9325      	str	r3, [sp, #148]	; 0x94
  40498e:	f001 fa77 	bl	405e80 <_Balloc>
  404992:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404994:	9004      	str	r0, [sp, #16]
  404996:	6420      	str	r0, [r4, #64]	; 0x40
  404998:	930a      	str	r3, [sp, #40]	; 0x28
  40499a:	930f      	str	r3, [sp, #60]	; 0x3c
  40499c:	e629      	b.n	4045f2 <_dtoa_r+0x772>
  40499e:	2a00      	cmp	r2, #0
  4049a0:	46d0      	mov	r8, sl
  4049a2:	f8cd b018 	str.w	fp, [sp, #24]
  4049a6:	469a      	mov	sl, r3
  4049a8:	dd11      	ble.n	4049ce <_dtoa_r+0xb4e>
  4049aa:	4649      	mov	r1, r9
  4049ac:	2201      	movs	r2, #1
  4049ae:	4620      	mov	r0, r4
  4049b0:	f001 fc12 	bl	4061d8 <__lshift>
  4049b4:	4641      	mov	r1, r8
  4049b6:	4681      	mov	r9, r0
  4049b8:	f001 fc60 	bl	40627c <__mcmp>
  4049bc:	2800      	cmp	r0, #0
  4049be:	f340 8146 	ble.w	404c4e <_dtoa_r+0xdce>
  4049c2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4049c6:	f000 8106 	beq.w	404bd6 <_dtoa_r+0xd56>
  4049ca:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4049ce:	46b3      	mov	fp, r6
  4049d0:	f887 a000 	strb.w	sl, [r7]
  4049d4:	1c7d      	adds	r5, r7, #1
  4049d6:	9e06      	ldr	r6, [sp, #24]
  4049d8:	e5d2      	b.n	404580 <_dtoa_r+0x700>
  4049da:	d104      	bne.n	4049e6 <_dtoa_r+0xb66>
  4049dc:	f01a 0f01 	tst.w	sl, #1
  4049e0:	d001      	beq.n	4049e6 <_dtoa_r+0xb66>
  4049e2:	e5bd      	b.n	404560 <_dtoa_r+0x6e0>
  4049e4:	4615      	mov	r5, r2
  4049e6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4049ea:	2b30      	cmp	r3, #48	; 0x30
  4049ec:	f105 32ff 	add.w	r2, r5, #4294967295
  4049f0:	d0f8      	beq.n	4049e4 <_dtoa_r+0xb64>
  4049f2:	e5c5      	b.n	404580 <_dtoa_r+0x700>
  4049f4:	9904      	ldr	r1, [sp, #16]
  4049f6:	2230      	movs	r2, #48	; 0x30
  4049f8:	700a      	strb	r2, [r1, #0]
  4049fa:	9a02      	ldr	r2, [sp, #8]
  4049fc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404a00:	3201      	adds	r2, #1
  404a02:	9202      	str	r2, [sp, #8]
  404a04:	f7ff bbfc 	b.w	404200 <_dtoa_r+0x380>
  404a08:	f000 80bb 	beq.w	404b82 <_dtoa_r+0xd02>
  404a0c:	9b02      	ldr	r3, [sp, #8]
  404a0e:	425d      	negs	r5, r3
  404a10:	4b84      	ldr	r3, [pc, #528]	; (404c24 <_dtoa_r+0xda4>)
  404a12:	f005 020f 	and.w	r2, r5, #15
  404a16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  404a1e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404a22:	f002 fb57 	bl	4070d4 <__aeabi_dmul>
  404a26:	112d      	asrs	r5, r5, #4
  404a28:	4607      	mov	r7, r0
  404a2a:	4688      	mov	r8, r1
  404a2c:	f000 812c 	beq.w	404c88 <_dtoa_r+0xe08>
  404a30:	4e7d      	ldr	r6, [pc, #500]	; (404c28 <_dtoa_r+0xda8>)
  404a32:	f04f 0a02 	mov.w	sl, #2
  404a36:	07eb      	lsls	r3, r5, #31
  404a38:	d509      	bpl.n	404a4e <_dtoa_r+0xbce>
  404a3a:	4638      	mov	r0, r7
  404a3c:	4641      	mov	r1, r8
  404a3e:	e9d6 2300 	ldrd	r2, r3, [r6]
  404a42:	f002 fb47 	bl	4070d4 <__aeabi_dmul>
  404a46:	f10a 0a01 	add.w	sl, sl, #1
  404a4a:	4607      	mov	r7, r0
  404a4c:	4688      	mov	r8, r1
  404a4e:	106d      	asrs	r5, r5, #1
  404a50:	f106 0608 	add.w	r6, r6, #8
  404a54:	d1ef      	bne.n	404a36 <_dtoa_r+0xbb6>
  404a56:	e608      	b.n	40466a <_dtoa_r+0x7ea>
  404a58:	6871      	ldr	r1, [r6, #4]
  404a5a:	4620      	mov	r0, r4
  404a5c:	f001 fa10 	bl	405e80 <_Balloc>
  404a60:	6933      	ldr	r3, [r6, #16]
  404a62:	3302      	adds	r3, #2
  404a64:	009a      	lsls	r2, r3, #2
  404a66:	4605      	mov	r5, r0
  404a68:	f106 010c 	add.w	r1, r6, #12
  404a6c:	300c      	adds	r0, #12
  404a6e:	f7fc fd71 	bl	401554 <memcpy>
  404a72:	4629      	mov	r1, r5
  404a74:	2201      	movs	r2, #1
  404a76:	4620      	mov	r0, r4
  404a78:	f001 fbae 	bl	4061d8 <__lshift>
  404a7c:	9006      	str	r0, [sp, #24]
  404a7e:	e4b5      	b.n	4043ec <_dtoa_r+0x56c>
  404a80:	2b39      	cmp	r3, #57	; 0x39
  404a82:	f8cd b018 	str.w	fp, [sp, #24]
  404a86:	46d0      	mov	r8, sl
  404a88:	f000 80a5 	beq.w	404bd6 <_dtoa_r+0xd56>
  404a8c:	f103 0a01 	add.w	sl, r3, #1
  404a90:	46b3      	mov	fp, r6
  404a92:	f887 a000 	strb.w	sl, [r7]
  404a96:	1c7d      	adds	r5, r7, #1
  404a98:	9e06      	ldr	r6, [sp, #24]
  404a9a:	e571      	b.n	404580 <_dtoa_r+0x700>
  404a9c:	465a      	mov	r2, fp
  404a9e:	46d0      	mov	r8, sl
  404aa0:	46b3      	mov	fp, r6
  404aa2:	469a      	mov	sl, r3
  404aa4:	4616      	mov	r6, r2
  404aa6:	e54f      	b.n	404548 <_dtoa_r+0x6c8>
  404aa8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404aaa:	495e      	ldr	r1, [pc, #376]	; (404c24 <_dtoa_r+0xda4>)
  404aac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404ab0:	462a      	mov	r2, r5
  404ab2:	4633      	mov	r3, r6
  404ab4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404ab8:	f002 fb0c 	bl	4070d4 <__aeabi_dmul>
  404abc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404ac0:	4638      	mov	r0, r7
  404ac2:	4641      	mov	r1, r8
  404ac4:	f002 fdb6 	bl	407634 <__aeabi_d2iz>
  404ac8:	4605      	mov	r5, r0
  404aca:	f002 fa9d 	bl	407008 <__aeabi_i2d>
  404ace:	460b      	mov	r3, r1
  404ad0:	4602      	mov	r2, r0
  404ad2:	4641      	mov	r1, r8
  404ad4:	4638      	mov	r0, r7
  404ad6:	f002 f949 	bl	406d6c <__aeabi_dsub>
  404ada:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404adc:	460f      	mov	r7, r1
  404ade:	9904      	ldr	r1, [sp, #16]
  404ae0:	3530      	adds	r5, #48	; 0x30
  404ae2:	2b01      	cmp	r3, #1
  404ae4:	700d      	strb	r5, [r1, #0]
  404ae6:	4606      	mov	r6, r0
  404ae8:	f101 0501 	add.w	r5, r1, #1
  404aec:	d026      	beq.n	404b3c <_dtoa_r+0xcbc>
  404aee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404af0:	9a04      	ldr	r2, [sp, #16]
  404af2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404c30 <_dtoa_r+0xdb0>
  404af6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404afa:	4413      	add	r3, r2
  404afc:	f04f 0a00 	mov.w	sl, #0
  404b00:	4699      	mov	r9, r3
  404b02:	4652      	mov	r2, sl
  404b04:	465b      	mov	r3, fp
  404b06:	4630      	mov	r0, r6
  404b08:	4639      	mov	r1, r7
  404b0a:	f002 fae3 	bl	4070d4 <__aeabi_dmul>
  404b0e:	460f      	mov	r7, r1
  404b10:	4606      	mov	r6, r0
  404b12:	f002 fd8f 	bl	407634 <__aeabi_d2iz>
  404b16:	4680      	mov	r8, r0
  404b18:	f002 fa76 	bl	407008 <__aeabi_i2d>
  404b1c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404b20:	4602      	mov	r2, r0
  404b22:	460b      	mov	r3, r1
  404b24:	4630      	mov	r0, r6
  404b26:	4639      	mov	r1, r7
  404b28:	f002 f920 	bl	406d6c <__aeabi_dsub>
  404b2c:	f805 8b01 	strb.w	r8, [r5], #1
  404b30:	454d      	cmp	r5, r9
  404b32:	4606      	mov	r6, r0
  404b34:	460f      	mov	r7, r1
  404b36:	d1e4      	bne.n	404b02 <_dtoa_r+0xc82>
  404b38:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404b3c:	4b3b      	ldr	r3, [pc, #236]	; (404c2c <_dtoa_r+0xdac>)
  404b3e:	2200      	movs	r2, #0
  404b40:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404b44:	f002 f914 	bl	406d70 <__adddf3>
  404b48:	4632      	mov	r2, r6
  404b4a:	463b      	mov	r3, r7
  404b4c:	f002 fd34 	bl	4075b8 <__aeabi_dcmplt>
  404b50:	2800      	cmp	r0, #0
  404b52:	d046      	beq.n	404be2 <_dtoa_r+0xd62>
  404b54:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404b56:	9302      	str	r3, [sp, #8]
  404b58:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404b5c:	f7ff bb43 	b.w	4041e6 <_dtoa_r+0x366>
  404b60:	f04f 0800 	mov.w	r8, #0
  404b64:	4646      	mov	r6, r8
  404b66:	e6a9      	b.n	4048bc <_dtoa_r+0xa3c>
  404b68:	9b08      	ldr	r3, [sp, #32]
  404b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404b6c:	1a9d      	subs	r5, r3, r2
  404b6e:	2300      	movs	r3, #0
  404b70:	f7ff bb71 	b.w	404256 <_dtoa_r+0x3d6>
  404b74:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404b76:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404b78:	9d08      	ldr	r5, [sp, #32]
  404b7a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404b7e:	f7ff bb6a 	b.w	404256 <_dtoa_r+0x3d6>
  404b82:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404b86:	f04f 0a02 	mov.w	sl, #2
  404b8a:	e56e      	b.n	40466a <_dtoa_r+0x7ea>
  404b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b8e:	2b00      	cmp	r3, #0
  404b90:	f43f aeb8 	beq.w	404904 <_dtoa_r+0xa84>
  404b94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404b96:	2b00      	cmp	r3, #0
  404b98:	f77f aede 	ble.w	404958 <_dtoa_r+0xad8>
  404b9c:	2200      	movs	r2, #0
  404b9e:	4b24      	ldr	r3, [pc, #144]	; (404c30 <_dtoa_r+0xdb0>)
  404ba0:	4638      	mov	r0, r7
  404ba2:	4641      	mov	r1, r8
  404ba4:	f002 fa96 	bl	4070d4 <__aeabi_dmul>
  404ba8:	4607      	mov	r7, r0
  404baa:	4688      	mov	r8, r1
  404bac:	f10a 0001 	add.w	r0, sl, #1
  404bb0:	f002 fa2a 	bl	407008 <__aeabi_i2d>
  404bb4:	463a      	mov	r2, r7
  404bb6:	4643      	mov	r3, r8
  404bb8:	f002 fa8c 	bl	4070d4 <__aeabi_dmul>
  404bbc:	2200      	movs	r2, #0
  404bbe:	4b17      	ldr	r3, [pc, #92]	; (404c1c <_dtoa_r+0xd9c>)
  404bc0:	f002 f8d6 	bl	406d70 <__adddf3>
  404bc4:	9a02      	ldr	r2, [sp, #8]
  404bc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404bc8:	9312      	str	r3, [sp, #72]	; 0x48
  404bca:	3a01      	subs	r2, #1
  404bcc:	4605      	mov	r5, r0
  404bce:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404bd2:	9215      	str	r2, [sp, #84]	; 0x54
  404bd4:	e56a      	b.n	4046ac <_dtoa_r+0x82c>
  404bd6:	2239      	movs	r2, #57	; 0x39
  404bd8:	46b3      	mov	fp, r6
  404bda:	703a      	strb	r2, [r7, #0]
  404bdc:	9e06      	ldr	r6, [sp, #24]
  404bde:	1c7d      	adds	r5, r7, #1
  404be0:	e4c0      	b.n	404564 <_dtoa_r+0x6e4>
  404be2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404be6:	2000      	movs	r0, #0
  404be8:	4910      	ldr	r1, [pc, #64]	; (404c2c <_dtoa_r+0xdac>)
  404bea:	f002 f8bf 	bl	406d6c <__aeabi_dsub>
  404bee:	4632      	mov	r2, r6
  404bf0:	463b      	mov	r3, r7
  404bf2:	f002 fcff 	bl	4075f4 <__aeabi_dcmpgt>
  404bf6:	b908      	cbnz	r0, 404bfc <_dtoa_r+0xd7c>
  404bf8:	e6ae      	b.n	404958 <_dtoa_r+0xad8>
  404bfa:	4615      	mov	r5, r2
  404bfc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404c00:	2b30      	cmp	r3, #48	; 0x30
  404c02:	f105 32ff 	add.w	r2, r5, #4294967295
  404c06:	d0f8      	beq.n	404bfa <_dtoa_r+0xd7a>
  404c08:	e5d7      	b.n	4047ba <_dtoa_r+0x93a>
  404c0a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404c0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404c10:	9302      	str	r3, [sp, #8]
  404c12:	f7ff bae8 	b.w	4041e6 <_dtoa_r+0x366>
  404c16:	970c      	str	r7, [sp, #48]	; 0x30
  404c18:	f7ff bba5 	b.w	404366 <_dtoa_r+0x4e6>
  404c1c:	401c0000 	.word	0x401c0000
  404c20:	40140000 	.word	0x40140000
  404c24:	00407c78 	.word	0x00407c78
  404c28:	00407c50 	.word	0x00407c50
  404c2c:	3fe00000 	.word	0x3fe00000
  404c30:	40240000 	.word	0x40240000
  404c34:	2b39      	cmp	r3, #57	; 0x39
  404c36:	f8cd b018 	str.w	fp, [sp, #24]
  404c3a:	46d0      	mov	r8, sl
  404c3c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404c40:	469a      	mov	sl, r3
  404c42:	d0c8      	beq.n	404bd6 <_dtoa_r+0xd56>
  404c44:	f1bb 0f00 	cmp.w	fp, #0
  404c48:	f73f aebf 	bgt.w	4049ca <_dtoa_r+0xb4a>
  404c4c:	e6bf      	b.n	4049ce <_dtoa_r+0xb4e>
  404c4e:	f47f aebe 	bne.w	4049ce <_dtoa_r+0xb4e>
  404c52:	f01a 0f01 	tst.w	sl, #1
  404c56:	f43f aeba 	beq.w	4049ce <_dtoa_r+0xb4e>
  404c5a:	e6b2      	b.n	4049c2 <_dtoa_r+0xb42>
  404c5c:	f04f 0800 	mov.w	r8, #0
  404c60:	4646      	mov	r6, r8
  404c62:	e5e9      	b.n	404838 <_dtoa_r+0x9b8>
  404c64:	4631      	mov	r1, r6
  404c66:	2300      	movs	r3, #0
  404c68:	220a      	movs	r2, #10
  404c6a:	4620      	mov	r0, r4
  404c6c:	f001 f938 	bl	405ee0 <__multadd>
  404c70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404c72:	2b00      	cmp	r3, #0
  404c74:	4606      	mov	r6, r0
  404c76:	dd0a      	ble.n	404c8e <_dtoa_r+0xe0e>
  404c78:	930a      	str	r3, [sp, #40]	; 0x28
  404c7a:	f7ff bbaa 	b.w	4043d2 <_dtoa_r+0x552>
  404c7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c80:	2b02      	cmp	r3, #2
  404c82:	dc23      	bgt.n	404ccc <_dtoa_r+0xe4c>
  404c84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404c86:	e43b      	b.n	404500 <_dtoa_r+0x680>
  404c88:	f04f 0a02 	mov.w	sl, #2
  404c8c:	e4ed      	b.n	40466a <_dtoa_r+0x7ea>
  404c8e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c90:	2b02      	cmp	r3, #2
  404c92:	dc1b      	bgt.n	404ccc <_dtoa_r+0xe4c>
  404c94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404c96:	e7ef      	b.n	404c78 <_dtoa_r+0xdf8>
  404c98:	2500      	movs	r5, #0
  404c9a:	6465      	str	r5, [r4, #68]	; 0x44
  404c9c:	4629      	mov	r1, r5
  404c9e:	4620      	mov	r0, r4
  404ca0:	f001 f8ee 	bl	405e80 <_Balloc>
  404ca4:	f04f 33ff 	mov.w	r3, #4294967295
  404ca8:	930a      	str	r3, [sp, #40]	; 0x28
  404caa:	930f      	str	r3, [sp, #60]	; 0x3c
  404cac:	2301      	movs	r3, #1
  404cae:	9004      	str	r0, [sp, #16]
  404cb0:	9525      	str	r5, [sp, #148]	; 0x94
  404cb2:	6420      	str	r0, [r4, #64]	; 0x40
  404cb4:	930b      	str	r3, [sp, #44]	; 0x2c
  404cb6:	f7ff b9dd 	b.w	404074 <_dtoa_r+0x1f4>
  404cba:	2501      	movs	r5, #1
  404cbc:	f7ff b9a5 	b.w	40400a <_dtoa_r+0x18a>
  404cc0:	f43f ab69 	beq.w	404396 <_dtoa_r+0x516>
  404cc4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404cc8:	f7ff bbf9 	b.w	4044be <_dtoa_r+0x63e>
  404ccc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404cce:	930a      	str	r3, [sp, #40]	; 0x28
  404cd0:	e5e5      	b.n	40489e <_dtoa_r+0xa1e>
  404cd2:	bf00      	nop

00404cd4 <__sflush_r>:
  404cd4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404cd8:	b29a      	uxth	r2, r3
  404cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404cde:	460d      	mov	r5, r1
  404ce0:	0711      	lsls	r1, r2, #28
  404ce2:	4680      	mov	r8, r0
  404ce4:	d43a      	bmi.n	404d5c <__sflush_r+0x88>
  404ce6:	686a      	ldr	r2, [r5, #4]
  404ce8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404cec:	2a00      	cmp	r2, #0
  404cee:	81ab      	strh	r3, [r5, #12]
  404cf0:	dd6f      	ble.n	404dd2 <__sflush_r+0xfe>
  404cf2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404cf4:	2c00      	cmp	r4, #0
  404cf6:	d049      	beq.n	404d8c <__sflush_r+0xb8>
  404cf8:	2200      	movs	r2, #0
  404cfa:	b29b      	uxth	r3, r3
  404cfc:	f8d8 6000 	ldr.w	r6, [r8]
  404d00:	f8c8 2000 	str.w	r2, [r8]
  404d04:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404d08:	d067      	beq.n	404dda <__sflush_r+0x106>
  404d0a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404d0c:	075f      	lsls	r7, r3, #29
  404d0e:	d505      	bpl.n	404d1c <__sflush_r+0x48>
  404d10:	6869      	ldr	r1, [r5, #4]
  404d12:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404d14:	1a52      	subs	r2, r2, r1
  404d16:	b10b      	cbz	r3, 404d1c <__sflush_r+0x48>
  404d18:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404d1a:	1ad2      	subs	r2, r2, r3
  404d1c:	2300      	movs	r3, #0
  404d1e:	69e9      	ldr	r1, [r5, #28]
  404d20:	4640      	mov	r0, r8
  404d22:	47a0      	blx	r4
  404d24:	1c44      	adds	r4, r0, #1
  404d26:	d03c      	beq.n	404da2 <__sflush_r+0xce>
  404d28:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404d2c:	692a      	ldr	r2, [r5, #16]
  404d2e:	602a      	str	r2, [r5, #0]
  404d30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404d34:	2200      	movs	r2, #0
  404d36:	81ab      	strh	r3, [r5, #12]
  404d38:	04db      	lsls	r3, r3, #19
  404d3a:	606a      	str	r2, [r5, #4]
  404d3c:	d447      	bmi.n	404dce <__sflush_r+0xfa>
  404d3e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404d40:	f8c8 6000 	str.w	r6, [r8]
  404d44:	b311      	cbz	r1, 404d8c <__sflush_r+0xb8>
  404d46:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404d4a:	4299      	cmp	r1, r3
  404d4c:	d002      	beq.n	404d54 <__sflush_r+0x80>
  404d4e:	4640      	mov	r0, r8
  404d50:	f000 f9de 	bl	405110 <_free_r>
  404d54:	2000      	movs	r0, #0
  404d56:	6328      	str	r0, [r5, #48]	; 0x30
  404d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d5c:	692e      	ldr	r6, [r5, #16]
  404d5e:	b1ae      	cbz	r6, 404d8c <__sflush_r+0xb8>
  404d60:	682c      	ldr	r4, [r5, #0]
  404d62:	602e      	str	r6, [r5, #0]
  404d64:	0791      	lsls	r1, r2, #30
  404d66:	bf0c      	ite	eq
  404d68:	696b      	ldreq	r3, [r5, #20]
  404d6a:	2300      	movne	r3, #0
  404d6c:	1ba4      	subs	r4, r4, r6
  404d6e:	60ab      	str	r3, [r5, #8]
  404d70:	e00a      	b.n	404d88 <__sflush_r+0xb4>
  404d72:	4623      	mov	r3, r4
  404d74:	4632      	mov	r2, r6
  404d76:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404d78:	69e9      	ldr	r1, [r5, #28]
  404d7a:	4640      	mov	r0, r8
  404d7c:	47b8      	blx	r7
  404d7e:	2800      	cmp	r0, #0
  404d80:	eba4 0400 	sub.w	r4, r4, r0
  404d84:	4406      	add	r6, r0
  404d86:	dd04      	ble.n	404d92 <__sflush_r+0xbe>
  404d88:	2c00      	cmp	r4, #0
  404d8a:	dcf2      	bgt.n	404d72 <__sflush_r+0x9e>
  404d8c:	2000      	movs	r0, #0
  404d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404d92:	89ab      	ldrh	r3, [r5, #12]
  404d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404d98:	81ab      	strh	r3, [r5, #12]
  404d9a:	f04f 30ff 	mov.w	r0, #4294967295
  404d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404da2:	f8d8 4000 	ldr.w	r4, [r8]
  404da6:	2c1d      	cmp	r4, #29
  404da8:	d8f3      	bhi.n	404d92 <__sflush_r+0xbe>
  404daa:	4b19      	ldr	r3, [pc, #100]	; (404e10 <__sflush_r+0x13c>)
  404dac:	40e3      	lsrs	r3, r4
  404dae:	43db      	mvns	r3, r3
  404db0:	f013 0301 	ands.w	r3, r3, #1
  404db4:	d1ed      	bne.n	404d92 <__sflush_r+0xbe>
  404db6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404dba:	606b      	str	r3, [r5, #4]
  404dbc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404dc0:	6929      	ldr	r1, [r5, #16]
  404dc2:	81ab      	strh	r3, [r5, #12]
  404dc4:	04da      	lsls	r2, r3, #19
  404dc6:	6029      	str	r1, [r5, #0]
  404dc8:	d5b9      	bpl.n	404d3e <__sflush_r+0x6a>
  404dca:	2c00      	cmp	r4, #0
  404dcc:	d1b7      	bne.n	404d3e <__sflush_r+0x6a>
  404dce:	6528      	str	r0, [r5, #80]	; 0x50
  404dd0:	e7b5      	b.n	404d3e <__sflush_r+0x6a>
  404dd2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404dd4:	2a00      	cmp	r2, #0
  404dd6:	dc8c      	bgt.n	404cf2 <__sflush_r+0x1e>
  404dd8:	e7d8      	b.n	404d8c <__sflush_r+0xb8>
  404dda:	2301      	movs	r3, #1
  404ddc:	69e9      	ldr	r1, [r5, #28]
  404dde:	4640      	mov	r0, r8
  404de0:	47a0      	blx	r4
  404de2:	1c43      	adds	r3, r0, #1
  404de4:	4602      	mov	r2, r0
  404de6:	d002      	beq.n	404dee <__sflush_r+0x11a>
  404de8:	89ab      	ldrh	r3, [r5, #12]
  404dea:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404dec:	e78e      	b.n	404d0c <__sflush_r+0x38>
  404dee:	f8d8 3000 	ldr.w	r3, [r8]
  404df2:	2b00      	cmp	r3, #0
  404df4:	d0f8      	beq.n	404de8 <__sflush_r+0x114>
  404df6:	2b1d      	cmp	r3, #29
  404df8:	d001      	beq.n	404dfe <__sflush_r+0x12a>
  404dfa:	2b16      	cmp	r3, #22
  404dfc:	d102      	bne.n	404e04 <__sflush_r+0x130>
  404dfe:	f8c8 6000 	str.w	r6, [r8]
  404e02:	e7c3      	b.n	404d8c <__sflush_r+0xb8>
  404e04:	89ab      	ldrh	r3, [r5, #12]
  404e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e0a:	81ab      	strh	r3, [r5, #12]
  404e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e10:	20400001 	.word	0x20400001

00404e14 <_fflush_r>:
  404e14:	b538      	push	{r3, r4, r5, lr}
  404e16:	460d      	mov	r5, r1
  404e18:	4604      	mov	r4, r0
  404e1a:	b108      	cbz	r0, 404e20 <_fflush_r+0xc>
  404e1c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404e1e:	b1bb      	cbz	r3, 404e50 <_fflush_r+0x3c>
  404e20:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404e24:	b188      	cbz	r0, 404e4a <_fflush_r+0x36>
  404e26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404e28:	07db      	lsls	r3, r3, #31
  404e2a:	d401      	bmi.n	404e30 <_fflush_r+0x1c>
  404e2c:	0581      	lsls	r1, r0, #22
  404e2e:	d517      	bpl.n	404e60 <_fflush_r+0x4c>
  404e30:	4620      	mov	r0, r4
  404e32:	4629      	mov	r1, r5
  404e34:	f7ff ff4e 	bl	404cd4 <__sflush_r>
  404e38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404e3a:	07da      	lsls	r2, r3, #31
  404e3c:	4604      	mov	r4, r0
  404e3e:	d402      	bmi.n	404e46 <_fflush_r+0x32>
  404e40:	89ab      	ldrh	r3, [r5, #12]
  404e42:	059b      	lsls	r3, r3, #22
  404e44:	d507      	bpl.n	404e56 <_fflush_r+0x42>
  404e46:	4620      	mov	r0, r4
  404e48:	bd38      	pop	{r3, r4, r5, pc}
  404e4a:	4604      	mov	r4, r0
  404e4c:	4620      	mov	r0, r4
  404e4e:	bd38      	pop	{r3, r4, r5, pc}
  404e50:	f000 f838 	bl	404ec4 <__sinit>
  404e54:	e7e4      	b.n	404e20 <_fflush_r+0xc>
  404e56:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404e58:	f000 fc04 	bl	405664 <__retarget_lock_release_recursive>
  404e5c:	4620      	mov	r0, r4
  404e5e:	bd38      	pop	{r3, r4, r5, pc}
  404e60:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404e62:	f000 fbfd 	bl	405660 <__retarget_lock_acquire_recursive>
  404e66:	e7e3      	b.n	404e30 <_fflush_r+0x1c>

00404e68 <_cleanup_r>:
  404e68:	4901      	ldr	r1, [pc, #4]	; (404e70 <_cleanup_r+0x8>)
  404e6a:	f000 bbaf 	b.w	4055cc <_fwalk_reent>
  404e6e:	bf00      	nop
  404e70:	00406bfd 	.word	0x00406bfd

00404e74 <std.isra.0>:
  404e74:	b510      	push	{r4, lr}
  404e76:	2300      	movs	r3, #0
  404e78:	4604      	mov	r4, r0
  404e7a:	8181      	strh	r1, [r0, #12]
  404e7c:	81c2      	strh	r2, [r0, #14]
  404e7e:	6003      	str	r3, [r0, #0]
  404e80:	6043      	str	r3, [r0, #4]
  404e82:	6083      	str	r3, [r0, #8]
  404e84:	6643      	str	r3, [r0, #100]	; 0x64
  404e86:	6103      	str	r3, [r0, #16]
  404e88:	6143      	str	r3, [r0, #20]
  404e8a:	6183      	str	r3, [r0, #24]
  404e8c:	4619      	mov	r1, r3
  404e8e:	2208      	movs	r2, #8
  404e90:	305c      	adds	r0, #92	; 0x5c
  404e92:	f7fc fbf9 	bl	401688 <memset>
  404e96:	4807      	ldr	r0, [pc, #28]	; (404eb4 <std.isra.0+0x40>)
  404e98:	4907      	ldr	r1, [pc, #28]	; (404eb8 <std.isra.0+0x44>)
  404e9a:	4a08      	ldr	r2, [pc, #32]	; (404ebc <std.isra.0+0x48>)
  404e9c:	4b08      	ldr	r3, [pc, #32]	; (404ec0 <std.isra.0+0x4c>)
  404e9e:	6220      	str	r0, [r4, #32]
  404ea0:	61e4      	str	r4, [r4, #28]
  404ea2:	6261      	str	r1, [r4, #36]	; 0x24
  404ea4:	62a2      	str	r2, [r4, #40]	; 0x28
  404ea6:	62e3      	str	r3, [r4, #44]	; 0x2c
  404ea8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404eb0:	f000 bbd2 	b.w	405658 <__retarget_lock_init_recursive>
  404eb4:	004067e5 	.word	0x004067e5
  404eb8:	00406809 	.word	0x00406809
  404ebc:	00406845 	.word	0x00406845
  404ec0:	00406865 	.word	0x00406865

00404ec4 <__sinit>:
  404ec4:	b510      	push	{r4, lr}
  404ec6:	4604      	mov	r4, r0
  404ec8:	4812      	ldr	r0, [pc, #72]	; (404f14 <__sinit+0x50>)
  404eca:	f000 fbc9 	bl	405660 <__retarget_lock_acquire_recursive>
  404ece:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404ed0:	b9d2      	cbnz	r2, 404f08 <__sinit+0x44>
  404ed2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404ed6:	4810      	ldr	r0, [pc, #64]	; (404f18 <__sinit+0x54>)
  404ed8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404edc:	2103      	movs	r1, #3
  404ede:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404ee2:	63e0      	str	r0, [r4, #60]	; 0x3c
  404ee4:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404ee8:	6860      	ldr	r0, [r4, #4]
  404eea:	2104      	movs	r1, #4
  404eec:	f7ff ffc2 	bl	404e74 <std.isra.0>
  404ef0:	2201      	movs	r2, #1
  404ef2:	2109      	movs	r1, #9
  404ef4:	68a0      	ldr	r0, [r4, #8]
  404ef6:	f7ff ffbd 	bl	404e74 <std.isra.0>
  404efa:	2202      	movs	r2, #2
  404efc:	2112      	movs	r1, #18
  404efe:	68e0      	ldr	r0, [r4, #12]
  404f00:	f7ff ffb8 	bl	404e74 <std.isra.0>
  404f04:	2301      	movs	r3, #1
  404f06:	63a3      	str	r3, [r4, #56]	; 0x38
  404f08:	4802      	ldr	r0, [pc, #8]	; (404f14 <__sinit+0x50>)
  404f0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404f0e:	f000 bba9 	b.w	405664 <__retarget_lock_release_recursive>
  404f12:	bf00      	nop
  404f14:	20400ad4 	.word	0x20400ad4
  404f18:	00404e69 	.word	0x00404e69

00404f1c <__sfp_lock_acquire>:
  404f1c:	4801      	ldr	r0, [pc, #4]	; (404f24 <__sfp_lock_acquire+0x8>)
  404f1e:	f000 bb9f 	b.w	405660 <__retarget_lock_acquire_recursive>
  404f22:	bf00      	nop
  404f24:	20400ae8 	.word	0x20400ae8

00404f28 <__sfp_lock_release>:
  404f28:	4801      	ldr	r0, [pc, #4]	; (404f30 <__sfp_lock_release+0x8>)
  404f2a:	f000 bb9b 	b.w	405664 <__retarget_lock_release_recursive>
  404f2e:	bf00      	nop
  404f30:	20400ae8 	.word	0x20400ae8

00404f34 <__libc_fini_array>:
  404f34:	b538      	push	{r3, r4, r5, lr}
  404f36:	4c0a      	ldr	r4, [pc, #40]	; (404f60 <__libc_fini_array+0x2c>)
  404f38:	4d0a      	ldr	r5, [pc, #40]	; (404f64 <__libc_fini_array+0x30>)
  404f3a:	1b64      	subs	r4, r4, r5
  404f3c:	10a4      	asrs	r4, r4, #2
  404f3e:	d00a      	beq.n	404f56 <__libc_fini_array+0x22>
  404f40:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404f44:	3b01      	subs	r3, #1
  404f46:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404f4a:	3c01      	subs	r4, #1
  404f4c:	f855 3904 	ldr.w	r3, [r5], #-4
  404f50:	4798      	blx	r3
  404f52:	2c00      	cmp	r4, #0
  404f54:	d1f9      	bne.n	404f4a <__libc_fini_array+0x16>
  404f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404f5a:	f002 bf83 	b.w	407e64 <_fini>
  404f5e:	bf00      	nop
  404f60:	00407e74 	.word	0x00407e74
  404f64:	00407e70 	.word	0x00407e70

00404f68 <__fputwc>:
  404f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404f6c:	b082      	sub	sp, #8
  404f6e:	4680      	mov	r8, r0
  404f70:	4689      	mov	r9, r1
  404f72:	4614      	mov	r4, r2
  404f74:	f000 fb54 	bl	405620 <__locale_mb_cur_max>
  404f78:	2801      	cmp	r0, #1
  404f7a:	d036      	beq.n	404fea <__fputwc+0x82>
  404f7c:	464a      	mov	r2, r9
  404f7e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  404f82:	a901      	add	r1, sp, #4
  404f84:	4640      	mov	r0, r8
  404f86:	f001 fd47 	bl	406a18 <_wcrtomb_r>
  404f8a:	1c42      	adds	r2, r0, #1
  404f8c:	4606      	mov	r6, r0
  404f8e:	d025      	beq.n	404fdc <__fputwc+0x74>
  404f90:	b3a8      	cbz	r0, 404ffe <__fputwc+0x96>
  404f92:	f89d e004 	ldrb.w	lr, [sp, #4]
  404f96:	2500      	movs	r5, #0
  404f98:	f10d 0a04 	add.w	sl, sp, #4
  404f9c:	e009      	b.n	404fb2 <__fputwc+0x4a>
  404f9e:	6823      	ldr	r3, [r4, #0]
  404fa0:	1c5a      	adds	r2, r3, #1
  404fa2:	6022      	str	r2, [r4, #0]
  404fa4:	f883 e000 	strb.w	lr, [r3]
  404fa8:	3501      	adds	r5, #1
  404faa:	42b5      	cmp	r5, r6
  404fac:	d227      	bcs.n	404ffe <__fputwc+0x96>
  404fae:	f815 e00a 	ldrb.w	lr, [r5, sl]
  404fb2:	68a3      	ldr	r3, [r4, #8]
  404fb4:	3b01      	subs	r3, #1
  404fb6:	2b00      	cmp	r3, #0
  404fb8:	60a3      	str	r3, [r4, #8]
  404fba:	daf0      	bge.n	404f9e <__fputwc+0x36>
  404fbc:	69a7      	ldr	r7, [r4, #24]
  404fbe:	42bb      	cmp	r3, r7
  404fc0:	4671      	mov	r1, lr
  404fc2:	4622      	mov	r2, r4
  404fc4:	4640      	mov	r0, r8
  404fc6:	db02      	blt.n	404fce <__fputwc+0x66>
  404fc8:	f1be 0f0a 	cmp.w	lr, #10
  404fcc:	d1e7      	bne.n	404f9e <__fputwc+0x36>
  404fce:	f001 fccb 	bl	406968 <__swbuf_r>
  404fd2:	1c43      	adds	r3, r0, #1
  404fd4:	d1e8      	bne.n	404fa8 <__fputwc+0x40>
  404fd6:	b002      	add	sp, #8
  404fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404fdc:	89a3      	ldrh	r3, [r4, #12]
  404fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404fe2:	81a3      	strh	r3, [r4, #12]
  404fe4:	b002      	add	sp, #8
  404fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404fea:	f109 33ff 	add.w	r3, r9, #4294967295
  404fee:	2bfe      	cmp	r3, #254	; 0xfe
  404ff0:	d8c4      	bhi.n	404f7c <__fputwc+0x14>
  404ff2:	fa5f fe89 	uxtb.w	lr, r9
  404ff6:	4606      	mov	r6, r0
  404ff8:	f88d e004 	strb.w	lr, [sp, #4]
  404ffc:	e7cb      	b.n	404f96 <__fputwc+0x2e>
  404ffe:	4648      	mov	r0, r9
  405000:	b002      	add	sp, #8
  405002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405006:	bf00      	nop

00405008 <_fputwc_r>:
  405008:	b530      	push	{r4, r5, lr}
  40500a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40500c:	f013 0f01 	tst.w	r3, #1
  405010:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405014:	4614      	mov	r4, r2
  405016:	b083      	sub	sp, #12
  405018:	4605      	mov	r5, r0
  40501a:	b29a      	uxth	r2, r3
  40501c:	d101      	bne.n	405022 <_fputwc_r+0x1a>
  40501e:	0590      	lsls	r0, r2, #22
  405020:	d51c      	bpl.n	40505c <_fputwc_r+0x54>
  405022:	0490      	lsls	r0, r2, #18
  405024:	d406      	bmi.n	405034 <_fputwc_r+0x2c>
  405026:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405028:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40502c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405030:	81a3      	strh	r3, [r4, #12]
  405032:	6662      	str	r2, [r4, #100]	; 0x64
  405034:	4628      	mov	r0, r5
  405036:	4622      	mov	r2, r4
  405038:	f7ff ff96 	bl	404f68 <__fputwc>
  40503c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40503e:	07da      	lsls	r2, r3, #31
  405040:	4605      	mov	r5, r0
  405042:	d402      	bmi.n	40504a <_fputwc_r+0x42>
  405044:	89a3      	ldrh	r3, [r4, #12]
  405046:	059b      	lsls	r3, r3, #22
  405048:	d502      	bpl.n	405050 <_fputwc_r+0x48>
  40504a:	4628      	mov	r0, r5
  40504c:	b003      	add	sp, #12
  40504e:	bd30      	pop	{r4, r5, pc}
  405050:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405052:	f000 fb07 	bl	405664 <__retarget_lock_release_recursive>
  405056:	4628      	mov	r0, r5
  405058:	b003      	add	sp, #12
  40505a:	bd30      	pop	{r4, r5, pc}
  40505c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40505e:	9101      	str	r1, [sp, #4]
  405060:	f000 fafe 	bl	405660 <__retarget_lock_acquire_recursive>
  405064:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405068:	9901      	ldr	r1, [sp, #4]
  40506a:	b29a      	uxth	r2, r3
  40506c:	e7d9      	b.n	405022 <_fputwc_r+0x1a>
  40506e:	bf00      	nop

00405070 <_malloc_trim_r>:
  405070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405072:	4f24      	ldr	r7, [pc, #144]	; (405104 <_malloc_trim_r+0x94>)
  405074:	460c      	mov	r4, r1
  405076:	4606      	mov	r6, r0
  405078:	f000 fef6 	bl	405e68 <__malloc_lock>
  40507c:	68bb      	ldr	r3, [r7, #8]
  40507e:	685d      	ldr	r5, [r3, #4]
  405080:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405084:	310f      	adds	r1, #15
  405086:	f025 0503 	bic.w	r5, r5, #3
  40508a:	4429      	add	r1, r5
  40508c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405090:	f021 010f 	bic.w	r1, r1, #15
  405094:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405098:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40509c:	db07      	blt.n	4050ae <_malloc_trim_r+0x3e>
  40509e:	2100      	movs	r1, #0
  4050a0:	4630      	mov	r0, r6
  4050a2:	f001 fb8d 	bl	4067c0 <_sbrk_r>
  4050a6:	68bb      	ldr	r3, [r7, #8]
  4050a8:	442b      	add	r3, r5
  4050aa:	4298      	cmp	r0, r3
  4050ac:	d004      	beq.n	4050b8 <_malloc_trim_r+0x48>
  4050ae:	4630      	mov	r0, r6
  4050b0:	f000 fee0 	bl	405e74 <__malloc_unlock>
  4050b4:	2000      	movs	r0, #0
  4050b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4050b8:	4261      	negs	r1, r4
  4050ba:	4630      	mov	r0, r6
  4050bc:	f001 fb80 	bl	4067c0 <_sbrk_r>
  4050c0:	3001      	adds	r0, #1
  4050c2:	d00d      	beq.n	4050e0 <_malloc_trim_r+0x70>
  4050c4:	4b10      	ldr	r3, [pc, #64]	; (405108 <_malloc_trim_r+0x98>)
  4050c6:	68ba      	ldr	r2, [r7, #8]
  4050c8:	6819      	ldr	r1, [r3, #0]
  4050ca:	1b2d      	subs	r5, r5, r4
  4050cc:	f045 0501 	orr.w	r5, r5, #1
  4050d0:	4630      	mov	r0, r6
  4050d2:	1b09      	subs	r1, r1, r4
  4050d4:	6055      	str	r5, [r2, #4]
  4050d6:	6019      	str	r1, [r3, #0]
  4050d8:	f000 fecc 	bl	405e74 <__malloc_unlock>
  4050dc:	2001      	movs	r0, #1
  4050de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4050e0:	2100      	movs	r1, #0
  4050e2:	4630      	mov	r0, r6
  4050e4:	f001 fb6c 	bl	4067c0 <_sbrk_r>
  4050e8:	68ba      	ldr	r2, [r7, #8]
  4050ea:	1a83      	subs	r3, r0, r2
  4050ec:	2b0f      	cmp	r3, #15
  4050ee:	ddde      	ble.n	4050ae <_malloc_trim_r+0x3e>
  4050f0:	4c06      	ldr	r4, [pc, #24]	; (40510c <_malloc_trim_r+0x9c>)
  4050f2:	4905      	ldr	r1, [pc, #20]	; (405108 <_malloc_trim_r+0x98>)
  4050f4:	6824      	ldr	r4, [r4, #0]
  4050f6:	f043 0301 	orr.w	r3, r3, #1
  4050fa:	1b00      	subs	r0, r0, r4
  4050fc:	6053      	str	r3, [r2, #4]
  4050fe:	6008      	str	r0, [r1, #0]
  405100:	e7d5      	b.n	4050ae <_malloc_trim_r+0x3e>
  405102:	bf00      	nop
  405104:	204005d8 	.word	0x204005d8
  405108:	20400a88 	.word	0x20400a88
  40510c:	204009e0 	.word	0x204009e0

00405110 <_free_r>:
  405110:	2900      	cmp	r1, #0
  405112:	d044      	beq.n	40519e <_free_r+0x8e>
  405114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405118:	460d      	mov	r5, r1
  40511a:	4680      	mov	r8, r0
  40511c:	f000 fea4 	bl	405e68 <__malloc_lock>
  405120:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405124:	4969      	ldr	r1, [pc, #420]	; (4052cc <_free_r+0x1bc>)
  405126:	f027 0301 	bic.w	r3, r7, #1
  40512a:	f1a5 0408 	sub.w	r4, r5, #8
  40512e:	18e2      	adds	r2, r4, r3
  405130:	688e      	ldr	r6, [r1, #8]
  405132:	6850      	ldr	r0, [r2, #4]
  405134:	42b2      	cmp	r2, r6
  405136:	f020 0003 	bic.w	r0, r0, #3
  40513a:	d05e      	beq.n	4051fa <_free_r+0xea>
  40513c:	07fe      	lsls	r6, r7, #31
  40513e:	6050      	str	r0, [r2, #4]
  405140:	d40b      	bmi.n	40515a <_free_r+0x4a>
  405142:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405146:	1be4      	subs	r4, r4, r7
  405148:	f101 0e08 	add.w	lr, r1, #8
  40514c:	68a5      	ldr	r5, [r4, #8]
  40514e:	4575      	cmp	r5, lr
  405150:	443b      	add	r3, r7
  405152:	d06d      	beq.n	405230 <_free_r+0x120>
  405154:	68e7      	ldr	r7, [r4, #12]
  405156:	60ef      	str	r7, [r5, #12]
  405158:	60bd      	str	r5, [r7, #8]
  40515a:	1815      	adds	r5, r2, r0
  40515c:	686d      	ldr	r5, [r5, #4]
  40515e:	07ed      	lsls	r5, r5, #31
  405160:	d53e      	bpl.n	4051e0 <_free_r+0xd0>
  405162:	f043 0201 	orr.w	r2, r3, #1
  405166:	6062      	str	r2, [r4, #4]
  405168:	50e3      	str	r3, [r4, r3]
  40516a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40516e:	d217      	bcs.n	4051a0 <_free_r+0x90>
  405170:	08db      	lsrs	r3, r3, #3
  405172:	1c58      	adds	r0, r3, #1
  405174:	109a      	asrs	r2, r3, #2
  405176:	684d      	ldr	r5, [r1, #4]
  405178:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40517c:	60a7      	str	r7, [r4, #8]
  40517e:	2301      	movs	r3, #1
  405180:	4093      	lsls	r3, r2
  405182:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405186:	432b      	orrs	r3, r5
  405188:	3a08      	subs	r2, #8
  40518a:	60e2      	str	r2, [r4, #12]
  40518c:	604b      	str	r3, [r1, #4]
  40518e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405192:	60fc      	str	r4, [r7, #12]
  405194:	4640      	mov	r0, r8
  405196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40519a:	f000 be6b 	b.w	405e74 <__malloc_unlock>
  40519e:	4770      	bx	lr
  4051a0:	0a5a      	lsrs	r2, r3, #9
  4051a2:	2a04      	cmp	r2, #4
  4051a4:	d852      	bhi.n	40524c <_free_r+0x13c>
  4051a6:	099a      	lsrs	r2, r3, #6
  4051a8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4051ac:	00ff      	lsls	r7, r7, #3
  4051ae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4051b2:	19c8      	adds	r0, r1, r7
  4051b4:	59ca      	ldr	r2, [r1, r7]
  4051b6:	3808      	subs	r0, #8
  4051b8:	4290      	cmp	r0, r2
  4051ba:	d04f      	beq.n	40525c <_free_r+0x14c>
  4051bc:	6851      	ldr	r1, [r2, #4]
  4051be:	f021 0103 	bic.w	r1, r1, #3
  4051c2:	428b      	cmp	r3, r1
  4051c4:	d232      	bcs.n	40522c <_free_r+0x11c>
  4051c6:	6892      	ldr	r2, [r2, #8]
  4051c8:	4290      	cmp	r0, r2
  4051ca:	d1f7      	bne.n	4051bc <_free_r+0xac>
  4051cc:	68c3      	ldr	r3, [r0, #12]
  4051ce:	60a0      	str	r0, [r4, #8]
  4051d0:	60e3      	str	r3, [r4, #12]
  4051d2:	609c      	str	r4, [r3, #8]
  4051d4:	60c4      	str	r4, [r0, #12]
  4051d6:	4640      	mov	r0, r8
  4051d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4051dc:	f000 be4a 	b.w	405e74 <__malloc_unlock>
  4051e0:	6895      	ldr	r5, [r2, #8]
  4051e2:	4f3b      	ldr	r7, [pc, #236]	; (4052d0 <_free_r+0x1c0>)
  4051e4:	42bd      	cmp	r5, r7
  4051e6:	4403      	add	r3, r0
  4051e8:	d040      	beq.n	40526c <_free_r+0x15c>
  4051ea:	68d0      	ldr	r0, [r2, #12]
  4051ec:	60e8      	str	r0, [r5, #12]
  4051ee:	f043 0201 	orr.w	r2, r3, #1
  4051f2:	6085      	str	r5, [r0, #8]
  4051f4:	6062      	str	r2, [r4, #4]
  4051f6:	50e3      	str	r3, [r4, r3]
  4051f8:	e7b7      	b.n	40516a <_free_r+0x5a>
  4051fa:	07ff      	lsls	r7, r7, #31
  4051fc:	4403      	add	r3, r0
  4051fe:	d407      	bmi.n	405210 <_free_r+0x100>
  405200:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405204:	1aa4      	subs	r4, r4, r2
  405206:	4413      	add	r3, r2
  405208:	68a0      	ldr	r0, [r4, #8]
  40520a:	68e2      	ldr	r2, [r4, #12]
  40520c:	60c2      	str	r2, [r0, #12]
  40520e:	6090      	str	r0, [r2, #8]
  405210:	4a30      	ldr	r2, [pc, #192]	; (4052d4 <_free_r+0x1c4>)
  405212:	6812      	ldr	r2, [r2, #0]
  405214:	f043 0001 	orr.w	r0, r3, #1
  405218:	4293      	cmp	r3, r2
  40521a:	6060      	str	r0, [r4, #4]
  40521c:	608c      	str	r4, [r1, #8]
  40521e:	d3b9      	bcc.n	405194 <_free_r+0x84>
  405220:	4b2d      	ldr	r3, [pc, #180]	; (4052d8 <_free_r+0x1c8>)
  405222:	4640      	mov	r0, r8
  405224:	6819      	ldr	r1, [r3, #0]
  405226:	f7ff ff23 	bl	405070 <_malloc_trim_r>
  40522a:	e7b3      	b.n	405194 <_free_r+0x84>
  40522c:	4610      	mov	r0, r2
  40522e:	e7cd      	b.n	4051cc <_free_r+0xbc>
  405230:	1811      	adds	r1, r2, r0
  405232:	6849      	ldr	r1, [r1, #4]
  405234:	07c9      	lsls	r1, r1, #31
  405236:	d444      	bmi.n	4052c2 <_free_r+0x1b2>
  405238:	6891      	ldr	r1, [r2, #8]
  40523a:	68d2      	ldr	r2, [r2, #12]
  40523c:	60ca      	str	r2, [r1, #12]
  40523e:	4403      	add	r3, r0
  405240:	f043 0001 	orr.w	r0, r3, #1
  405244:	6091      	str	r1, [r2, #8]
  405246:	6060      	str	r0, [r4, #4]
  405248:	50e3      	str	r3, [r4, r3]
  40524a:	e7a3      	b.n	405194 <_free_r+0x84>
  40524c:	2a14      	cmp	r2, #20
  40524e:	d816      	bhi.n	40527e <_free_r+0x16e>
  405250:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405254:	00ff      	lsls	r7, r7, #3
  405256:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40525a:	e7aa      	b.n	4051b2 <_free_r+0xa2>
  40525c:	10aa      	asrs	r2, r5, #2
  40525e:	2301      	movs	r3, #1
  405260:	684d      	ldr	r5, [r1, #4]
  405262:	4093      	lsls	r3, r2
  405264:	432b      	orrs	r3, r5
  405266:	604b      	str	r3, [r1, #4]
  405268:	4603      	mov	r3, r0
  40526a:	e7b0      	b.n	4051ce <_free_r+0xbe>
  40526c:	f043 0201 	orr.w	r2, r3, #1
  405270:	614c      	str	r4, [r1, #20]
  405272:	610c      	str	r4, [r1, #16]
  405274:	60e5      	str	r5, [r4, #12]
  405276:	60a5      	str	r5, [r4, #8]
  405278:	6062      	str	r2, [r4, #4]
  40527a:	50e3      	str	r3, [r4, r3]
  40527c:	e78a      	b.n	405194 <_free_r+0x84>
  40527e:	2a54      	cmp	r2, #84	; 0x54
  405280:	d806      	bhi.n	405290 <_free_r+0x180>
  405282:	0b1a      	lsrs	r2, r3, #12
  405284:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405288:	00ff      	lsls	r7, r7, #3
  40528a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40528e:	e790      	b.n	4051b2 <_free_r+0xa2>
  405290:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405294:	d806      	bhi.n	4052a4 <_free_r+0x194>
  405296:	0bda      	lsrs	r2, r3, #15
  405298:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40529c:	00ff      	lsls	r7, r7, #3
  40529e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4052a2:	e786      	b.n	4051b2 <_free_r+0xa2>
  4052a4:	f240 5054 	movw	r0, #1364	; 0x554
  4052a8:	4282      	cmp	r2, r0
  4052aa:	d806      	bhi.n	4052ba <_free_r+0x1aa>
  4052ac:	0c9a      	lsrs	r2, r3, #18
  4052ae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4052b2:	00ff      	lsls	r7, r7, #3
  4052b4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4052b8:	e77b      	b.n	4051b2 <_free_r+0xa2>
  4052ba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4052be:	257e      	movs	r5, #126	; 0x7e
  4052c0:	e777      	b.n	4051b2 <_free_r+0xa2>
  4052c2:	f043 0101 	orr.w	r1, r3, #1
  4052c6:	6061      	str	r1, [r4, #4]
  4052c8:	6013      	str	r3, [r2, #0]
  4052ca:	e763      	b.n	405194 <_free_r+0x84>
  4052cc:	204005d8 	.word	0x204005d8
  4052d0:	204005e0 	.word	0x204005e0
  4052d4:	204009e4 	.word	0x204009e4
  4052d8:	20400ab8 	.word	0x20400ab8

004052dc <__sfvwrite_r>:
  4052dc:	6893      	ldr	r3, [r2, #8]
  4052de:	2b00      	cmp	r3, #0
  4052e0:	d073      	beq.n	4053ca <__sfvwrite_r+0xee>
  4052e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052e6:	898b      	ldrh	r3, [r1, #12]
  4052e8:	b083      	sub	sp, #12
  4052ea:	460c      	mov	r4, r1
  4052ec:	0719      	lsls	r1, r3, #28
  4052ee:	9000      	str	r0, [sp, #0]
  4052f0:	4616      	mov	r6, r2
  4052f2:	d526      	bpl.n	405342 <__sfvwrite_r+0x66>
  4052f4:	6922      	ldr	r2, [r4, #16]
  4052f6:	b322      	cbz	r2, 405342 <__sfvwrite_r+0x66>
  4052f8:	f013 0002 	ands.w	r0, r3, #2
  4052fc:	6835      	ldr	r5, [r6, #0]
  4052fe:	d02c      	beq.n	40535a <__sfvwrite_r+0x7e>
  405300:	f04f 0900 	mov.w	r9, #0
  405304:	4fb0      	ldr	r7, [pc, #704]	; (4055c8 <__sfvwrite_r+0x2ec>)
  405306:	46c8      	mov	r8, r9
  405308:	46b2      	mov	sl, r6
  40530a:	45b8      	cmp	r8, r7
  40530c:	4643      	mov	r3, r8
  40530e:	464a      	mov	r2, r9
  405310:	bf28      	it	cs
  405312:	463b      	movcs	r3, r7
  405314:	9800      	ldr	r0, [sp, #0]
  405316:	f1b8 0f00 	cmp.w	r8, #0
  40531a:	d050      	beq.n	4053be <__sfvwrite_r+0xe2>
  40531c:	69e1      	ldr	r1, [r4, #28]
  40531e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405320:	47b0      	blx	r6
  405322:	2800      	cmp	r0, #0
  405324:	dd58      	ble.n	4053d8 <__sfvwrite_r+0xfc>
  405326:	f8da 3008 	ldr.w	r3, [sl, #8]
  40532a:	1a1b      	subs	r3, r3, r0
  40532c:	4481      	add	r9, r0
  40532e:	eba8 0800 	sub.w	r8, r8, r0
  405332:	f8ca 3008 	str.w	r3, [sl, #8]
  405336:	2b00      	cmp	r3, #0
  405338:	d1e7      	bne.n	40530a <__sfvwrite_r+0x2e>
  40533a:	2000      	movs	r0, #0
  40533c:	b003      	add	sp, #12
  40533e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405342:	4621      	mov	r1, r4
  405344:	9800      	ldr	r0, [sp, #0]
  405346:	f7fe fc93 	bl	403c70 <__swsetup_r>
  40534a:	2800      	cmp	r0, #0
  40534c:	f040 8133 	bne.w	4055b6 <__sfvwrite_r+0x2da>
  405350:	89a3      	ldrh	r3, [r4, #12]
  405352:	6835      	ldr	r5, [r6, #0]
  405354:	f013 0002 	ands.w	r0, r3, #2
  405358:	d1d2      	bne.n	405300 <__sfvwrite_r+0x24>
  40535a:	f013 0901 	ands.w	r9, r3, #1
  40535e:	d145      	bne.n	4053ec <__sfvwrite_r+0x110>
  405360:	464f      	mov	r7, r9
  405362:	9601      	str	r6, [sp, #4]
  405364:	b337      	cbz	r7, 4053b4 <__sfvwrite_r+0xd8>
  405366:	059a      	lsls	r2, r3, #22
  405368:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40536c:	f140 8083 	bpl.w	405476 <__sfvwrite_r+0x19a>
  405370:	4547      	cmp	r7, r8
  405372:	46c3      	mov	fp, r8
  405374:	f0c0 80ab 	bcc.w	4054ce <__sfvwrite_r+0x1f2>
  405378:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40537c:	f040 80ac 	bne.w	4054d8 <__sfvwrite_r+0x1fc>
  405380:	6820      	ldr	r0, [r4, #0]
  405382:	46ba      	mov	sl, r7
  405384:	465a      	mov	r2, fp
  405386:	4649      	mov	r1, r9
  405388:	f000 fd0a 	bl	405da0 <memmove>
  40538c:	68a2      	ldr	r2, [r4, #8]
  40538e:	6823      	ldr	r3, [r4, #0]
  405390:	eba2 0208 	sub.w	r2, r2, r8
  405394:	445b      	add	r3, fp
  405396:	60a2      	str	r2, [r4, #8]
  405398:	6023      	str	r3, [r4, #0]
  40539a:	9a01      	ldr	r2, [sp, #4]
  40539c:	6893      	ldr	r3, [r2, #8]
  40539e:	eba3 030a 	sub.w	r3, r3, sl
  4053a2:	44d1      	add	r9, sl
  4053a4:	eba7 070a 	sub.w	r7, r7, sl
  4053a8:	6093      	str	r3, [r2, #8]
  4053aa:	2b00      	cmp	r3, #0
  4053ac:	d0c5      	beq.n	40533a <__sfvwrite_r+0x5e>
  4053ae:	89a3      	ldrh	r3, [r4, #12]
  4053b0:	2f00      	cmp	r7, #0
  4053b2:	d1d8      	bne.n	405366 <__sfvwrite_r+0x8a>
  4053b4:	f8d5 9000 	ldr.w	r9, [r5]
  4053b8:	686f      	ldr	r7, [r5, #4]
  4053ba:	3508      	adds	r5, #8
  4053bc:	e7d2      	b.n	405364 <__sfvwrite_r+0x88>
  4053be:	f8d5 9000 	ldr.w	r9, [r5]
  4053c2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4053c6:	3508      	adds	r5, #8
  4053c8:	e79f      	b.n	40530a <__sfvwrite_r+0x2e>
  4053ca:	2000      	movs	r0, #0
  4053cc:	4770      	bx	lr
  4053ce:	4621      	mov	r1, r4
  4053d0:	9800      	ldr	r0, [sp, #0]
  4053d2:	f7ff fd1f 	bl	404e14 <_fflush_r>
  4053d6:	b370      	cbz	r0, 405436 <__sfvwrite_r+0x15a>
  4053d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4053dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053e0:	f04f 30ff 	mov.w	r0, #4294967295
  4053e4:	81a3      	strh	r3, [r4, #12]
  4053e6:	b003      	add	sp, #12
  4053e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053ec:	4681      	mov	r9, r0
  4053ee:	4633      	mov	r3, r6
  4053f0:	464e      	mov	r6, r9
  4053f2:	46a8      	mov	r8, r5
  4053f4:	469a      	mov	sl, r3
  4053f6:	464d      	mov	r5, r9
  4053f8:	b34e      	cbz	r6, 40544e <__sfvwrite_r+0x172>
  4053fa:	b380      	cbz	r0, 40545e <__sfvwrite_r+0x182>
  4053fc:	6820      	ldr	r0, [r4, #0]
  4053fe:	6923      	ldr	r3, [r4, #16]
  405400:	6962      	ldr	r2, [r4, #20]
  405402:	45b1      	cmp	r9, r6
  405404:	46cb      	mov	fp, r9
  405406:	bf28      	it	cs
  405408:	46b3      	movcs	fp, r6
  40540a:	4298      	cmp	r0, r3
  40540c:	465f      	mov	r7, fp
  40540e:	d904      	bls.n	40541a <__sfvwrite_r+0x13e>
  405410:	68a3      	ldr	r3, [r4, #8]
  405412:	4413      	add	r3, r2
  405414:	459b      	cmp	fp, r3
  405416:	f300 80a6 	bgt.w	405566 <__sfvwrite_r+0x28a>
  40541a:	4593      	cmp	fp, r2
  40541c:	db4b      	blt.n	4054b6 <__sfvwrite_r+0x1da>
  40541e:	4613      	mov	r3, r2
  405420:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405422:	69e1      	ldr	r1, [r4, #28]
  405424:	9800      	ldr	r0, [sp, #0]
  405426:	462a      	mov	r2, r5
  405428:	47b8      	blx	r7
  40542a:	1e07      	subs	r7, r0, #0
  40542c:	ddd4      	ble.n	4053d8 <__sfvwrite_r+0xfc>
  40542e:	ebb9 0907 	subs.w	r9, r9, r7
  405432:	d0cc      	beq.n	4053ce <__sfvwrite_r+0xf2>
  405434:	2001      	movs	r0, #1
  405436:	f8da 3008 	ldr.w	r3, [sl, #8]
  40543a:	1bdb      	subs	r3, r3, r7
  40543c:	443d      	add	r5, r7
  40543e:	1bf6      	subs	r6, r6, r7
  405440:	f8ca 3008 	str.w	r3, [sl, #8]
  405444:	2b00      	cmp	r3, #0
  405446:	f43f af78 	beq.w	40533a <__sfvwrite_r+0x5e>
  40544a:	2e00      	cmp	r6, #0
  40544c:	d1d5      	bne.n	4053fa <__sfvwrite_r+0x11e>
  40544e:	f108 0308 	add.w	r3, r8, #8
  405452:	e913 0060 	ldmdb	r3, {r5, r6}
  405456:	4698      	mov	r8, r3
  405458:	3308      	adds	r3, #8
  40545a:	2e00      	cmp	r6, #0
  40545c:	d0f9      	beq.n	405452 <__sfvwrite_r+0x176>
  40545e:	4632      	mov	r2, r6
  405460:	210a      	movs	r1, #10
  405462:	4628      	mov	r0, r5
  405464:	f000 fc4c 	bl	405d00 <memchr>
  405468:	2800      	cmp	r0, #0
  40546a:	f000 80a1 	beq.w	4055b0 <__sfvwrite_r+0x2d4>
  40546e:	3001      	adds	r0, #1
  405470:	eba0 0905 	sub.w	r9, r0, r5
  405474:	e7c2      	b.n	4053fc <__sfvwrite_r+0x120>
  405476:	6820      	ldr	r0, [r4, #0]
  405478:	6923      	ldr	r3, [r4, #16]
  40547a:	4298      	cmp	r0, r3
  40547c:	d802      	bhi.n	405484 <__sfvwrite_r+0x1a8>
  40547e:	6963      	ldr	r3, [r4, #20]
  405480:	429f      	cmp	r7, r3
  405482:	d25d      	bcs.n	405540 <__sfvwrite_r+0x264>
  405484:	45b8      	cmp	r8, r7
  405486:	bf28      	it	cs
  405488:	46b8      	movcs	r8, r7
  40548a:	4642      	mov	r2, r8
  40548c:	4649      	mov	r1, r9
  40548e:	f000 fc87 	bl	405da0 <memmove>
  405492:	68a3      	ldr	r3, [r4, #8]
  405494:	6822      	ldr	r2, [r4, #0]
  405496:	eba3 0308 	sub.w	r3, r3, r8
  40549a:	4442      	add	r2, r8
  40549c:	60a3      	str	r3, [r4, #8]
  40549e:	6022      	str	r2, [r4, #0]
  4054a0:	b10b      	cbz	r3, 4054a6 <__sfvwrite_r+0x1ca>
  4054a2:	46c2      	mov	sl, r8
  4054a4:	e779      	b.n	40539a <__sfvwrite_r+0xbe>
  4054a6:	4621      	mov	r1, r4
  4054a8:	9800      	ldr	r0, [sp, #0]
  4054aa:	f7ff fcb3 	bl	404e14 <_fflush_r>
  4054ae:	2800      	cmp	r0, #0
  4054b0:	d192      	bne.n	4053d8 <__sfvwrite_r+0xfc>
  4054b2:	46c2      	mov	sl, r8
  4054b4:	e771      	b.n	40539a <__sfvwrite_r+0xbe>
  4054b6:	465a      	mov	r2, fp
  4054b8:	4629      	mov	r1, r5
  4054ba:	f000 fc71 	bl	405da0 <memmove>
  4054be:	68a2      	ldr	r2, [r4, #8]
  4054c0:	6823      	ldr	r3, [r4, #0]
  4054c2:	eba2 020b 	sub.w	r2, r2, fp
  4054c6:	445b      	add	r3, fp
  4054c8:	60a2      	str	r2, [r4, #8]
  4054ca:	6023      	str	r3, [r4, #0]
  4054cc:	e7af      	b.n	40542e <__sfvwrite_r+0x152>
  4054ce:	6820      	ldr	r0, [r4, #0]
  4054d0:	46b8      	mov	r8, r7
  4054d2:	46ba      	mov	sl, r7
  4054d4:	46bb      	mov	fp, r7
  4054d6:	e755      	b.n	405384 <__sfvwrite_r+0xa8>
  4054d8:	6962      	ldr	r2, [r4, #20]
  4054da:	6820      	ldr	r0, [r4, #0]
  4054dc:	6921      	ldr	r1, [r4, #16]
  4054de:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4054e2:	eba0 0a01 	sub.w	sl, r0, r1
  4054e6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4054ea:	f10a 0001 	add.w	r0, sl, #1
  4054ee:	ea4f 0868 	mov.w	r8, r8, asr #1
  4054f2:	4438      	add	r0, r7
  4054f4:	4540      	cmp	r0, r8
  4054f6:	4642      	mov	r2, r8
  4054f8:	bf84      	itt	hi
  4054fa:	4680      	movhi	r8, r0
  4054fc:	4642      	movhi	r2, r8
  4054fe:	055b      	lsls	r3, r3, #21
  405500:	d544      	bpl.n	40558c <__sfvwrite_r+0x2b0>
  405502:	4611      	mov	r1, r2
  405504:	9800      	ldr	r0, [sp, #0]
  405506:	f000 f92f 	bl	405768 <_malloc_r>
  40550a:	4683      	mov	fp, r0
  40550c:	2800      	cmp	r0, #0
  40550e:	d055      	beq.n	4055bc <__sfvwrite_r+0x2e0>
  405510:	4652      	mov	r2, sl
  405512:	6921      	ldr	r1, [r4, #16]
  405514:	f7fc f81e 	bl	401554 <memcpy>
  405518:	89a3      	ldrh	r3, [r4, #12]
  40551a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40551e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405522:	81a3      	strh	r3, [r4, #12]
  405524:	eb0b 000a 	add.w	r0, fp, sl
  405528:	eba8 030a 	sub.w	r3, r8, sl
  40552c:	f8c4 b010 	str.w	fp, [r4, #16]
  405530:	f8c4 8014 	str.w	r8, [r4, #20]
  405534:	6020      	str	r0, [r4, #0]
  405536:	60a3      	str	r3, [r4, #8]
  405538:	46b8      	mov	r8, r7
  40553a:	46ba      	mov	sl, r7
  40553c:	46bb      	mov	fp, r7
  40553e:	e721      	b.n	405384 <__sfvwrite_r+0xa8>
  405540:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405544:	42b9      	cmp	r1, r7
  405546:	bf28      	it	cs
  405548:	4639      	movcs	r1, r7
  40554a:	464a      	mov	r2, r9
  40554c:	fb91 f1f3 	sdiv	r1, r1, r3
  405550:	9800      	ldr	r0, [sp, #0]
  405552:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405554:	fb03 f301 	mul.w	r3, r3, r1
  405558:	69e1      	ldr	r1, [r4, #28]
  40555a:	47b0      	blx	r6
  40555c:	f1b0 0a00 	subs.w	sl, r0, #0
  405560:	f73f af1b 	bgt.w	40539a <__sfvwrite_r+0xbe>
  405564:	e738      	b.n	4053d8 <__sfvwrite_r+0xfc>
  405566:	461a      	mov	r2, r3
  405568:	4629      	mov	r1, r5
  40556a:	9301      	str	r3, [sp, #4]
  40556c:	f000 fc18 	bl	405da0 <memmove>
  405570:	6822      	ldr	r2, [r4, #0]
  405572:	9b01      	ldr	r3, [sp, #4]
  405574:	9800      	ldr	r0, [sp, #0]
  405576:	441a      	add	r2, r3
  405578:	6022      	str	r2, [r4, #0]
  40557a:	4621      	mov	r1, r4
  40557c:	f7ff fc4a 	bl	404e14 <_fflush_r>
  405580:	9b01      	ldr	r3, [sp, #4]
  405582:	2800      	cmp	r0, #0
  405584:	f47f af28 	bne.w	4053d8 <__sfvwrite_r+0xfc>
  405588:	461f      	mov	r7, r3
  40558a:	e750      	b.n	40542e <__sfvwrite_r+0x152>
  40558c:	9800      	ldr	r0, [sp, #0]
  40558e:	f000 ff71 	bl	406474 <_realloc_r>
  405592:	4683      	mov	fp, r0
  405594:	2800      	cmp	r0, #0
  405596:	d1c5      	bne.n	405524 <__sfvwrite_r+0x248>
  405598:	9d00      	ldr	r5, [sp, #0]
  40559a:	6921      	ldr	r1, [r4, #16]
  40559c:	4628      	mov	r0, r5
  40559e:	f7ff fdb7 	bl	405110 <_free_r>
  4055a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4055a6:	220c      	movs	r2, #12
  4055a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4055ac:	602a      	str	r2, [r5, #0]
  4055ae:	e715      	b.n	4053dc <__sfvwrite_r+0x100>
  4055b0:	f106 0901 	add.w	r9, r6, #1
  4055b4:	e722      	b.n	4053fc <__sfvwrite_r+0x120>
  4055b6:	f04f 30ff 	mov.w	r0, #4294967295
  4055ba:	e6bf      	b.n	40533c <__sfvwrite_r+0x60>
  4055bc:	9a00      	ldr	r2, [sp, #0]
  4055be:	230c      	movs	r3, #12
  4055c0:	6013      	str	r3, [r2, #0]
  4055c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4055c6:	e709      	b.n	4053dc <__sfvwrite_r+0x100>
  4055c8:	7ffffc00 	.word	0x7ffffc00

004055cc <_fwalk_reent>:
  4055cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4055d0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4055d4:	d01f      	beq.n	405616 <_fwalk_reent+0x4a>
  4055d6:	4688      	mov	r8, r1
  4055d8:	4606      	mov	r6, r0
  4055da:	f04f 0900 	mov.w	r9, #0
  4055de:	687d      	ldr	r5, [r7, #4]
  4055e0:	68bc      	ldr	r4, [r7, #8]
  4055e2:	3d01      	subs	r5, #1
  4055e4:	d411      	bmi.n	40560a <_fwalk_reent+0x3e>
  4055e6:	89a3      	ldrh	r3, [r4, #12]
  4055e8:	2b01      	cmp	r3, #1
  4055ea:	f105 35ff 	add.w	r5, r5, #4294967295
  4055ee:	d908      	bls.n	405602 <_fwalk_reent+0x36>
  4055f0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4055f4:	3301      	adds	r3, #1
  4055f6:	4621      	mov	r1, r4
  4055f8:	4630      	mov	r0, r6
  4055fa:	d002      	beq.n	405602 <_fwalk_reent+0x36>
  4055fc:	47c0      	blx	r8
  4055fe:	ea49 0900 	orr.w	r9, r9, r0
  405602:	1c6b      	adds	r3, r5, #1
  405604:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405608:	d1ed      	bne.n	4055e6 <_fwalk_reent+0x1a>
  40560a:	683f      	ldr	r7, [r7, #0]
  40560c:	2f00      	cmp	r7, #0
  40560e:	d1e6      	bne.n	4055de <_fwalk_reent+0x12>
  405610:	4648      	mov	r0, r9
  405612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405616:	46b9      	mov	r9, r7
  405618:	4648      	mov	r0, r9
  40561a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40561e:	bf00      	nop

00405620 <__locale_mb_cur_max>:
  405620:	4b04      	ldr	r3, [pc, #16]	; (405634 <__locale_mb_cur_max+0x14>)
  405622:	4a05      	ldr	r2, [pc, #20]	; (405638 <__locale_mb_cur_max+0x18>)
  405624:	681b      	ldr	r3, [r3, #0]
  405626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405628:	2b00      	cmp	r3, #0
  40562a:	bf08      	it	eq
  40562c:	4613      	moveq	r3, r2
  40562e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405632:	4770      	bx	lr
  405634:	20400038 	.word	0x20400038
  405638:	2040046c 	.word	0x2040046c

0040563c <_localeconv_r>:
  40563c:	4a04      	ldr	r2, [pc, #16]	; (405650 <_localeconv_r+0x14>)
  40563e:	4b05      	ldr	r3, [pc, #20]	; (405654 <_localeconv_r+0x18>)
  405640:	6812      	ldr	r2, [r2, #0]
  405642:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405644:	2800      	cmp	r0, #0
  405646:	bf08      	it	eq
  405648:	4618      	moveq	r0, r3
  40564a:	30f0      	adds	r0, #240	; 0xf0
  40564c:	4770      	bx	lr
  40564e:	bf00      	nop
  405650:	20400038 	.word	0x20400038
  405654:	2040046c 	.word	0x2040046c

00405658 <__retarget_lock_init_recursive>:
  405658:	4770      	bx	lr
  40565a:	bf00      	nop

0040565c <__retarget_lock_close_recursive>:
  40565c:	4770      	bx	lr
  40565e:	bf00      	nop

00405660 <__retarget_lock_acquire_recursive>:
  405660:	4770      	bx	lr
  405662:	bf00      	nop

00405664 <__retarget_lock_release_recursive>:
  405664:	4770      	bx	lr
  405666:	bf00      	nop

00405668 <__swhatbuf_r>:
  405668:	b570      	push	{r4, r5, r6, lr}
  40566a:	460c      	mov	r4, r1
  40566c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405670:	2900      	cmp	r1, #0
  405672:	b090      	sub	sp, #64	; 0x40
  405674:	4615      	mov	r5, r2
  405676:	461e      	mov	r6, r3
  405678:	db14      	blt.n	4056a4 <__swhatbuf_r+0x3c>
  40567a:	aa01      	add	r2, sp, #4
  40567c:	f001 fb20 	bl	406cc0 <_fstat_r>
  405680:	2800      	cmp	r0, #0
  405682:	db0f      	blt.n	4056a4 <__swhatbuf_r+0x3c>
  405684:	9a02      	ldr	r2, [sp, #8]
  405686:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40568a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40568e:	fab2 f282 	clz	r2, r2
  405692:	0952      	lsrs	r2, r2, #5
  405694:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405698:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40569c:	6032      	str	r2, [r6, #0]
  40569e:	602b      	str	r3, [r5, #0]
  4056a0:	b010      	add	sp, #64	; 0x40
  4056a2:	bd70      	pop	{r4, r5, r6, pc}
  4056a4:	89a2      	ldrh	r2, [r4, #12]
  4056a6:	2300      	movs	r3, #0
  4056a8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4056ac:	6033      	str	r3, [r6, #0]
  4056ae:	d004      	beq.n	4056ba <__swhatbuf_r+0x52>
  4056b0:	2240      	movs	r2, #64	; 0x40
  4056b2:	4618      	mov	r0, r3
  4056b4:	602a      	str	r2, [r5, #0]
  4056b6:	b010      	add	sp, #64	; 0x40
  4056b8:	bd70      	pop	{r4, r5, r6, pc}
  4056ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4056be:	602b      	str	r3, [r5, #0]
  4056c0:	b010      	add	sp, #64	; 0x40
  4056c2:	bd70      	pop	{r4, r5, r6, pc}

004056c4 <__smakebuf_r>:
  4056c4:	898a      	ldrh	r2, [r1, #12]
  4056c6:	0792      	lsls	r2, r2, #30
  4056c8:	460b      	mov	r3, r1
  4056ca:	d506      	bpl.n	4056da <__smakebuf_r+0x16>
  4056cc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4056d0:	2101      	movs	r1, #1
  4056d2:	601a      	str	r2, [r3, #0]
  4056d4:	611a      	str	r2, [r3, #16]
  4056d6:	6159      	str	r1, [r3, #20]
  4056d8:	4770      	bx	lr
  4056da:	b5f0      	push	{r4, r5, r6, r7, lr}
  4056dc:	b083      	sub	sp, #12
  4056de:	ab01      	add	r3, sp, #4
  4056e0:	466a      	mov	r2, sp
  4056e2:	460c      	mov	r4, r1
  4056e4:	4606      	mov	r6, r0
  4056e6:	f7ff ffbf 	bl	405668 <__swhatbuf_r>
  4056ea:	9900      	ldr	r1, [sp, #0]
  4056ec:	4605      	mov	r5, r0
  4056ee:	4630      	mov	r0, r6
  4056f0:	f000 f83a 	bl	405768 <_malloc_r>
  4056f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4056f8:	b1d8      	cbz	r0, 405732 <__smakebuf_r+0x6e>
  4056fa:	9a01      	ldr	r2, [sp, #4]
  4056fc:	4f15      	ldr	r7, [pc, #84]	; (405754 <__smakebuf_r+0x90>)
  4056fe:	9900      	ldr	r1, [sp, #0]
  405700:	63f7      	str	r7, [r6, #60]	; 0x3c
  405702:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405706:	81a3      	strh	r3, [r4, #12]
  405708:	6020      	str	r0, [r4, #0]
  40570a:	6120      	str	r0, [r4, #16]
  40570c:	6161      	str	r1, [r4, #20]
  40570e:	b91a      	cbnz	r2, 405718 <__smakebuf_r+0x54>
  405710:	432b      	orrs	r3, r5
  405712:	81a3      	strh	r3, [r4, #12]
  405714:	b003      	add	sp, #12
  405716:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405718:	4630      	mov	r0, r6
  40571a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40571e:	f001 fae3 	bl	406ce8 <_isatty_r>
  405722:	b1a0      	cbz	r0, 40574e <__smakebuf_r+0x8a>
  405724:	89a3      	ldrh	r3, [r4, #12]
  405726:	f023 0303 	bic.w	r3, r3, #3
  40572a:	f043 0301 	orr.w	r3, r3, #1
  40572e:	b21b      	sxth	r3, r3
  405730:	e7ee      	b.n	405710 <__smakebuf_r+0x4c>
  405732:	059a      	lsls	r2, r3, #22
  405734:	d4ee      	bmi.n	405714 <__smakebuf_r+0x50>
  405736:	f023 0303 	bic.w	r3, r3, #3
  40573a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40573e:	f043 0302 	orr.w	r3, r3, #2
  405742:	2101      	movs	r1, #1
  405744:	81a3      	strh	r3, [r4, #12]
  405746:	6022      	str	r2, [r4, #0]
  405748:	6122      	str	r2, [r4, #16]
  40574a:	6161      	str	r1, [r4, #20]
  40574c:	e7e2      	b.n	405714 <__smakebuf_r+0x50>
  40574e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405752:	e7dd      	b.n	405710 <__smakebuf_r+0x4c>
  405754:	00404e69 	.word	0x00404e69

00405758 <malloc>:
  405758:	4b02      	ldr	r3, [pc, #8]	; (405764 <malloc+0xc>)
  40575a:	4601      	mov	r1, r0
  40575c:	6818      	ldr	r0, [r3, #0]
  40575e:	f000 b803 	b.w	405768 <_malloc_r>
  405762:	bf00      	nop
  405764:	20400038 	.word	0x20400038

00405768 <_malloc_r>:
  405768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40576c:	f101 060b 	add.w	r6, r1, #11
  405770:	2e16      	cmp	r6, #22
  405772:	b083      	sub	sp, #12
  405774:	4605      	mov	r5, r0
  405776:	f240 809e 	bls.w	4058b6 <_malloc_r+0x14e>
  40577a:	f036 0607 	bics.w	r6, r6, #7
  40577e:	f100 80bd 	bmi.w	4058fc <_malloc_r+0x194>
  405782:	42b1      	cmp	r1, r6
  405784:	f200 80ba 	bhi.w	4058fc <_malloc_r+0x194>
  405788:	f000 fb6e 	bl	405e68 <__malloc_lock>
  40578c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405790:	f0c0 8293 	bcc.w	405cba <_malloc_r+0x552>
  405794:	0a73      	lsrs	r3, r6, #9
  405796:	f000 80b8 	beq.w	40590a <_malloc_r+0x1a2>
  40579a:	2b04      	cmp	r3, #4
  40579c:	f200 8179 	bhi.w	405a92 <_malloc_r+0x32a>
  4057a0:	09b3      	lsrs	r3, r6, #6
  4057a2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4057a6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4057aa:	00c3      	lsls	r3, r0, #3
  4057ac:	4fbf      	ldr	r7, [pc, #764]	; (405aac <_malloc_r+0x344>)
  4057ae:	443b      	add	r3, r7
  4057b0:	f1a3 0108 	sub.w	r1, r3, #8
  4057b4:	685c      	ldr	r4, [r3, #4]
  4057b6:	42a1      	cmp	r1, r4
  4057b8:	d106      	bne.n	4057c8 <_malloc_r+0x60>
  4057ba:	e00c      	b.n	4057d6 <_malloc_r+0x6e>
  4057bc:	2a00      	cmp	r2, #0
  4057be:	f280 80aa 	bge.w	405916 <_malloc_r+0x1ae>
  4057c2:	68e4      	ldr	r4, [r4, #12]
  4057c4:	42a1      	cmp	r1, r4
  4057c6:	d006      	beq.n	4057d6 <_malloc_r+0x6e>
  4057c8:	6863      	ldr	r3, [r4, #4]
  4057ca:	f023 0303 	bic.w	r3, r3, #3
  4057ce:	1b9a      	subs	r2, r3, r6
  4057d0:	2a0f      	cmp	r2, #15
  4057d2:	ddf3      	ble.n	4057bc <_malloc_r+0x54>
  4057d4:	4670      	mov	r0, lr
  4057d6:	693c      	ldr	r4, [r7, #16]
  4057d8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405ac0 <_malloc_r+0x358>
  4057dc:	4574      	cmp	r4, lr
  4057de:	f000 81ab 	beq.w	405b38 <_malloc_r+0x3d0>
  4057e2:	6863      	ldr	r3, [r4, #4]
  4057e4:	f023 0303 	bic.w	r3, r3, #3
  4057e8:	1b9a      	subs	r2, r3, r6
  4057ea:	2a0f      	cmp	r2, #15
  4057ec:	f300 8190 	bgt.w	405b10 <_malloc_r+0x3a8>
  4057f0:	2a00      	cmp	r2, #0
  4057f2:	f8c7 e014 	str.w	lr, [r7, #20]
  4057f6:	f8c7 e010 	str.w	lr, [r7, #16]
  4057fa:	f280 809d 	bge.w	405938 <_malloc_r+0x1d0>
  4057fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405802:	f080 8161 	bcs.w	405ac8 <_malloc_r+0x360>
  405806:	08db      	lsrs	r3, r3, #3
  405808:	f103 0c01 	add.w	ip, r3, #1
  40580c:	1099      	asrs	r1, r3, #2
  40580e:	687a      	ldr	r2, [r7, #4]
  405810:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405814:	f8c4 8008 	str.w	r8, [r4, #8]
  405818:	2301      	movs	r3, #1
  40581a:	408b      	lsls	r3, r1
  40581c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405820:	4313      	orrs	r3, r2
  405822:	3908      	subs	r1, #8
  405824:	60e1      	str	r1, [r4, #12]
  405826:	607b      	str	r3, [r7, #4]
  405828:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40582c:	f8c8 400c 	str.w	r4, [r8, #12]
  405830:	1082      	asrs	r2, r0, #2
  405832:	2401      	movs	r4, #1
  405834:	4094      	lsls	r4, r2
  405836:	429c      	cmp	r4, r3
  405838:	f200 808b 	bhi.w	405952 <_malloc_r+0x1ea>
  40583c:	421c      	tst	r4, r3
  40583e:	d106      	bne.n	40584e <_malloc_r+0xe6>
  405840:	f020 0003 	bic.w	r0, r0, #3
  405844:	0064      	lsls	r4, r4, #1
  405846:	421c      	tst	r4, r3
  405848:	f100 0004 	add.w	r0, r0, #4
  40584c:	d0fa      	beq.n	405844 <_malloc_r+0xdc>
  40584e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405852:	46cc      	mov	ip, r9
  405854:	4680      	mov	r8, r0
  405856:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40585a:	459c      	cmp	ip, r3
  40585c:	d107      	bne.n	40586e <_malloc_r+0x106>
  40585e:	e16d      	b.n	405b3c <_malloc_r+0x3d4>
  405860:	2a00      	cmp	r2, #0
  405862:	f280 817b 	bge.w	405b5c <_malloc_r+0x3f4>
  405866:	68db      	ldr	r3, [r3, #12]
  405868:	459c      	cmp	ip, r3
  40586a:	f000 8167 	beq.w	405b3c <_malloc_r+0x3d4>
  40586e:	6859      	ldr	r1, [r3, #4]
  405870:	f021 0103 	bic.w	r1, r1, #3
  405874:	1b8a      	subs	r2, r1, r6
  405876:	2a0f      	cmp	r2, #15
  405878:	ddf2      	ble.n	405860 <_malloc_r+0xf8>
  40587a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40587e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405882:	9300      	str	r3, [sp, #0]
  405884:	199c      	adds	r4, r3, r6
  405886:	4628      	mov	r0, r5
  405888:	f046 0601 	orr.w	r6, r6, #1
  40588c:	f042 0501 	orr.w	r5, r2, #1
  405890:	605e      	str	r6, [r3, #4]
  405892:	f8c8 c00c 	str.w	ip, [r8, #12]
  405896:	f8cc 8008 	str.w	r8, [ip, #8]
  40589a:	617c      	str	r4, [r7, #20]
  40589c:	613c      	str	r4, [r7, #16]
  40589e:	f8c4 e00c 	str.w	lr, [r4, #12]
  4058a2:	f8c4 e008 	str.w	lr, [r4, #8]
  4058a6:	6065      	str	r5, [r4, #4]
  4058a8:	505a      	str	r2, [r3, r1]
  4058aa:	f000 fae3 	bl	405e74 <__malloc_unlock>
  4058ae:	9b00      	ldr	r3, [sp, #0]
  4058b0:	f103 0408 	add.w	r4, r3, #8
  4058b4:	e01e      	b.n	4058f4 <_malloc_r+0x18c>
  4058b6:	2910      	cmp	r1, #16
  4058b8:	d820      	bhi.n	4058fc <_malloc_r+0x194>
  4058ba:	f000 fad5 	bl	405e68 <__malloc_lock>
  4058be:	2610      	movs	r6, #16
  4058c0:	2318      	movs	r3, #24
  4058c2:	2002      	movs	r0, #2
  4058c4:	4f79      	ldr	r7, [pc, #484]	; (405aac <_malloc_r+0x344>)
  4058c6:	443b      	add	r3, r7
  4058c8:	f1a3 0208 	sub.w	r2, r3, #8
  4058cc:	685c      	ldr	r4, [r3, #4]
  4058ce:	4294      	cmp	r4, r2
  4058d0:	f000 813d 	beq.w	405b4e <_malloc_r+0x3e6>
  4058d4:	6863      	ldr	r3, [r4, #4]
  4058d6:	68e1      	ldr	r1, [r4, #12]
  4058d8:	68a6      	ldr	r6, [r4, #8]
  4058da:	f023 0303 	bic.w	r3, r3, #3
  4058de:	4423      	add	r3, r4
  4058e0:	4628      	mov	r0, r5
  4058e2:	685a      	ldr	r2, [r3, #4]
  4058e4:	60f1      	str	r1, [r6, #12]
  4058e6:	f042 0201 	orr.w	r2, r2, #1
  4058ea:	608e      	str	r6, [r1, #8]
  4058ec:	605a      	str	r2, [r3, #4]
  4058ee:	f000 fac1 	bl	405e74 <__malloc_unlock>
  4058f2:	3408      	adds	r4, #8
  4058f4:	4620      	mov	r0, r4
  4058f6:	b003      	add	sp, #12
  4058f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4058fc:	2400      	movs	r4, #0
  4058fe:	230c      	movs	r3, #12
  405900:	4620      	mov	r0, r4
  405902:	602b      	str	r3, [r5, #0]
  405904:	b003      	add	sp, #12
  405906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40590a:	2040      	movs	r0, #64	; 0x40
  40590c:	f44f 7300 	mov.w	r3, #512	; 0x200
  405910:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405914:	e74a      	b.n	4057ac <_malloc_r+0x44>
  405916:	4423      	add	r3, r4
  405918:	68e1      	ldr	r1, [r4, #12]
  40591a:	685a      	ldr	r2, [r3, #4]
  40591c:	68a6      	ldr	r6, [r4, #8]
  40591e:	f042 0201 	orr.w	r2, r2, #1
  405922:	60f1      	str	r1, [r6, #12]
  405924:	4628      	mov	r0, r5
  405926:	608e      	str	r6, [r1, #8]
  405928:	605a      	str	r2, [r3, #4]
  40592a:	f000 faa3 	bl	405e74 <__malloc_unlock>
  40592e:	3408      	adds	r4, #8
  405930:	4620      	mov	r0, r4
  405932:	b003      	add	sp, #12
  405934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405938:	4423      	add	r3, r4
  40593a:	4628      	mov	r0, r5
  40593c:	685a      	ldr	r2, [r3, #4]
  40593e:	f042 0201 	orr.w	r2, r2, #1
  405942:	605a      	str	r2, [r3, #4]
  405944:	f000 fa96 	bl	405e74 <__malloc_unlock>
  405948:	3408      	adds	r4, #8
  40594a:	4620      	mov	r0, r4
  40594c:	b003      	add	sp, #12
  40594e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405952:	68bc      	ldr	r4, [r7, #8]
  405954:	6863      	ldr	r3, [r4, #4]
  405956:	f023 0803 	bic.w	r8, r3, #3
  40595a:	45b0      	cmp	r8, r6
  40595c:	d304      	bcc.n	405968 <_malloc_r+0x200>
  40595e:	eba8 0306 	sub.w	r3, r8, r6
  405962:	2b0f      	cmp	r3, #15
  405964:	f300 8085 	bgt.w	405a72 <_malloc_r+0x30a>
  405968:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405ac4 <_malloc_r+0x35c>
  40596c:	4b50      	ldr	r3, [pc, #320]	; (405ab0 <_malloc_r+0x348>)
  40596e:	f8d9 2000 	ldr.w	r2, [r9]
  405972:	681b      	ldr	r3, [r3, #0]
  405974:	3201      	adds	r2, #1
  405976:	4433      	add	r3, r6
  405978:	eb04 0a08 	add.w	sl, r4, r8
  40597c:	f000 8155 	beq.w	405c2a <_malloc_r+0x4c2>
  405980:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405984:	330f      	adds	r3, #15
  405986:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40598a:	f02b 0b0f 	bic.w	fp, fp, #15
  40598e:	4659      	mov	r1, fp
  405990:	4628      	mov	r0, r5
  405992:	f000 ff15 	bl	4067c0 <_sbrk_r>
  405996:	1c41      	adds	r1, r0, #1
  405998:	4602      	mov	r2, r0
  40599a:	f000 80fc 	beq.w	405b96 <_malloc_r+0x42e>
  40599e:	4582      	cmp	sl, r0
  4059a0:	f200 80f7 	bhi.w	405b92 <_malloc_r+0x42a>
  4059a4:	4b43      	ldr	r3, [pc, #268]	; (405ab4 <_malloc_r+0x34c>)
  4059a6:	6819      	ldr	r1, [r3, #0]
  4059a8:	4459      	add	r1, fp
  4059aa:	6019      	str	r1, [r3, #0]
  4059ac:	f000 814d 	beq.w	405c4a <_malloc_r+0x4e2>
  4059b0:	f8d9 0000 	ldr.w	r0, [r9]
  4059b4:	3001      	adds	r0, #1
  4059b6:	bf1b      	ittet	ne
  4059b8:	eba2 0a0a 	subne.w	sl, r2, sl
  4059bc:	4451      	addne	r1, sl
  4059be:	f8c9 2000 	streq.w	r2, [r9]
  4059c2:	6019      	strne	r1, [r3, #0]
  4059c4:	f012 0107 	ands.w	r1, r2, #7
  4059c8:	f000 8115 	beq.w	405bf6 <_malloc_r+0x48e>
  4059cc:	f1c1 0008 	rsb	r0, r1, #8
  4059d0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4059d4:	4402      	add	r2, r0
  4059d6:	3108      	adds	r1, #8
  4059d8:	eb02 090b 	add.w	r9, r2, fp
  4059dc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4059e0:	eba1 0909 	sub.w	r9, r1, r9
  4059e4:	4649      	mov	r1, r9
  4059e6:	4628      	mov	r0, r5
  4059e8:	9301      	str	r3, [sp, #4]
  4059ea:	9200      	str	r2, [sp, #0]
  4059ec:	f000 fee8 	bl	4067c0 <_sbrk_r>
  4059f0:	1c43      	adds	r3, r0, #1
  4059f2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4059f6:	f000 8143 	beq.w	405c80 <_malloc_r+0x518>
  4059fa:	1a80      	subs	r0, r0, r2
  4059fc:	4448      	add	r0, r9
  4059fe:	f040 0001 	orr.w	r0, r0, #1
  405a02:	6819      	ldr	r1, [r3, #0]
  405a04:	60ba      	str	r2, [r7, #8]
  405a06:	4449      	add	r1, r9
  405a08:	42bc      	cmp	r4, r7
  405a0a:	6050      	str	r0, [r2, #4]
  405a0c:	6019      	str	r1, [r3, #0]
  405a0e:	d017      	beq.n	405a40 <_malloc_r+0x2d8>
  405a10:	f1b8 0f0f 	cmp.w	r8, #15
  405a14:	f240 80fb 	bls.w	405c0e <_malloc_r+0x4a6>
  405a18:	6860      	ldr	r0, [r4, #4]
  405a1a:	f1a8 020c 	sub.w	r2, r8, #12
  405a1e:	f022 0207 	bic.w	r2, r2, #7
  405a22:	eb04 0e02 	add.w	lr, r4, r2
  405a26:	f000 0001 	and.w	r0, r0, #1
  405a2a:	f04f 0c05 	mov.w	ip, #5
  405a2e:	4310      	orrs	r0, r2
  405a30:	2a0f      	cmp	r2, #15
  405a32:	6060      	str	r0, [r4, #4]
  405a34:	f8ce c004 	str.w	ip, [lr, #4]
  405a38:	f8ce c008 	str.w	ip, [lr, #8]
  405a3c:	f200 8117 	bhi.w	405c6e <_malloc_r+0x506>
  405a40:	4b1d      	ldr	r3, [pc, #116]	; (405ab8 <_malloc_r+0x350>)
  405a42:	68bc      	ldr	r4, [r7, #8]
  405a44:	681a      	ldr	r2, [r3, #0]
  405a46:	4291      	cmp	r1, r2
  405a48:	bf88      	it	hi
  405a4a:	6019      	strhi	r1, [r3, #0]
  405a4c:	4b1b      	ldr	r3, [pc, #108]	; (405abc <_malloc_r+0x354>)
  405a4e:	681a      	ldr	r2, [r3, #0]
  405a50:	4291      	cmp	r1, r2
  405a52:	6862      	ldr	r2, [r4, #4]
  405a54:	bf88      	it	hi
  405a56:	6019      	strhi	r1, [r3, #0]
  405a58:	f022 0203 	bic.w	r2, r2, #3
  405a5c:	4296      	cmp	r6, r2
  405a5e:	eba2 0306 	sub.w	r3, r2, r6
  405a62:	d801      	bhi.n	405a68 <_malloc_r+0x300>
  405a64:	2b0f      	cmp	r3, #15
  405a66:	dc04      	bgt.n	405a72 <_malloc_r+0x30a>
  405a68:	4628      	mov	r0, r5
  405a6a:	f000 fa03 	bl	405e74 <__malloc_unlock>
  405a6e:	2400      	movs	r4, #0
  405a70:	e740      	b.n	4058f4 <_malloc_r+0x18c>
  405a72:	19a2      	adds	r2, r4, r6
  405a74:	f043 0301 	orr.w	r3, r3, #1
  405a78:	f046 0601 	orr.w	r6, r6, #1
  405a7c:	6066      	str	r6, [r4, #4]
  405a7e:	4628      	mov	r0, r5
  405a80:	60ba      	str	r2, [r7, #8]
  405a82:	6053      	str	r3, [r2, #4]
  405a84:	f000 f9f6 	bl	405e74 <__malloc_unlock>
  405a88:	3408      	adds	r4, #8
  405a8a:	4620      	mov	r0, r4
  405a8c:	b003      	add	sp, #12
  405a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a92:	2b14      	cmp	r3, #20
  405a94:	d971      	bls.n	405b7a <_malloc_r+0x412>
  405a96:	2b54      	cmp	r3, #84	; 0x54
  405a98:	f200 80a3 	bhi.w	405be2 <_malloc_r+0x47a>
  405a9c:	0b33      	lsrs	r3, r6, #12
  405a9e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405aa2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405aa6:	00c3      	lsls	r3, r0, #3
  405aa8:	e680      	b.n	4057ac <_malloc_r+0x44>
  405aaa:	bf00      	nop
  405aac:	204005d8 	.word	0x204005d8
  405ab0:	20400ab8 	.word	0x20400ab8
  405ab4:	20400a88 	.word	0x20400a88
  405ab8:	20400ab0 	.word	0x20400ab0
  405abc:	20400ab4 	.word	0x20400ab4
  405ac0:	204005e0 	.word	0x204005e0
  405ac4:	204009e0 	.word	0x204009e0
  405ac8:	0a5a      	lsrs	r2, r3, #9
  405aca:	2a04      	cmp	r2, #4
  405acc:	d95b      	bls.n	405b86 <_malloc_r+0x41e>
  405ace:	2a14      	cmp	r2, #20
  405ad0:	f200 80ae 	bhi.w	405c30 <_malloc_r+0x4c8>
  405ad4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405ad8:	00c9      	lsls	r1, r1, #3
  405ada:	325b      	adds	r2, #91	; 0x5b
  405adc:	eb07 0c01 	add.w	ip, r7, r1
  405ae0:	5879      	ldr	r1, [r7, r1]
  405ae2:	f1ac 0c08 	sub.w	ip, ip, #8
  405ae6:	458c      	cmp	ip, r1
  405ae8:	f000 8088 	beq.w	405bfc <_malloc_r+0x494>
  405aec:	684a      	ldr	r2, [r1, #4]
  405aee:	f022 0203 	bic.w	r2, r2, #3
  405af2:	4293      	cmp	r3, r2
  405af4:	d273      	bcs.n	405bde <_malloc_r+0x476>
  405af6:	6889      	ldr	r1, [r1, #8]
  405af8:	458c      	cmp	ip, r1
  405afa:	d1f7      	bne.n	405aec <_malloc_r+0x384>
  405afc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405b00:	687b      	ldr	r3, [r7, #4]
  405b02:	60e2      	str	r2, [r4, #12]
  405b04:	f8c4 c008 	str.w	ip, [r4, #8]
  405b08:	6094      	str	r4, [r2, #8]
  405b0a:	f8cc 400c 	str.w	r4, [ip, #12]
  405b0e:	e68f      	b.n	405830 <_malloc_r+0xc8>
  405b10:	19a1      	adds	r1, r4, r6
  405b12:	f046 0c01 	orr.w	ip, r6, #1
  405b16:	f042 0601 	orr.w	r6, r2, #1
  405b1a:	f8c4 c004 	str.w	ip, [r4, #4]
  405b1e:	4628      	mov	r0, r5
  405b20:	6179      	str	r1, [r7, #20]
  405b22:	6139      	str	r1, [r7, #16]
  405b24:	f8c1 e00c 	str.w	lr, [r1, #12]
  405b28:	f8c1 e008 	str.w	lr, [r1, #8]
  405b2c:	604e      	str	r6, [r1, #4]
  405b2e:	50e2      	str	r2, [r4, r3]
  405b30:	f000 f9a0 	bl	405e74 <__malloc_unlock>
  405b34:	3408      	adds	r4, #8
  405b36:	e6dd      	b.n	4058f4 <_malloc_r+0x18c>
  405b38:	687b      	ldr	r3, [r7, #4]
  405b3a:	e679      	b.n	405830 <_malloc_r+0xc8>
  405b3c:	f108 0801 	add.w	r8, r8, #1
  405b40:	f018 0f03 	tst.w	r8, #3
  405b44:	f10c 0c08 	add.w	ip, ip, #8
  405b48:	f47f ae85 	bne.w	405856 <_malloc_r+0xee>
  405b4c:	e02d      	b.n	405baa <_malloc_r+0x442>
  405b4e:	68dc      	ldr	r4, [r3, #12]
  405b50:	42a3      	cmp	r3, r4
  405b52:	bf08      	it	eq
  405b54:	3002      	addeq	r0, #2
  405b56:	f43f ae3e 	beq.w	4057d6 <_malloc_r+0x6e>
  405b5a:	e6bb      	b.n	4058d4 <_malloc_r+0x16c>
  405b5c:	4419      	add	r1, r3
  405b5e:	461c      	mov	r4, r3
  405b60:	684a      	ldr	r2, [r1, #4]
  405b62:	68db      	ldr	r3, [r3, #12]
  405b64:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405b68:	f042 0201 	orr.w	r2, r2, #1
  405b6c:	604a      	str	r2, [r1, #4]
  405b6e:	4628      	mov	r0, r5
  405b70:	60f3      	str	r3, [r6, #12]
  405b72:	609e      	str	r6, [r3, #8]
  405b74:	f000 f97e 	bl	405e74 <__malloc_unlock>
  405b78:	e6bc      	b.n	4058f4 <_malloc_r+0x18c>
  405b7a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405b7e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405b82:	00c3      	lsls	r3, r0, #3
  405b84:	e612      	b.n	4057ac <_malloc_r+0x44>
  405b86:	099a      	lsrs	r2, r3, #6
  405b88:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405b8c:	00c9      	lsls	r1, r1, #3
  405b8e:	3238      	adds	r2, #56	; 0x38
  405b90:	e7a4      	b.n	405adc <_malloc_r+0x374>
  405b92:	42bc      	cmp	r4, r7
  405b94:	d054      	beq.n	405c40 <_malloc_r+0x4d8>
  405b96:	68bc      	ldr	r4, [r7, #8]
  405b98:	6862      	ldr	r2, [r4, #4]
  405b9a:	f022 0203 	bic.w	r2, r2, #3
  405b9e:	e75d      	b.n	405a5c <_malloc_r+0x2f4>
  405ba0:	f859 3908 	ldr.w	r3, [r9], #-8
  405ba4:	4599      	cmp	r9, r3
  405ba6:	f040 8086 	bne.w	405cb6 <_malloc_r+0x54e>
  405baa:	f010 0f03 	tst.w	r0, #3
  405bae:	f100 30ff 	add.w	r0, r0, #4294967295
  405bb2:	d1f5      	bne.n	405ba0 <_malloc_r+0x438>
  405bb4:	687b      	ldr	r3, [r7, #4]
  405bb6:	ea23 0304 	bic.w	r3, r3, r4
  405bba:	607b      	str	r3, [r7, #4]
  405bbc:	0064      	lsls	r4, r4, #1
  405bbe:	429c      	cmp	r4, r3
  405bc0:	f63f aec7 	bhi.w	405952 <_malloc_r+0x1ea>
  405bc4:	2c00      	cmp	r4, #0
  405bc6:	f43f aec4 	beq.w	405952 <_malloc_r+0x1ea>
  405bca:	421c      	tst	r4, r3
  405bcc:	4640      	mov	r0, r8
  405bce:	f47f ae3e 	bne.w	40584e <_malloc_r+0xe6>
  405bd2:	0064      	lsls	r4, r4, #1
  405bd4:	421c      	tst	r4, r3
  405bd6:	f100 0004 	add.w	r0, r0, #4
  405bda:	d0fa      	beq.n	405bd2 <_malloc_r+0x46a>
  405bdc:	e637      	b.n	40584e <_malloc_r+0xe6>
  405bde:	468c      	mov	ip, r1
  405be0:	e78c      	b.n	405afc <_malloc_r+0x394>
  405be2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405be6:	d815      	bhi.n	405c14 <_malloc_r+0x4ac>
  405be8:	0bf3      	lsrs	r3, r6, #15
  405bea:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405bee:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405bf2:	00c3      	lsls	r3, r0, #3
  405bf4:	e5da      	b.n	4057ac <_malloc_r+0x44>
  405bf6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405bfa:	e6ed      	b.n	4059d8 <_malloc_r+0x270>
  405bfc:	687b      	ldr	r3, [r7, #4]
  405bfe:	1092      	asrs	r2, r2, #2
  405c00:	2101      	movs	r1, #1
  405c02:	fa01 f202 	lsl.w	r2, r1, r2
  405c06:	4313      	orrs	r3, r2
  405c08:	607b      	str	r3, [r7, #4]
  405c0a:	4662      	mov	r2, ip
  405c0c:	e779      	b.n	405b02 <_malloc_r+0x39a>
  405c0e:	2301      	movs	r3, #1
  405c10:	6053      	str	r3, [r2, #4]
  405c12:	e729      	b.n	405a68 <_malloc_r+0x300>
  405c14:	f240 5254 	movw	r2, #1364	; 0x554
  405c18:	4293      	cmp	r3, r2
  405c1a:	d822      	bhi.n	405c62 <_malloc_r+0x4fa>
  405c1c:	0cb3      	lsrs	r3, r6, #18
  405c1e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405c22:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405c26:	00c3      	lsls	r3, r0, #3
  405c28:	e5c0      	b.n	4057ac <_malloc_r+0x44>
  405c2a:	f103 0b10 	add.w	fp, r3, #16
  405c2e:	e6ae      	b.n	40598e <_malloc_r+0x226>
  405c30:	2a54      	cmp	r2, #84	; 0x54
  405c32:	d829      	bhi.n	405c88 <_malloc_r+0x520>
  405c34:	0b1a      	lsrs	r2, r3, #12
  405c36:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405c3a:	00c9      	lsls	r1, r1, #3
  405c3c:	326e      	adds	r2, #110	; 0x6e
  405c3e:	e74d      	b.n	405adc <_malloc_r+0x374>
  405c40:	4b20      	ldr	r3, [pc, #128]	; (405cc4 <_malloc_r+0x55c>)
  405c42:	6819      	ldr	r1, [r3, #0]
  405c44:	4459      	add	r1, fp
  405c46:	6019      	str	r1, [r3, #0]
  405c48:	e6b2      	b.n	4059b0 <_malloc_r+0x248>
  405c4a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405c4e:	2800      	cmp	r0, #0
  405c50:	f47f aeae 	bne.w	4059b0 <_malloc_r+0x248>
  405c54:	eb08 030b 	add.w	r3, r8, fp
  405c58:	68ba      	ldr	r2, [r7, #8]
  405c5a:	f043 0301 	orr.w	r3, r3, #1
  405c5e:	6053      	str	r3, [r2, #4]
  405c60:	e6ee      	b.n	405a40 <_malloc_r+0x2d8>
  405c62:	207f      	movs	r0, #127	; 0x7f
  405c64:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405c68:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405c6c:	e59e      	b.n	4057ac <_malloc_r+0x44>
  405c6e:	f104 0108 	add.w	r1, r4, #8
  405c72:	4628      	mov	r0, r5
  405c74:	9300      	str	r3, [sp, #0]
  405c76:	f7ff fa4b 	bl	405110 <_free_r>
  405c7a:	9b00      	ldr	r3, [sp, #0]
  405c7c:	6819      	ldr	r1, [r3, #0]
  405c7e:	e6df      	b.n	405a40 <_malloc_r+0x2d8>
  405c80:	2001      	movs	r0, #1
  405c82:	f04f 0900 	mov.w	r9, #0
  405c86:	e6bc      	b.n	405a02 <_malloc_r+0x29a>
  405c88:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405c8c:	d805      	bhi.n	405c9a <_malloc_r+0x532>
  405c8e:	0bda      	lsrs	r2, r3, #15
  405c90:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405c94:	00c9      	lsls	r1, r1, #3
  405c96:	3277      	adds	r2, #119	; 0x77
  405c98:	e720      	b.n	405adc <_malloc_r+0x374>
  405c9a:	f240 5154 	movw	r1, #1364	; 0x554
  405c9e:	428a      	cmp	r2, r1
  405ca0:	d805      	bhi.n	405cae <_malloc_r+0x546>
  405ca2:	0c9a      	lsrs	r2, r3, #18
  405ca4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405ca8:	00c9      	lsls	r1, r1, #3
  405caa:	327c      	adds	r2, #124	; 0x7c
  405cac:	e716      	b.n	405adc <_malloc_r+0x374>
  405cae:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405cb2:	227e      	movs	r2, #126	; 0x7e
  405cb4:	e712      	b.n	405adc <_malloc_r+0x374>
  405cb6:	687b      	ldr	r3, [r7, #4]
  405cb8:	e780      	b.n	405bbc <_malloc_r+0x454>
  405cba:	08f0      	lsrs	r0, r6, #3
  405cbc:	f106 0308 	add.w	r3, r6, #8
  405cc0:	e600      	b.n	4058c4 <_malloc_r+0x15c>
  405cc2:	bf00      	nop
  405cc4:	20400a88 	.word	0x20400a88

00405cc8 <__ascii_mbtowc>:
  405cc8:	b082      	sub	sp, #8
  405cca:	b149      	cbz	r1, 405ce0 <__ascii_mbtowc+0x18>
  405ccc:	b15a      	cbz	r2, 405ce6 <__ascii_mbtowc+0x1e>
  405cce:	b16b      	cbz	r3, 405cec <__ascii_mbtowc+0x24>
  405cd0:	7813      	ldrb	r3, [r2, #0]
  405cd2:	600b      	str	r3, [r1, #0]
  405cd4:	7812      	ldrb	r2, [r2, #0]
  405cd6:	1c10      	adds	r0, r2, #0
  405cd8:	bf18      	it	ne
  405cda:	2001      	movne	r0, #1
  405cdc:	b002      	add	sp, #8
  405cde:	4770      	bx	lr
  405ce0:	a901      	add	r1, sp, #4
  405ce2:	2a00      	cmp	r2, #0
  405ce4:	d1f3      	bne.n	405cce <__ascii_mbtowc+0x6>
  405ce6:	4610      	mov	r0, r2
  405ce8:	b002      	add	sp, #8
  405cea:	4770      	bx	lr
  405cec:	f06f 0001 	mvn.w	r0, #1
  405cf0:	e7f4      	b.n	405cdc <__ascii_mbtowc+0x14>
  405cf2:	bf00      	nop
	...

00405d00 <memchr>:
  405d00:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405d04:	2a10      	cmp	r2, #16
  405d06:	db2b      	blt.n	405d60 <memchr+0x60>
  405d08:	f010 0f07 	tst.w	r0, #7
  405d0c:	d008      	beq.n	405d20 <memchr+0x20>
  405d0e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405d12:	3a01      	subs	r2, #1
  405d14:	428b      	cmp	r3, r1
  405d16:	d02d      	beq.n	405d74 <memchr+0x74>
  405d18:	f010 0f07 	tst.w	r0, #7
  405d1c:	b342      	cbz	r2, 405d70 <memchr+0x70>
  405d1e:	d1f6      	bne.n	405d0e <memchr+0xe>
  405d20:	b4f0      	push	{r4, r5, r6, r7}
  405d22:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405d26:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405d2a:	f022 0407 	bic.w	r4, r2, #7
  405d2e:	f07f 0700 	mvns.w	r7, #0
  405d32:	2300      	movs	r3, #0
  405d34:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405d38:	3c08      	subs	r4, #8
  405d3a:	ea85 0501 	eor.w	r5, r5, r1
  405d3e:	ea86 0601 	eor.w	r6, r6, r1
  405d42:	fa85 f547 	uadd8	r5, r5, r7
  405d46:	faa3 f587 	sel	r5, r3, r7
  405d4a:	fa86 f647 	uadd8	r6, r6, r7
  405d4e:	faa5 f687 	sel	r6, r5, r7
  405d52:	b98e      	cbnz	r6, 405d78 <memchr+0x78>
  405d54:	d1ee      	bne.n	405d34 <memchr+0x34>
  405d56:	bcf0      	pop	{r4, r5, r6, r7}
  405d58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405d5c:	f002 0207 	and.w	r2, r2, #7
  405d60:	b132      	cbz	r2, 405d70 <memchr+0x70>
  405d62:	f810 3b01 	ldrb.w	r3, [r0], #1
  405d66:	3a01      	subs	r2, #1
  405d68:	ea83 0301 	eor.w	r3, r3, r1
  405d6c:	b113      	cbz	r3, 405d74 <memchr+0x74>
  405d6e:	d1f8      	bne.n	405d62 <memchr+0x62>
  405d70:	2000      	movs	r0, #0
  405d72:	4770      	bx	lr
  405d74:	3801      	subs	r0, #1
  405d76:	4770      	bx	lr
  405d78:	2d00      	cmp	r5, #0
  405d7a:	bf06      	itte	eq
  405d7c:	4635      	moveq	r5, r6
  405d7e:	3803      	subeq	r0, #3
  405d80:	3807      	subne	r0, #7
  405d82:	f015 0f01 	tst.w	r5, #1
  405d86:	d107      	bne.n	405d98 <memchr+0x98>
  405d88:	3001      	adds	r0, #1
  405d8a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405d8e:	bf02      	ittt	eq
  405d90:	3001      	addeq	r0, #1
  405d92:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405d96:	3001      	addeq	r0, #1
  405d98:	bcf0      	pop	{r4, r5, r6, r7}
  405d9a:	3801      	subs	r0, #1
  405d9c:	4770      	bx	lr
  405d9e:	bf00      	nop

00405da0 <memmove>:
  405da0:	4288      	cmp	r0, r1
  405da2:	b5f0      	push	{r4, r5, r6, r7, lr}
  405da4:	d90d      	bls.n	405dc2 <memmove+0x22>
  405da6:	188b      	adds	r3, r1, r2
  405da8:	4298      	cmp	r0, r3
  405daa:	d20a      	bcs.n	405dc2 <memmove+0x22>
  405dac:	1884      	adds	r4, r0, r2
  405dae:	2a00      	cmp	r2, #0
  405db0:	d051      	beq.n	405e56 <memmove+0xb6>
  405db2:	4622      	mov	r2, r4
  405db4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405db8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405dbc:	4299      	cmp	r1, r3
  405dbe:	d1f9      	bne.n	405db4 <memmove+0x14>
  405dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405dc2:	2a0f      	cmp	r2, #15
  405dc4:	d948      	bls.n	405e58 <memmove+0xb8>
  405dc6:	ea41 0300 	orr.w	r3, r1, r0
  405dca:	079b      	lsls	r3, r3, #30
  405dcc:	d146      	bne.n	405e5c <memmove+0xbc>
  405dce:	f100 0410 	add.w	r4, r0, #16
  405dd2:	f101 0310 	add.w	r3, r1, #16
  405dd6:	4615      	mov	r5, r2
  405dd8:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405ddc:	f844 6c10 	str.w	r6, [r4, #-16]
  405de0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405de4:	f844 6c0c 	str.w	r6, [r4, #-12]
  405de8:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405dec:	f844 6c08 	str.w	r6, [r4, #-8]
  405df0:	3d10      	subs	r5, #16
  405df2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405df6:	f844 6c04 	str.w	r6, [r4, #-4]
  405dfa:	2d0f      	cmp	r5, #15
  405dfc:	f103 0310 	add.w	r3, r3, #16
  405e00:	f104 0410 	add.w	r4, r4, #16
  405e04:	d8e8      	bhi.n	405dd8 <memmove+0x38>
  405e06:	f1a2 0310 	sub.w	r3, r2, #16
  405e0a:	f023 030f 	bic.w	r3, r3, #15
  405e0e:	f002 0e0f 	and.w	lr, r2, #15
  405e12:	3310      	adds	r3, #16
  405e14:	f1be 0f03 	cmp.w	lr, #3
  405e18:	4419      	add	r1, r3
  405e1a:	4403      	add	r3, r0
  405e1c:	d921      	bls.n	405e62 <memmove+0xc2>
  405e1e:	1f1e      	subs	r6, r3, #4
  405e20:	460d      	mov	r5, r1
  405e22:	4674      	mov	r4, lr
  405e24:	3c04      	subs	r4, #4
  405e26:	f855 7b04 	ldr.w	r7, [r5], #4
  405e2a:	f846 7f04 	str.w	r7, [r6, #4]!
  405e2e:	2c03      	cmp	r4, #3
  405e30:	d8f8      	bhi.n	405e24 <memmove+0x84>
  405e32:	f1ae 0404 	sub.w	r4, lr, #4
  405e36:	f024 0403 	bic.w	r4, r4, #3
  405e3a:	3404      	adds	r4, #4
  405e3c:	4421      	add	r1, r4
  405e3e:	4423      	add	r3, r4
  405e40:	f002 0203 	and.w	r2, r2, #3
  405e44:	b162      	cbz	r2, 405e60 <memmove+0xc0>
  405e46:	3b01      	subs	r3, #1
  405e48:	440a      	add	r2, r1
  405e4a:	f811 4b01 	ldrb.w	r4, [r1], #1
  405e4e:	f803 4f01 	strb.w	r4, [r3, #1]!
  405e52:	428a      	cmp	r2, r1
  405e54:	d1f9      	bne.n	405e4a <memmove+0xaa>
  405e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405e58:	4603      	mov	r3, r0
  405e5a:	e7f3      	b.n	405e44 <memmove+0xa4>
  405e5c:	4603      	mov	r3, r0
  405e5e:	e7f2      	b.n	405e46 <memmove+0xa6>
  405e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405e62:	4672      	mov	r2, lr
  405e64:	e7ee      	b.n	405e44 <memmove+0xa4>
  405e66:	bf00      	nop

00405e68 <__malloc_lock>:
  405e68:	4801      	ldr	r0, [pc, #4]	; (405e70 <__malloc_lock+0x8>)
  405e6a:	f7ff bbf9 	b.w	405660 <__retarget_lock_acquire_recursive>
  405e6e:	bf00      	nop
  405e70:	20400ad8 	.word	0x20400ad8

00405e74 <__malloc_unlock>:
  405e74:	4801      	ldr	r0, [pc, #4]	; (405e7c <__malloc_unlock+0x8>)
  405e76:	f7ff bbf5 	b.w	405664 <__retarget_lock_release_recursive>
  405e7a:	bf00      	nop
  405e7c:	20400ad8 	.word	0x20400ad8

00405e80 <_Balloc>:
  405e80:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405e82:	b570      	push	{r4, r5, r6, lr}
  405e84:	4605      	mov	r5, r0
  405e86:	460c      	mov	r4, r1
  405e88:	b14b      	cbz	r3, 405e9e <_Balloc+0x1e>
  405e8a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405e8e:	b180      	cbz	r0, 405eb2 <_Balloc+0x32>
  405e90:	6802      	ldr	r2, [r0, #0]
  405e92:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405e96:	2300      	movs	r3, #0
  405e98:	6103      	str	r3, [r0, #16]
  405e9a:	60c3      	str	r3, [r0, #12]
  405e9c:	bd70      	pop	{r4, r5, r6, pc}
  405e9e:	2221      	movs	r2, #33	; 0x21
  405ea0:	2104      	movs	r1, #4
  405ea2:	f000 fe69 	bl	406b78 <_calloc_r>
  405ea6:	64e8      	str	r0, [r5, #76]	; 0x4c
  405ea8:	4603      	mov	r3, r0
  405eaa:	2800      	cmp	r0, #0
  405eac:	d1ed      	bne.n	405e8a <_Balloc+0xa>
  405eae:	2000      	movs	r0, #0
  405eb0:	bd70      	pop	{r4, r5, r6, pc}
  405eb2:	2101      	movs	r1, #1
  405eb4:	fa01 f604 	lsl.w	r6, r1, r4
  405eb8:	1d72      	adds	r2, r6, #5
  405eba:	4628      	mov	r0, r5
  405ebc:	0092      	lsls	r2, r2, #2
  405ebe:	f000 fe5b 	bl	406b78 <_calloc_r>
  405ec2:	2800      	cmp	r0, #0
  405ec4:	d0f3      	beq.n	405eae <_Balloc+0x2e>
  405ec6:	6044      	str	r4, [r0, #4]
  405ec8:	6086      	str	r6, [r0, #8]
  405eca:	e7e4      	b.n	405e96 <_Balloc+0x16>

00405ecc <_Bfree>:
  405ecc:	b131      	cbz	r1, 405edc <_Bfree+0x10>
  405ece:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405ed0:	684a      	ldr	r2, [r1, #4]
  405ed2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405ed6:	6008      	str	r0, [r1, #0]
  405ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405edc:	4770      	bx	lr
  405ede:	bf00      	nop

00405ee0 <__multadd>:
  405ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ee2:	690c      	ldr	r4, [r1, #16]
  405ee4:	b083      	sub	sp, #12
  405ee6:	460d      	mov	r5, r1
  405ee8:	4606      	mov	r6, r0
  405eea:	f101 0e14 	add.w	lr, r1, #20
  405eee:	2700      	movs	r7, #0
  405ef0:	f8de 0000 	ldr.w	r0, [lr]
  405ef4:	b281      	uxth	r1, r0
  405ef6:	fb02 3301 	mla	r3, r2, r1, r3
  405efa:	0c01      	lsrs	r1, r0, #16
  405efc:	0c18      	lsrs	r0, r3, #16
  405efe:	fb02 0101 	mla	r1, r2, r1, r0
  405f02:	b29b      	uxth	r3, r3
  405f04:	3701      	adds	r7, #1
  405f06:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405f0a:	42bc      	cmp	r4, r7
  405f0c:	f84e 3b04 	str.w	r3, [lr], #4
  405f10:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405f14:	dcec      	bgt.n	405ef0 <__multadd+0x10>
  405f16:	b13b      	cbz	r3, 405f28 <__multadd+0x48>
  405f18:	68aa      	ldr	r2, [r5, #8]
  405f1a:	4294      	cmp	r4, r2
  405f1c:	da07      	bge.n	405f2e <__multadd+0x4e>
  405f1e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405f22:	3401      	adds	r4, #1
  405f24:	6153      	str	r3, [r2, #20]
  405f26:	612c      	str	r4, [r5, #16]
  405f28:	4628      	mov	r0, r5
  405f2a:	b003      	add	sp, #12
  405f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f2e:	6869      	ldr	r1, [r5, #4]
  405f30:	9301      	str	r3, [sp, #4]
  405f32:	3101      	adds	r1, #1
  405f34:	4630      	mov	r0, r6
  405f36:	f7ff ffa3 	bl	405e80 <_Balloc>
  405f3a:	692a      	ldr	r2, [r5, #16]
  405f3c:	3202      	adds	r2, #2
  405f3e:	f105 010c 	add.w	r1, r5, #12
  405f42:	4607      	mov	r7, r0
  405f44:	0092      	lsls	r2, r2, #2
  405f46:	300c      	adds	r0, #12
  405f48:	f7fb fb04 	bl	401554 <memcpy>
  405f4c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405f4e:	6869      	ldr	r1, [r5, #4]
  405f50:	9b01      	ldr	r3, [sp, #4]
  405f52:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405f56:	6028      	str	r0, [r5, #0]
  405f58:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405f5c:	463d      	mov	r5, r7
  405f5e:	e7de      	b.n	405f1e <__multadd+0x3e>

00405f60 <__hi0bits>:
  405f60:	0c02      	lsrs	r2, r0, #16
  405f62:	0412      	lsls	r2, r2, #16
  405f64:	4603      	mov	r3, r0
  405f66:	b9b2      	cbnz	r2, 405f96 <__hi0bits+0x36>
  405f68:	0403      	lsls	r3, r0, #16
  405f6a:	2010      	movs	r0, #16
  405f6c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  405f70:	bf04      	itt	eq
  405f72:	021b      	lsleq	r3, r3, #8
  405f74:	3008      	addeq	r0, #8
  405f76:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405f7a:	bf04      	itt	eq
  405f7c:	011b      	lsleq	r3, r3, #4
  405f7e:	3004      	addeq	r0, #4
  405f80:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405f84:	bf04      	itt	eq
  405f86:	009b      	lsleq	r3, r3, #2
  405f88:	3002      	addeq	r0, #2
  405f8a:	2b00      	cmp	r3, #0
  405f8c:	db02      	blt.n	405f94 <__hi0bits+0x34>
  405f8e:	005b      	lsls	r3, r3, #1
  405f90:	d403      	bmi.n	405f9a <__hi0bits+0x3a>
  405f92:	2020      	movs	r0, #32
  405f94:	4770      	bx	lr
  405f96:	2000      	movs	r0, #0
  405f98:	e7e8      	b.n	405f6c <__hi0bits+0xc>
  405f9a:	3001      	adds	r0, #1
  405f9c:	4770      	bx	lr
  405f9e:	bf00      	nop

00405fa0 <__lo0bits>:
  405fa0:	6803      	ldr	r3, [r0, #0]
  405fa2:	f013 0207 	ands.w	r2, r3, #7
  405fa6:	4601      	mov	r1, r0
  405fa8:	d007      	beq.n	405fba <__lo0bits+0x1a>
  405faa:	07da      	lsls	r2, r3, #31
  405fac:	d421      	bmi.n	405ff2 <__lo0bits+0x52>
  405fae:	0798      	lsls	r0, r3, #30
  405fb0:	d421      	bmi.n	405ff6 <__lo0bits+0x56>
  405fb2:	089b      	lsrs	r3, r3, #2
  405fb4:	600b      	str	r3, [r1, #0]
  405fb6:	2002      	movs	r0, #2
  405fb8:	4770      	bx	lr
  405fba:	b298      	uxth	r0, r3
  405fbc:	b198      	cbz	r0, 405fe6 <__lo0bits+0x46>
  405fbe:	4610      	mov	r0, r2
  405fc0:	f013 0fff 	tst.w	r3, #255	; 0xff
  405fc4:	bf04      	itt	eq
  405fc6:	0a1b      	lsreq	r3, r3, #8
  405fc8:	3008      	addeq	r0, #8
  405fca:	071a      	lsls	r2, r3, #28
  405fcc:	bf04      	itt	eq
  405fce:	091b      	lsreq	r3, r3, #4
  405fd0:	3004      	addeq	r0, #4
  405fd2:	079a      	lsls	r2, r3, #30
  405fd4:	bf04      	itt	eq
  405fd6:	089b      	lsreq	r3, r3, #2
  405fd8:	3002      	addeq	r0, #2
  405fda:	07da      	lsls	r2, r3, #31
  405fdc:	d407      	bmi.n	405fee <__lo0bits+0x4e>
  405fde:	085b      	lsrs	r3, r3, #1
  405fe0:	d104      	bne.n	405fec <__lo0bits+0x4c>
  405fe2:	2020      	movs	r0, #32
  405fe4:	4770      	bx	lr
  405fe6:	0c1b      	lsrs	r3, r3, #16
  405fe8:	2010      	movs	r0, #16
  405fea:	e7e9      	b.n	405fc0 <__lo0bits+0x20>
  405fec:	3001      	adds	r0, #1
  405fee:	600b      	str	r3, [r1, #0]
  405ff0:	4770      	bx	lr
  405ff2:	2000      	movs	r0, #0
  405ff4:	4770      	bx	lr
  405ff6:	085b      	lsrs	r3, r3, #1
  405ff8:	600b      	str	r3, [r1, #0]
  405ffa:	2001      	movs	r0, #1
  405ffc:	4770      	bx	lr
  405ffe:	bf00      	nop

00406000 <__i2b>:
  406000:	b510      	push	{r4, lr}
  406002:	460c      	mov	r4, r1
  406004:	2101      	movs	r1, #1
  406006:	f7ff ff3b 	bl	405e80 <_Balloc>
  40600a:	2201      	movs	r2, #1
  40600c:	6144      	str	r4, [r0, #20]
  40600e:	6102      	str	r2, [r0, #16]
  406010:	bd10      	pop	{r4, pc}
  406012:	bf00      	nop

00406014 <__multiply>:
  406014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406018:	690c      	ldr	r4, [r1, #16]
  40601a:	6915      	ldr	r5, [r2, #16]
  40601c:	42ac      	cmp	r4, r5
  40601e:	b083      	sub	sp, #12
  406020:	468b      	mov	fp, r1
  406022:	4616      	mov	r6, r2
  406024:	da04      	bge.n	406030 <__multiply+0x1c>
  406026:	4622      	mov	r2, r4
  406028:	46b3      	mov	fp, r6
  40602a:	462c      	mov	r4, r5
  40602c:	460e      	mov	r6, r1
  40602e:	4615      	mov	r5, r2
  406030:	f8db 3008 	ldr.w	r3, [fp, #8]
  406034:	f8db 1004 	ldr.w	r1, [fp, #4]
  406038:	eb04 0805 	add.w	r8, r4, r5
  40603c:	4598      	cmp	r8, r3
  40603e:	bfc8      	it	gt
  406040:	3101      	addgt	r1, #1
  406042:	f7ff ff1d 	bl	405e80 <_Balloc>
  406046:	f100 0914 	add.w	r9, r0, #20
  40604a:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40604e:	45d1      	cmp	r9, sl
  406050:	9000      	str	r0, [sp, #0]
  406052:	d205      	bcs.n	406060 <__multiply+0x4c>
  406054:	464b      	mov	r3, r9
  406056:	2100      	movs	r1, #0
  406058:	f843 1b04 	str.w	r1, [r3], #4
  40605c:	459a      	cmp	sl, r3
  40605e:	d8fb      	bhi.n	406058 <__multiply+0x44>
  406060:	f106 0c14 	add.w	ip, r6, #20
  406064:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406068:	f10b 0b14 	add.w	fp, fp, #20
  40606c:	459c      	cmp	ip, r3
  40606e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406072:	d24c      	bcs.n	40610e <__multiply+0xfa>
  406074:	f8cd a004 	str.w	sl, [sp, #4]
  406078:	469a      	mov	sl, r3
  40607a:	f8dc 5000 	ldr.w	r5, [ip]
  40607e:	b2af      	uxth	r7, r5
  406080:	b1ef      	cbz	r7, 4060be <__multiply+0xaa>
  406082:	2100      	movs	r1, #0
  406084:	464d      	mov	r5, r9
  406086:	465e      	mov	r6, fp
  406088:	460c      	mov	r4, r1
  40608a:	f856 2b04 	ldr.w	r2, [r6], #4
  40608e:	6828      	ldr	r0, [r5, #0]
  406090:	b293      	uxth	r3, r2
  406092:	b281      	uxth	r1, r0
  406094:	fb07 1303 	mla	r3, r7, r3, r1
  406098:	0c12      	lsrs	r2, r2, #16
  40609a:	0c01      	lsrs	r1, r0, #16
  40609c:	4423      	add	r3, r4
  40609e:	fb07 1102 	mla	r1, r7, r2, r1
  4060a2:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4060a6:	b29b      	uxth	r3, r3
  4060a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4060ac:	45b6      	cmp	lr, r6
  4060ae:	f845 3b04 	str.w	r3, [r5], #4
  4060b2:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4060b6:	d8e8      	bhi.n	40608a <__multiply+0x76>
  4060b8:	602c      	str	r4, [r5, #0]
  4060ba:	f8dc 5000 	ldr.w	r5, [ip]
  4060be:	0c2d      	lsrs	r5, r5, #16
  4060c0:	d01d      	beq.n	4060fe <__multiply+0xea>
  4060c2:	f8d9 3000 	ldr.w	r3, [r9]
  4060c6:	4648      	mov	r0, r9
  4060c8:	461c      	mov	r4, r3
  4060ca:	4659      	mov	r1, fp
  4060cc:	2200      	movs	r2, #0
  4060ce:	880e      	ldrh	r6, [r1, #0]
  4060d0:	0c24      	lsrs	r4, r4, #16
  4060d2:	fb05 4406 	mla	r4, r5, r6, r4
  4060d6:	4422      	add	r2, r4
  4060d8:	b29b      	uxth	r3, r3
  4060da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4060de:	f840 3b04 	str.w	r3, [r0], #4
  4060e2:	f851 3b04 	ldr.w	r3, [r1], #4
  4060e6:	6804      	ldr	r4, [r0, #0]
  4060e8:	0c1b      	lsrs	r3, r3, #16
  4060ea:	b2a6      	uxth	r6, r4
  4060ec:	fb05 6303 	mla	r3, r5, r3, r6
  4060f0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4060f4:	458e      	cmp	lr, r1
  4060f6:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4060fa:	d8e8      	bhi.n	4060ce <__multiply+0xba>
  4060fc:	6003      	str	r3, [r0, #0]
  4060fe:	f10c 0c04 	add.w	ip, ip, #4
  406102:	45e2      	cmp	sl, ip
  406104:	f109 0904 	add.w	r9, r9, #4
  406108:	d8b7      	bhi.n	40607a <__multiply+0x66>
  40610a:	f8dd a004 	ldr.w	sl, [sp, #4]
  40610e:	f1b8 0f00 	cmp.w	r8, #0
  406112:	dd0b      	ble.n	40612c <__multiply+0x118>
  406114:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406118:	f1aa 0a04 	sub.w	sl, sl, #4
  40611c:	b11b      	cbz	r3, 406126 <__multiply+0x112>
  40611e:	e005      	b.n	40612c <__multiply+0x118>
  406120:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406124:	b913      	cbnz	r3, 40612c <__multiply+0x118>
  406126:	f1b8 0801 	subs.w	r8, r8, #1
  40612a:	d1f9      	bne.n	406120 <__multiply+0x10c>
  40612c:	9800      	ldr	r0, [sp, #0]
  40612e:	f8c0 8010 	str.w	r8, [r0, #16]
  406132:	b003      	add	sp, #12
  406134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406138 <__pow5mult>:
  406138:	f012 0303 	ands.w	r3, r2, #3
  40613c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406140:	4614      	mov	r4, r2
  406142:	4607      	mov	r7, r0
  406144:	d12e      	bne.n	4061a4 <__pow5mult+0x6c>
  406146:	460d      	mov	r5, r1
  406148:	10a4      	asrs	r4, r4, #2
  40614a:	d01c      	beq.n	406186 <__pow5mult+0x4e>
  40614c:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40614e:	b396      	cbz	r6, 4061b6 <__pow5mult+0x7e>
  406150:	07e3      	lsls	r3, r4, #31
  406152:	f04f 0800 	mov.w	r8, #0
  406156:	d406      	bmi.n	406166 <__pow5mult+0x2e>
  406158:	1064      	asrs	r4, r4, #1
  40615a:	d014      	beq.n	406186 <__pow5mult+0x4e>
  40615c:	6830      	ldr	r0, [r6, #0]
  40615e:	b1a8      	cbz	r0, 40618c <__pow5mult+0x54>
  406160:	4606      	mov	r6, r0
  406162:	07e3      	lsls	r3, r4, #31
  406164:	d5f8      	bpl.n	406158 <__pow5mult+0x20>
  406166:	4632      	mov	r2, r6
  406168:	4629      	mov	r1, r5
  40616a:	4638      	mov	r0, r7
  40616c:	f7ff ff52 	bl	406014 <__multiply>
  406170:	b1b5      	cbz	r5, 4061a0 <__pow5mult+0x68>
  406172:	686a      	ldr	r2, [r5, #4]
  406174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406176:	1064      	asrs	r4, r4, #1
  406178:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40617c:	6029      	str	r1, [r5, #0]
  40617e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406182:	4605      	mov	r5, r0
  406184:	d1ea      	bne.n	40615c <__pow5mult+0x24>
  406186:	4628      	mov	r0, r5
  406188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40618c:	4632      	mov	r2, r6
  40618e:	4631      	mov	r1, r6
  406190:	4638      	mov	r0, r7
  406192:	f7ff ff3f 	bl	406014 <__multiply>
  406196:	6030      	str	r0, [r6, #0]
  406198:	f8c0 8000 	str.w	r8, [r0]
  40619c:	4606      	mov	r6, r0
  40619e:	e7e0      	b.n	406162 <__pow5mult+0x2a>
  4061a0:	4605      	mov	r5, r0
  4061a2:	e7d9      	b.n	406158 <__pow5mult+0x20>
  4061a4:	1e5a      	subs	r2, r3, #1
  4061a6:	4d0b      	ldr	r5, [pc, #44]	; (4061d4 <__pow5mult+0x9c>)
  4061a8:	2300      	movs	r3, #0
  4061aa:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4061ae:	f7ff fe97 	bl	405ee0 <__multadd>
  4061b2:	4605      	mov	r5, r0
  4061b4:	e7c8      	b.n	406148 <__pow5mult+0x10>
  4061b6:	2101      	movs	r1, #1
  4061b8:	4638      	mov	r0, r7
  4061ba:	f7ff fe61 	bl	405e80 <_Balloc>
  4061be:	f240 2171 	movw	r1, #625	; 0x271
  4061c2:	2201      	movs	r2, #1
  4061c4:	2300      	movs	r3, #0
  4061c6:	6141      	str	r1, [r0, #20]
  4061c8:	6102      	str	r2, [r0, #16]
  4061ca:	4606      	mov	r6, r0
  4061cc:	64b8      	str	r0, [r7, #72]	; 0x48
  4061ce:	6003      	str	r3, [r0, #0]
  4061d0:	e7be      	b.n	406150 <__pow5mult+0x18>
  4061d2:	bf00      	nop
  4061d4:	00407d40 	.word	0x00407d40

004061d8 <__lshift>:
  4061d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4061dc:	4691      	mov	r9, r2
  4061de:	690a      	ldr	r2, [r1, #16]
  4061e0:	688b      	ldr	r3, [r1, #8]
  4061e2:	ea4f 1469 	mov.w	r4, r9, asr #5
  4061e6:	eb04 0802 	add.w	r8, r4, r2
  4061ea:	f108 0501 	add.w	r5, r8, #1
  4061ee:	429d      	cmp	r5, r3
  4061f0:	460e      	mov	r6, r1
  4061f2:	4607      	mov	r7, r0
  4061f4:	6849      	ldr	r1, [r1, #4]
  4061f6:	dd04      	ble.n	406202 <__lshift+0x2a>
  4061f8:	005b      	lsls	r3, r3, #1
  4061fa:	429d      	cmp	r5, r3
  4061fc:	f101 0101 	add.w	r1, r1, #1
  406200:	dcfa      	bgt.n	4061f8 <__lshift+0x20>
  406202:	4638      	mov	r0, r7
  406204:	f7ff fe3c 	bl	405e80 <_Balloc>
  406208:	2c00      	cmp	r4, #0
  40620a:	f100 0314 	add.w	r3, r0, #20
  40620e:	dd06      	ble.n	40621e <__lshift+0x46>
  406210:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406214:	2100      	movs	r1, #0
  406216:	f843 1b04 	str.w	r1, [r3], #4
  40621a:	429a      	cmp	r2, r3
  40621c:	d1fb      	bne.n	406216 <__lshift+0x3e>
  40621e:	6934      	ldr	r4, [r6, #16]
  406220:	f106 0114 	add.w	r1, r6, #20
  406224:	f019 091f 	ands.w	r9, r9, #31
  406228:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40622c:	d01d      	beq.n	40626a <__lshift+0x92>
  40622e:	f1c9 0c20 	rsb	ip, r9, #32
  406232:	2200      	movs	r2, #0
  406234:	680c      	ldr	r4, [r1, #0]
  406236:	fa04 f409 	lsl.w	r4, r4, r9
  40623a:	4314      	orrs	r4, r2
  40623c:	f843 4b04 	str.w	r4, [r3], #4
  406240:	f851 2b04 	ldr.w	r2, [r1], #4
  406244:	458e      	cmp	lr, r1
  406246:	fa22 f20c 	lsr.w	r2, r2, ip
  40624a:	d8f3      	bhi.n	406234 <__lshift+0x5c>
  40624c:	601a      	str	r2, [r3, #0]
  40624e:	b10a      	cbz	r2, 406254 <__lshift+0x7c>
  406250:	f108 0502 	add.w	r5, r8, #2
  406254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406256:	6872      	ldr	r2, [r6, #4]
  406258:	3d01      	subs	r5, #1
  40625a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40625e:	6105      	str	r5, [r0, #16]
  406260:	6031      	str	r1, [r6, #0]
  406262:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40626a:	3b04      	subs	r3, #4
  40626c:	f851 2b04 	ldr.w	r2, [r1], #4
  406270:	f843 2f04 	str.w	r2, [r3, #4]!
  406274:	458e      	cmp	lr, r1
  406276:	d8f9      	bhi.n	40626c <__lshift+0x94>
  406278:	e7ec      	b.n	406254 <__lshift+0x7c>
  40627a:	bf00      	nop

0040627c <__mcmp>:
  40627c:	b430      	push	{r4, r5}
  40627e:	690b      	ldr	r3, [r1, #16]
  406280:	4605      	mov	r5, r0
  406282:	6900      	ldr	r0, [r0, #16]
  406284:	1ac0      	subs	r0, r0, r3
  406286:	d10f      	bne.n	4062a8 <__mcmp+0x2c>
  406288:	009b      	lsls	r3, r3, #2
  40628a:	3514      	adds	r5, #20
  40628c:	3114      	adds	r1, #20
  40628e:	4419      	add	r1, r3
  406290:	442b      	add	r3, r5
  406292:	e001      	b.n	406298 <__mcmp+0x1c>
  406294:	429d      	cmp	r5, r3
  406296:	d207      	bcs.n	4062a8 <__mcmp+0x2c>
  406298:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40629c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4062a0:	4294      	cmp	r4, r2
  4062a2:	d0f7      	beq.n	406294 <__mcmp+0x18>
  4062a4:	d302      	bcc.n	4062ac <__mcmp+0x30>
  4062a6:	2001      	movs	r0, #1
  4062a8:	bc30      	pop	{r4, r5}
  4062aa:	4770      	bx	lr
  4062ac:	f04f 30ff 	mov.w	r0, #4294967295
  4062b0:	e7fa      	b.n	4062a8 <__mcmp+0x2c>
  4062b2:	bf00      	nop

004062b4 <__mdiff>:
  4062b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4062b8:	690f      	ldr	r7, [r1, #16]
  4062ba:	460e      	mov	r6, r1
  4062bc:	6911      	ldr	r1, [r2, #16]
  4062be:	1a7f      	subs	r7, r7, r1
  4062c0:	2f00      	cmp	r7, #0
  4062c2:	4690      	mov	r8, r2
  4062c4:	d117      	bne.n	4062f6 <__mdiff+0x42>
  4062c6:	0089      	lsls	r1, r1, #2
  4062c8:	f106 0514 	add.w	r5, r6, #20
  4062cc:	f102 0e14 	add.w	lr, r2, #20
  4062d0:	186b      	adds	r3, r5, r1
  4062d2:	4471      	add	r1, lr
  4062d4:	e001      	b.n	4062da <__mdiff+0x26>
  4062d6:	429d      	cmp	r5, r3
  4062d8:	d25c      	bcs.n	406394 <__mdiff+0xe0>
  4062da:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4062de:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4062e2:	42a2      	cmp	r2, r4
  4062e4:	d0f7      	beq.n	4062d6 <__mdiff+0x22>
  4062e6:	d25e      	bcs.n	4063a6 <__mdiff+0xf2>
  4062e8:	4633      	mov	r3, r6
  4062ea:	462c      	mov	r4, r5
  4062ec:	4646      	mov	r6, r8
  4062ee:	4675      	mov	r5, lr
  4062f0:	4698      	mov	r8, r3
  4062f2:	2701      	movs	r7, #1
  4062f4:	e005      	b.n	406302 <__mdiff+0x4e>
  4062f6:	db58      	blt.n	4063aa <__mdiff+0xf6>
  4062f8:	f106 0514 	add.w	r5, r6, #20
  4062fc:	f108 0414 	add.w	r4, r8, #20
  406300:	2700      	movs	r7, #0
  406302:	6871      	ldr	r1, [r6, #4]
  406304:	f7ff fdbc 	bl	405e80 <_Balloc>
  406308:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40630c:	6936      	ldr	r6, [r6, #16]
  40630e:	60c7      	str	r7, [r0, #12]
  406310:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406314:	46a6      	mov	lr, r4
  406316:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40631a:	f100 0414 	add.w	r4, r0, #20
  40631e:	2300      	movs	r3, #0
  406320:	f85e 1b04 	ldr.w	r1, [lr], #4
  406324:	f855 8b04 	ldr.w	r8, [r5], #4
  406328:	b28a      	uxth	r2, r1
  40632a:	fa13 f388 	uxtah	r3, r3, r8
  40632e:	0c09      	lsrs	r1, r1, #16
  406330:	1a9a      	subs	r2, r3, r2
  406332:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406336:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40633a:	b292      	uxth	r2, r2
  40633c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406340:	45f4      	cmp	ip, lr
  406342:	f844 2b04 	str.w	r2, [r4], #4
  406346:	ea4f 4323 	mov.w	r3, r3, asr #16
  40634a:	d8e9      	bhi.n	406320 <__mdiff+0x6c>
  40634c:	42af      	cmp	r7, r5
  40634e:	d917      	bls.n	406380 <__mdiff+0xcc>
  406350:	46a4      	mov	ip, r4
  406352:	46ae      	mov	lr, r5
  406354:	f85e 2b04 	ldr.w	r2, [lr], #4
  406358:	fa13 f382 	uxtah	r3, r3, r2
  40635c:	1419      	asrs	r1, r3, #16
  40635e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406362:	b29b      	uxth	r3, r3
  406364:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406368:	4577      	cmp	r7, lr
  40636a:	f84c 2b04 	str.w	r2, [ip], #4
  40636e:	ea4f 4321 	mov.w	r3, r1, asr #16
  406372:	d8ef      	bhi.n	406354 <__mdiff+0xa0>
  406374:	43ed      	mvns	r5, r5
  406376:	442f      	add	r7, r5
  406378:	f027 0703 	bic.w	r7, r7, #3
  40637c:	3704      	adds	r7, #4
  40637e:	443c      	add	r4, r7
  406380:	3c04      	subs	r4, #4
  406382:	b922      	cbnz	r2, 40638e <__mdiff+0xda>
  406384:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406388:	3e01      	subs	r6, #1
  40638a:	2b00      	cmp	r3, #0
  40638c:	d0fa      	beq.n	406384 <__mdiff+0xd0>
  40638e:	6106      	str	r6, [r0, #16]
  406390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406394:	2100      	movs	r1, #0
  406396:	f7ff fd73 	bl	405e80 <_Balloc>
  40639a:	2201      	movs	r2, #1
  40639c:	2300      	movs	r3, #0
  40639e:	6102      	str	r2, [r0, #16]
  4063a0:	6143      	str	r3, [r0, #20]
  4063a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4063a6:	4674      	mov	r4, lr
  4063a8:	e7ab      	b.n	406302 <__mdiff+0x4e>
  4063aa:	4633      	mov	r3, r6
  4063ac:	f106 0414 	add.w	r4, r6, #20
  4063b0:	f102 0514 	add.w	r5, r2, #20
  4063b4:	4616      	mov	r6, r2
  4063b6:	2701      	movs	r7, #1
  4063b8:	4698      	mov	r8, r3
  4063ba:	e7a2      	b.n	406302 <__mdiff+0x4e>

004063bc <__d2b>:
  4063bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4063c0:	b082      	sub	sp, #8
  4063c2:	2101      	movs	r1, #1
  4063c4:	461c      	mov	r4, r3
  4063c6:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4063ca:	4615      	mov	r5, r2
  4063cc:	9e08      	ldr	r6, [sp, #32]
  4063ce:	f7ff fd57 	bl	405e80 <_Balloc>
  4063d2:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4063d6:	4680      	mov	r8, r0
  4063d8:	b10f      	cbz	r7, 4063de <__d2b+0x22>
  4063da:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4063de:	9401      	str	r4, [sp, #4]
  4063e0:	b31d      	cbz	r5, 40642a <__d2b+0x6e>
  4063e2:	a802      	add	r0, sp, #8
  4063e4:	f840 5d08 	str.w	r5, [r0, #-8]!
  4063e8:	f7ff fdda 	bl	405fa0 <__lo0bits>
  4063ec:	2800      	cmp	r0, #0
  4063ee:	d134      	bne.n	40645a <__d2b+0x9e>
  4063f0:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4063f4:	f8c8 2014 	str.w	r2, [r8, #20]
  4063f8:	2b00      	cmp	r3, #0
  4063fa:	bf0c      	ite	eq
  4063fc:	2101      	moveq	r1, #1
  4063fe:	2102      	movne	r1, #2
  406400:	f8c8 3018 	str.w	r3, [r8, #24]
  406404:	f8c8 1010 	str.w	r1, [r8, #16]
  406408:	b9df      	cbnz	r7, 406442 <__d2b+0x86>
  40640a:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40640e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406412:	6030      	str	r0, [r6, #0]
  406414:	6918      	ldr	r0, [r3, #16]
  406416:	f7ff fda3 	bl	405f60 <__hi0bits>
  40641a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40641c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406420:	6018      	str	r0, [r3, #0]
  406422:	4640      	mov	r0, r8
  406424:	b002      	add	sp, #8
  406426:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40642a:	a801      	add	r0, sp, #4
  40642c:	f7ff fdb8 	bl	405fa0 <__lo0bits>
  406430:	9b01      	ldr	r3, [sp, #4]
  406432:	f8c8 3014 	str.w	r3, [r8, #20]
  406436:	2101      	movs	r1, #1
  406438:	3020      	adds	r0, #32
  40643a:	f8c8 1010 	str.w	r1, [r8, #16]
  40643e:	2f00      	cmp	r7, #0
  406440:	d0e3      	beq.n	40640a <__d2b+0x4e>
  406442:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406444:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406448:	4407      	add	r7, r0
  40644a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40644e:	6037      	str	r7, [r6, #0]
  406450:	6018      	str	r0, [r3, #0]
  406452:	4640      	mov	r0, r8
  406454:	b002      	add	sp, #8
  406456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40645a:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40645e:	f1c0 0220 	rsb	r2, r0, #32
  406462:	fa03 f202 	lsl.w	r2, r3, r2
  406466:	430a      	orrs	r2, r1
  406468:	40c3      	lsrs	r3, r0
  40646a:	9301      	str	r3, [sp, #4]
  40646c:	f8c8 2014 	str.w	r2, [r8, #20]
  406470:	e7c2      	b.n	4063f8 <__d2b+0x3c>
  406472:	bf00      	nop

00406474 <_realloc_r>:
  406474:	2900      	cmp	r1, #0
  406476:	f000 8095 	beq.w	4065a4 <_realloc_r+0x130>
  40647a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40647e:	460d      	mov	r5, r1
  406480:	4616      	mov	r6, r2
  406482:	b083      	sub	sp, #12
  406484:	4680      	mov	r8, r0
  406486:	f106 070b 	add.w	r7, r6, #11
  40648a:	f7ff fced 	bl	405e68 <__malloc_lock>
  40648e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406492:	2f16      	cmp	r7, #22
  406494:	f02e 0403 	bic.w	r4, lr, #3
  406498:	f1a5 0908 	sub.w	r9, r5, #8
  40649c:	d83c      	bhi.n	406518 <_realloc_r+0xa4>
  40649e:	2210      	movs	r2, #16
  4064a0:	4617      	mov	r7, r2
  4064a2:	42be      	cmp	r6, r7
  4064a4:	d83d      	bhi.n	406522 <_realloc_r+0xae>
  4064a6:	4294      	cmp	r4, r2
  4064a8:	da43      	bge.n	406532 <_realloc_r+0xbe>
  4064aa:	4bc4      	ldr	r3, [pc, #784]	; (4067bc <_realloc_r+0x348>)
  4064ac:	6899      	ldr	r1, [r3, #8]
  4064ae:	eb09 0004 	add.w	r0, r9, r4
  4064b2:	4288      	cmp	r0, r1
  4064b4:	f000 80b4 	beq.w	406620 <_realloc_r+0x1ac>
  4064b8:	6843      	ldr	r3, [r0, #4]
  4064ba:	f023 0101 	bic.w	r1, r3, #1
  4064be:	4401      	add	r1, r0
  4064c0:	6849      	ldr	r1, [r1, #4]
  4064c2:	07c9      	lsls	r1, r1, #31
  4064c4:	d54c      	bpl.n	406560 <_realloc_r+0xec>
  4064c6:	f01e 0f01 	tst.w	lr, #1
  4064ca:	f000 809b 	beq.w	406604 <_realloc_r+0x190>
  4064ce:	4631      	mov	r1, r6
  4064d0:	4640      	mov	r0, r8
  4064d2:	f7ff f949 	bl	405768 <_malloc_r>
  4064d6:	4606      	mov	r6, r0
  4064d8:	2800      	cmp	r0, #0
  4064da:	d03a      	beq.n	406552 <_realloc_r+0xde>
  4064dc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4064e0:	f023 0301 	bic.w	r3, r3, #1
  4064e4:	444b      	add	r3, r9
  4064e6:	f1a0 0208 	sub.w	r2, r0, #8
  4064ea:	429a      	cmp	r2, r3
  4064ec:	f000 8121 	beq.w	406732 <_realloc_r+0x2be>
  4064f0:	1f22      	subs	r2, r4, #4
  4064f2:	2a24      	cmp	r2, #36	; 0x24
  4064f4:	f200 8107 	bhi.w	406706 <_realloc_r+0x292>
  4064f8:	2a13      	cmp	r2, #19
  4064fa:	f200 80db 	bhi.w	4066b4 <_realloc_r+0x240>
  4064fe:	4603      	mov	r3, r0
  406500:	462a      	mov	r2, r5
  406502:	6811      	ldr	r1, [r2, #0]
  406504:	6019      	str	r1, [r3, #0]
  406506:	6851      	ldr	r1, [r2, #4]
  406508:	6059      	str	r1, [r3, #4]
  40650a:	6892      	ldr	r2, [r2, #8]
  40650c:	609a      	str	r2, [r3, #8]
  40650e:	4629      	mov	r1, r5
  406510:	4640      	mov	r0, r8
  406512:	f7fe fdfd 	bl	405110 <_free_r>
  406516:	e01c      	b.n	406552 <_realloc_r+0xde>
  406518:	f027 0707 	bic.w	r7, r7, #7
  40651c:	2f00      	cmp	r7, #0
  40651e:	463a      	mov	r2, r7
  406520:	dabf      	bge.n	4064a2 <_realloc_r+0x2e>
  406522:	2600      	movs	r6, #0
  406524:	230c      	movs	r3, #12
  406526:	4630      	mov	r0, r6
  406528:	f8c8 3000 	str.w	r3, [r8]
  40652c:	b003      	add	sp, #12
  40652e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406532:	462e      	mov	r6, r5
  406534:	1be3      	subs	r3, r4, r7
  406536:	2b0f      	cmp	r3, #15
  406538:	d81e      	bhi.n	406578 <_realloc_r+0x104>
  40653a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40653e:	f003 0301 	and.w	r3, r3, #1
  406542:	4323      	orrs	r3, r4
  406544:	444c      	add	r4, r9
  406546:	f8c9 3004 	str.w	r3, [r9, #4]
  40654a:	6863      	ldr	r3, [r4, #4]
  40654c:	f043 0301 	orr.w	r3, r3, #1
  406550:	6063      	str	r3, [r4, #4]
  406552:	4640      	mov	r0, r8
  406554:	f7ff fc8e 	bl	405e74 <__malloc_unlock>
  406558:	4630      	mov	r0, r6
  40655a:	b003      	add	sp, #12
  40655c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406560:	f023 0303 	bic.w	r3, r3, #3
  406564:	18e1      	adds	r1, r4, r3
  406566:	4291      	cmp	r1, r2
  406568:	db1f      	blt.n	4065aa <_realloc_r+0x136>
  40656a:	68c3      	ldr	r3, [r0, #12]
  40656c:	6882      	ldr	r2, [r0, #8]
  40656e:	462e      	mov	r6, r5
  406570:	60d3      	str	r3, [r2, #12]
  406572:	460c      	mov	r4, r1
  406574:	609a      	str	r2, [r3, #8]
  406576:	e7dd      	b.n	406534 <_realloc_r+0xc0>
  406578:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40657c:	eb09 0107 	add.w	r1, r9, r7
  406580:	f002 0201 	and.w	r2, r2, #1
  406584:	444c      	add	r4, r9
  406586:	f043 0301 	orr.w	r3, r3, #1
  40658a:	4317      	orrs	r7, r2
  40658c:	f8c9 7004 	str.w	r7, [r9, #4]
  406590:	604b      	str	r3, [r1, #4]
  406592:	6863      	ldr	r3, [r4, #4]
  406594:	f043 0301 	orr.w	r3, r3, #1
  406598:	3108      	adds	r1, #8
  40659a:	6063      	str	r3, [r4, #4]
  40659c:	4640      	mov	r0, r8
  40659e:	f7fe fdb7 	bl	405110 <_free_r>
  4065a2:	e7d6      	b.n	406552 <_realloc_r+0xde>
  4065a4:	4611      	mov	r1, r2
  4065a6:	f7ff b8df 	b.w	405768 <_malloc_r>
  4065aa:	f01e 0f01 	tst.w	lr, #1
  4065ae:	d18e      	bne.n	4064ce <_realloc_r+0x5a>
  4065b0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4065b4:	eba9 0a01 	sub.w	sl, r9, r1
  4065b8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4065bc:	f021 0103 	bic.w	r1, r1, #3
  4065c0:	440b      	add	r3, r1
  4065c2:	4423      	add	r3, r4
  4065c4:	4293      	cmp	r3, r2
  4065c6:	db25      	blt.n	406614 <_realloc_r+0x1a0>
  4065c8:	68c2      	ldr	r2, [r0, #12]
  4065ca:	6881      	ldr	r1, [r0, #8]
  4065cc:	4656      	mov	r6, sl
  4065ce:	60ca      	str	r2, [r1, #12]
  4065d0:	6091      	str	r1, [r2, #8]
  4065d2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4065d6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4065da:	1f22      	subs	r2, r4, #4
  4065dc:	2a24      	cmp	r2, #36	; 0x24
  4065de:	60c1      	str	r1, [r0, #12]
  4065e0:	6088      	str	r0, [r1, #8]
  4065e2:	f200 8094 	bhi.w	40670e <_realloc_r+0x29a>
  4065e6:	2a13      	cmp	r2, #19
  4065e8:	d96f      	bls.n	4066ca <_realloc_r+0x256>
  4065ea:	6829      	ldr	r1, [r5, #0]
  4065ec:	f8ca 1008 	str.w	r1, [sl, #8]
  4065f0:	6869      	ldr	r1, [r5, #4]
  4065f2:	f8ca 100c 	str.w	r1, [sl, #12]
  4065f6:	2a1b      	cmp	r2, #27
  4065f8:	f200 80a2 	bhi.w	406740 <_realloc_r+0x2cc>
  4065fc:	3508      	adds	r5, #8
  4065fe:	f10a 0210 	add.w	r2, sl, #16
  406602:	e063      	b.n	4066cc <_realloc_r+0x258>
  406604:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406608:	eba9 0a03 	sub.w	sl, r9, r3
  40660c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406610:	f021 0103 	bic.w	r1, r1, #3
  406614:	1863      	adds	r3, r4, r1
  406616:	4293      	cmp	r3, r2
  406618:	f6ff af59 	blt.w	4064ce <_realloc_r+0x5a>
  40661c:	4656      	mov	r6, sl
  40661e:	e7d8      	b.n	4065d2 <_realloc_r+0x15e>
  406620:	6841      	ldr	r1, [r0, #4]
  406622:	f021 0b03 	bic.w	fp, r1, #3
  406626:	44a3      	add	fp, r4
  406628:	f107 0010 	add.w	r0, r7, #16
  40662c:	4583      	cmp	fp, r0
  40662e:	da56      	bge.n	4066de <_realloc_r+0x26a>
  406630:	f01e 0f01 	tst.w	lr, #1
  406634:	f47f af4b 	bne.w	4064ce <_realloc_r+0x5a>
  406638:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40663c:	eba9 0a01 	sub.w	sl, r9, r1
  406640:	f8da 1004 	ldr.w	r1, [sl, #4]
  406644:	f021 0103 	bic.w	r1, r1, #3
  406648:	448b      	add	fp, r1
  40664a:	4558      	cmp	r0, fp
  40664c:	dce2      	bgt.n	406614 <_realloc_r+0x1a0>
  40664e:	4656      	mov	r6, sl
  406650:	f8da 100c 	ldr.w	r1, [sl, #12]
  406654:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406658:	1f22      	subs	r2, r4, #4
  40665a:	2a24      	cmp	r2, #36	; 0x24
  40665c:	60c1      	str	r1, [r0, #12]
  40665e:	6088      	str	r0, [r1, #8]
  406660:	f200 808f 	bhi.w	406782 <_realloc_r+0x30e>
  406664:	2a13      	cmp	r2, #19
  406666:	f240 808a 	bls.w	40677e <_realloc_r+0x30a>
  40666a:	6829      	ldr	r1, [r5, #0]
  40666c:	f8ca 1008 	str.w	r1, [sl, #8]
  406670:	6869      	ldr	r1, [r5, #4]
  406672:	f8ca 100c 	str.w	r1, [sl, #12]
  406676:	2a1b      	cmp	r2, #27
  406678:	f200 808a 	bhi.w	406790 <_realloc_r+0x31c>
  40667c:	3508      	adds	r5, #8
  40667e:	f10a 0210 	add.w	r2, sl, #16
  406682:	6829      	ldr	r1, [r5, #0]
  406684:	6011      	str	r1, [r2, #0]
  406686:	6869      	ldr	r1, [r5, #4]
  406688:	6051      	str	r1, [r2, #4]
  40668a:	68a9      	ldr	r1, [r5, #8]
  40668c:	6091      	str	r1, [r2, #8]
  40668e:	eb0a 0107 	add.w	r1, sl, r7
  406692:	ebab 0207 	sub.w	r2, fp, r7
  406696:	f042 0201 	orr.w	r2, r2, #1
  40669a:	6099      	str	r1, [r3, #8]
  40669c:	604a      	str	r2, [r1, #4]
  40669e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4066a2:	f003 0301 	and.w	r3, r3, #1
  4066a6:	431f      	orrs	r7, r3
  4066a8:	4640      	mov	r0, r8
  4066aa:	f8ca 7004 	str.w	r7, [sl, #4]
  4066ae:	f7ff fbe1 	bl	405e74 <__malloc_unlock>
  4066b2:	e751      	b.n	406558 <_realloc_r+0xe4>
  4066b4:	682b      	ldr	r3, [r5, #0]
  4066b6:	6003      	str	r3, [r0, #0]
  4066b8:	686b      	ldr	r3, [r5, #4]
  4066ba:	6043      	str	r3, [r0, #4]
  4066bc:	2a1b      	cmp	r2, #27
  4066be:	d82d      	bhi.n	40671c <_realloc_r+0x2a8>
  4066c0:	f100 0308 	add.w	r3, r0, #8
  4066c4:	f105 0208 	add.w	r2, r5, #8
  4066c8:	e71b      	b.n	406502 <_realloc_r+0x8e>
  4066ca:	4632      	mov	r2, r6
  4066cc:	6829      	ldr	r1, [r5, #0]
  4066ce:	6011      	str	r1, [r2, #0]
  4066d0:	6869      	ldr	r1, [r5, #4]
  4066d2:	6051      	str	r1, [r2, #4]
  4066d4:	68a9      	ldr	r1, [r5, #8]
  4066d6:	6091      	str	r1, [r2, #8]
  4066d8:	461c      	mov	r4, r3
  4066da:	46d1      	mov	r9, sl
  4066dc:	e72a      	b.n	406534 <_realloc_r+0xc0>
  4066de:	eb09 0107 	add.w	r1, r9, r7
  4066e2:	ebab 0b07 	sub.w	fp, fp, r7
  4066e6:	f04b 0201 	orr.w	r2, fp, #1
  4066ea:	6099      	str	r1, [r3, #8]
  4066ec:	604a      	str	r2, [r1, #4]
  4066ee:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4066f2:	f003 0301 	and.w	r3, r3, #1
  4066f6:	431f      	orrs	r7, r3
  4066f8:	4640      	mov	r0, r8
  4066fa:	f845 7c04 	str.w	r7, [r5, #-4]
  4066fe:	f7ff fbb9 	bl	405e74 <__malloc_unlock>
  406702:	462e      	mov	r6, r5
  406704:	e728      	b.n	406558 <_realloc_r+0xe4>
  406706:	4629      	mov	r1, r5
  406708:	f7ff fb4a 	bl	405da0 <memmove>
  40670c:	e6ff      	b.n	40650e <_realloc_r+0x9a>
  40670e:	4629      	mov	r1, r5
  406710:	4630      	mov	r0, r6
  406712:	461c      	mov	r4, r3
  406714:	46d1      	mov	r9, sl
  406716:	f7ff fb43 	bl	405da0 <memmove>
  40671a:	e70b      	b.n	406534 <_realloc_r+0xc0>
  40671c:	68ab      	ldr	r3, [r5, #8]
  40671e:	6083      	str	r3, [r0, #8]
  406720:	68eb      	ldr	r3, [r5, #12]
  406722:	60c3      	str	r3, [r0, #12]
  406724:	2a24      	cmp	r2, #36	; 0x24
  406726:	d017      	beq.n	406758 <_realloc_r+0x2e4>
  406728:	f100 0310 	add.w	r3, r0, #16
  40672c:	f105 0210 	add.w	r2, r5, #16
  406730:	e6e7      	b.n	406502 <_realloc_r+0x8e>
  406732:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406736:	f023 0303 	bic.w	r3, r3, #3
  40673a:	441c      	add	r4, r3
  40673c:	462e      	mov	r6, r5
  40673e:	e6f9      	b.n	406534 <_realloc_r+0xc0>
  406740:	68a9      	ldr	r1, [r5, #8]
  406742:	f8ca 1010 	str.w	r1, [sl, #16]
  406746:	68e9      	ldr	r1, [r5, #12]
  406748:	f8ca 1014 	str.w	r1, [sl, #20]
  40674c:	2a24      	cmp	r2, #36	; 0x24
  40674e:	d00c      	beq.n	40676a <_realloc_r+0x2f6>
  406750:	3510      	adds	r5, #16
  406752:	f10a 0218 	add.w	r2, sl, #24
  406756:	e7b9      	b.n	4066cc <_realloc_r+0x258>
  406758:	692b      	ldr	r3, [r5, #16]
  40675a:	6103      	str	r3, [r0, #16]
  40675c:	696b      	ldr	r3, [r5, #20]
  40675e:	6143      	str	r3, [r0, #20]
  406760:	f105 0218 	add.w	r2, r5, #24
  406764:	f100 0318 	add.w	r3, r0, #24
  406768:	e6cb      	b.n	406502 <_realloc_r+0x8e>
  40676a:	692a      	ldr	r2, [r5, #16]
  40676c:	f8ca 2018 	str.w	r2, [sl, #24]
  406770:	696a      	ldr	r2, [r5, #20]
  406772:	f8ca 201c 	str.w	r2, [sl, #28]
  406776:	3518      	adds	r5, #24
  406778:	f10a 0220 	add.w	r2, sl, #32
  40677c:	e7a6      	b.n	4066cc <_realloc_r+0x258>
  40677e:	4632      	mov	r2, r6
  406780:	e77f      	b.n	406682 <_realloc_r+0x20e>
  406782:	4629      	mov	r1, r5
  406784:	4630      	mov	r0, r6
  406786:	9301      	str	r3, [sp, #4]
  406788:	f7ff fb0a 	bl	405da0 <memmove>
  40678c:	9b01      	ldr	r3, [sp, #4]
  40678e:	e77e      	b.n	40668e <_realloc_r+0x21a>
  406790:	68a9      	ldr	r1, [r5, #8]
  406792:	f8ca 1010 	str.w	r1, [sl, #16]
  406796:	68e9      	ldr	r1, [r5, #12]
  406798:	f8ca 1014 	str.w	r1, [sl, #20]
  40679c:	2a24      	cmp	r2, #36	; 0x24
  40679e:	d003      	beq.n	4067a8 <_realloc_r+0x334>
  4067a0:	3510      	adds	r5, #16
  4067a2:	f10a 0218 	add.w	r2, sl, #24
  4067a6:	e76c      	b.n	406682 <_realloc_r+0x20e>
  4067a8:	692a      	ldr	r2, [r5, #16]
  4067aa:	f8ca 2018 	str.w	r2, [sl, #24]
  4067ae:	696a      	ldr	r2, [r5, #20]
  4067b0:	f8ca 201c 	str.w	r2, [sl, #28]
  4067b4:	3518      	adds	r5, #24
  4067b6:	f10a 0220 	add.w	r2, sl, #32
  4067ba:	e762      	b.n	406682 <_realloc_r+0x20e>
  4067bc:	204005d8 	.word	0x204005d8

004067c0 <_sbrk_r>:
  4067c0:	b538      	push	{r3, r4, r5, lr}
  4067c2:	4c07      	ldr	r4, [pc, #28]	; (4067e0 <_sbrk_r+0x20>)
  4067c4:	2300      	movs	r3, #0
  4067c6:	4605      	mov	r5, r0
  4067c8:	4608      	mov	r0, r1
  4067ca:	6023      	str	r3, [r4, #0]
  4067cc:	f7fa f96c 	bl	400aa8 <_sbrk>
  4067d0:	1c43      	adds	r3, r0, #1
  4067d2:	d000      	beq.n	4067d6 <_sbrk_r+0x16>
  4067d4:	bd38      	pop	{r3, r4, r5, pc}
  4067d6:	6823      	ldr	r3, [r4, #0]
  4067d8:	2b00      	cmp	r3, #0
  4067da:	d0fb      	beq.n	4067d4 <_sbrk_r+0x14>
  4067dc:	602b      	str	r3, [r5, #0]
  4067de:	bd38      	pop	{r3, r4, r5, pc}
  4067e0:	20400aec 	.word	0x20400aec

004067e4 <__sread>:
  4067e4:	b510      	push	{r4, lr}
  4067e6:	460c      	mov	r4, r1
  4067e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4067ec:	f000 faa4 	bl	406d38 <_read_r>
  4067f0:	2800      	cmp	r0, #0
  4067f2:	db03      	blt.n	4067fc <__sread+0x18>
  4067f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4067f6:	4403      	add	r3, r0
  4067f8:	6523      	str	r3, [r4, #80]	; 0x50
  4067fa:	bd10      	pop	{r4, pc}
  4067fc:	89a3      	ldrh	r3, [r4, #12]
  4067fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406802:	81a3      	strh	r3, [r4, #12]
  406804:	bd10      	pop	{r4, pc}
  406806:	bf00      	nop

00406808 <__swrite>:
  406808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40680c:	4616      	mov	r6, r2
  40680e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406812:	461f      	mov	r7, r3
  406814:	05d3      	lsls	r3, r2, #23
  406816:	460c      	mov	r4, r1
  406818:	4605      	mov	r5, r0
  40681a:	d507      	bpl.n	40682c <__swrite+0x24>
  40681c:	2200      	movs	r2, #0
  40681e:	2302      	movs	r3, #2
  406820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406824:	f000 fa72 	bl	406d0c <_lseek_r>
  406828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40682c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406830:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406834:	81a2      	strh	r2, [r4, #12]
  406836:	463b      	mov	r3, r7
  406838:	4632      	mov	r2, r6
  40683a:	4628      	mov	r0, r5
  40683c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406840:	f000 b922 	b.w	406a88 <_write_r>

00406844 <__sseek>:
  406844:	b510      	push	{r4, lr}
  406846:	460c      	mov	r4, r1
  406848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40684c:	f000 fa5e 	bl	406d0c <_lseek_r>
  406850:	89a3      	ldrh	r3, [r4, #12]
  406852:	1c42      	adds	r2, r0, #1
  406854:	bf0e      	itee	eq
  406856:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40685a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40685e:	6520      	strne	r0, [r4, #80]	; 0x50
  406860:	81a3      	strh	r3, [r4, #12]
  406862:	bd10      	pop	{r4, pc}

00406864 <__sclose>:
  406864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406868:	f000 b9b6 	b.w	406bd8 <_close_r>

0040686c <__ssprint_r>:
  40686c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406870:	6893      	ldr	r3, [r2, #8]
  406872:	b083      	sub	sp, #12
  406874:	4690      	mov	r8, r2
  406876:	2b00      	cmp	r3, #0
  406878:	d070      	beq.n	40695c <__ssprint_r+0xf0>
  40687a:	4682      	mov	sl, r0
  40687c:	460c      	mov	r4, r1
  40687e:	6817      	ldr	r7, [r2, #0]
  406880:	688d      	ldr	r5, [r1, #8]
  406882:	6808      	ldr	r0, [r1, #0]
  406884:	e042      	b.n	40690c <__ssprint_r+0xa0>
  406886:	89a3      	ldrh	r3, [r4, #12]
  406888:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40688c:	d02e      	beq.n	4068ec <__ssprint_r+0x80>
  40688e:	6965      	ldr	r5, [r4, #20]
  406890:	6921      	ldr	r1, [r4, #16]
  406892:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406896:	eba0 0b01 	sub.w	fp, r0, r1
  40689a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40689e:	f10b 0001 	add.w	r0, fp, #1
  4068a2:	106d      	asrs	r5, r5, #1
  4068a4:	4430      	add	r0, r6
  4068a6:	42a8      	cmp	r0, r5
  4068a8:	462a      	mov	r2, r5
  4068aa:	bf84      	itt	hi
  4068ac:	4605      	movhi	r5, r0
  4068ae:	462a      	movhi	r2, r5
  4068b0:	055b      	lsls	r3, r3, #21
  4068b2:	d538      	bpl.n	406926 <__ssprint_r+0xba>
  4068b4:	4611      	mov	r1, r2
  4068b6:	4650      	mov	r0, sl
  4068b8:	f7fe ff56 	bl	405768 <_malloc_r>
  4068bc:	2800      	cmp	r0, #0
  4068be:	d03c      	beq.n	40693a <__ssprint_r+0xce>
  4068c0:	465a      	mov	r2, fp
  4068c2:	6921      	ldr	r1, [r4, #16]
  4068c4:	9001      	str	r0, [sp, #4]
  4068c6:	f7fa fe45 	bl	401554 <memcpy>
  4068ca:	89a2      	ldrh	r2, [r4, #12]
  4068cc:	9b01      	ldr	r3, [sp, #4]
  4068ce:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4068d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4068d6:	81a2      	strh	r2, [r4, #12]
  4068d8:	eba5 020b 	sub.w	r2, r5, fp
  4068dc:	eb03 000b 	add.w	r0, r3, fp
  4068e0:	6165      	str	r5, [r4, #20]
  4068e2:	6123      	str	r3, [r4, #16]
  4068e4:	6020      	str	r0, [r4, #0]
  4068e6:	60a2      	str	r2, [r4, #8]
  4068e8:	4635      	mov	r5, r6
  4068ea:	46b3      	mov	fp, r6
  4068ec:	465a      	mov	r2, fp
  4068ee:	4649      	mov	r1, r9
  4068f0:	f7ff fa56 	bl	405da0 <memmove>
  4068f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4068f8:	68a2      	ldr	r2, [r4, #8]
  4068fa:	6820      	ldr	r0, [r4, #0]
  4068fc:	1b55      	subs	r5, r2, r5
  4068fe:	4458      	add	r0, fp
  406900:	1b9e      	subs	r6, r3, r6
  406902:	60a5      	str	r5, [r4, #8]
  406904:	6020      	str	r0, [r4, #0]
  406906:	f8c8 6008 	str.w	r6, [r8, #8]
  40690a:	b33e      	cbz	r6, 40695c <__ssprint_r+0xf0>
  40690c:	687e      	ldr	r6, [r7, #4]
  40690e:	463b      	mov	r3, r7
  406910:	3708      	adds	r7, #8
  406912:	2e00      	cmp	r6, #0
  406914:	d0fa      	beq.n	40690c <__ssprint_r+0xa0>
  406916:	42ae      	cmp	r6, r5
  406918:	f8d3 9000 	ldr.w	r9, [r3]
  40691c:	46ab      	mov	fp, r5
  40691e:	d2b2      	bcs.n	406886 <__ssprint_r+0x1a>
  406920:	4635      	mov	r5, r6
  406922:	46b3      	mov	fp, r6
  406924:	e7e2      	b.n	4068ec <__ssprint_r+0x80>
  406926:	4650      	mov	r0, sl
  406928:	f7ff fda4 	bl	406474 <_realloc_r>
  40692c:	4603      	mov	r3, r0
  40692e:	2800      	cmp	r0, #0
  406930:	d1d2      	bne.n	4068d8 <__ssprint_r+0x6c>
  406932:	6921      	ldr	r1, [r4, #16]
  406934:	4650      	mov	r0, sl
  406936:	f7fe fbeb 	bl	405110 <_free_r>
  40693a:	230c      	movs	r3, #12
  40693c:	f8ca 3000 	str.w	r3, [sl]
  406940:	89a3      	ldrh	r3, [r4, #12]
  406942:	2200      	movs	r2, #0
  406944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406948:	f04f 30ff 	mov.w	r0, #4294967295
  40694c:	81a3      	strh	r3, [r4, #12]
  40694e:	f8c8 2008 	str.w	r2, [r8, #8]
  406952:	f8c8 2004 	str.w	r2, [r8, #4]
  406956:	b003      	add	sp, #12
  406958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40695c:	2000      	movs	r0, #0
  40695e:	f8c8 0004 	str.w	r0, [r8, #4]
  406962:	b003      	add	sp, #12
  406964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406968 <__swbuf_r>:
  406968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40696a:	460d      	mov	r5, r1
  40696c:	4614      	mov	r4, r2
  40696e:	4606      	mov	r6, r0
  406970:	b110      	cbz	r0, 406978 <__swbuf_r+0x10>
  406972:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406974:	2b00      	cmp	r3, #0
  406976:	d04b      	beq.n	406a10 <__swbuf_r+0xa8>
  406978:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40697c:	69a3      	ldr	r3, [r4, #24]
  40697e:	60a3      	str	r3, [r4, #8]
  406980:	b291      	uxth	r1, r2
  406982:	0708      	lsls	r0, r1, #28
  406984:	d539      	bpl.n	4069fa <__swbuf_r+0x92>
  406986:	6923      	ldr	r3, [r4, #16]
  406988:	2b00      	cmp	r3, #0
  40698a:	d036      	beq.n	4069fa <__swbuf_r+0x92>
  40698c:	b2ed      	uxtb	r5, r5
  40698e:	0489      	lsls	r1, r1, #18
  406990:	462f      	mov	r7, r5
  406992:	d515      	bpl.n	4069c0 <__swbuf_r+0x58>
  406994:	6822      	ldr	r2, [r4, #0]
  406996:	6961      	ldr	r1, [r4, #20]
  406998:	1ad3      	subs	r3, r2, r3
  40699a:	428b      	cmp	r3, r1
  40699c:	da1c      	bge.n	4069d8 <__swbuf_r+0x70>
  40699e:	3301      	adds	r3, #1
  4069a0:	68a1      	ldr	r1, [r4, #8]
  4069a2:	1c50      	adds	r0, r2, #1
  4069a4:	3901      	subs	r1, #1
  4069a6:	60a1      	str	r1, [r4, #8]
  4069a8:	6020      	str	r0, [r4, #0]
  4069aa:	7015      	strb	r5, [r2, #0]
  4069ac:	6962      	ldr	r2, [r4, #20]
  4069ae:	429a      	cmp	r2, r3
  4069b0:	d01a      	beq.n	4069e8 <__swbuf_r+0x80>
  4069b2:	89a3      	ldrh	r3, [r4, #12]
  4069b4:	07db      	lsls	r3, r3, #31
  4069b6:	d501      	bpl.n	4069bc <__swbuf_r+0x54>
  4069b8:	2d0a      	cmp	r5, #10
  4069ba:	d015      	beq.n	4069e8 <__swbuf_r+0x80>
  4069bc:	4638      	mov	r0, r7
  4069be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4069c0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4069c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4069c6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4069ca:	81a2      	strh	r2, [r4, #12]
  4069cc:	6822      	ldr	r2, [r4, #0]
  4069ce:	6661      	str	r1, [r4, #100]	; 0x64
  4069d0:	6961      	ldr	r1, [r4, #20]
  4069d2:	1ad3      	subs	r3, r2, r3
  4069d4:	428b      	cmp	r3, r1
  4069d6:	dbe2      	blt.n	40699e <__swbuf_r+0x36>
  4069d8:	4621      	mov	r1, r4
  4069da:	4630      	mov	r0, r6
  4069dc:	f7fe fa1a 	bl	404e14 <_fflush_r>
  4069e0:	b940      	cbnz	r0, 4069f4 <__swbuf_r+0x8c>
  4069e2:	6822      	ldr	r2, [r4, #0]
  4069e4:	2301      	movs	r3, #1
  4069e6:	e7db      	b.n	4069a0 <__swbuf_r+0x38>
  4069e8:	4621      	mov	r1, r4
  4069ea:	4630      	mov	r0, r6
  4069ec:	f7fe fa12 	bl	404e14 <_fflush_r>
  4069f0:	2800      	cmp	r0, #0
  4069f2:	d0e3      	beq.n	4069bc <__swbuf_r+0x54>
  4069f4:	f04f 37ff 	mov.w	r7, #4294967295
  4069f8:	e7e0      	b.n	4069bc <__swbuf_r+0x54>
  4069fa:	4621      	mov	r1, r4
  4069fc:	4630      	mov	r0, r6
  4069fe:	f7fd f937 	bl	403c70 <__swsetup_r>
  406a02:	2800      	cmp	r0, #0
  406a04:	d1f6      	bne.n	4069f4 <__swbuf_r+0x8c>
  406a06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406a0a:	6923      	ldr	r3, [r4, #16]
  406a0c:	b291      	uxth	r1, r2
  406a0e:	e7bd      	b.n	40698c <__swbuf_r+0x24>
  406a10:	f7fe fa58 	bl	404ec4 <__sinit>
  406a14:	e7b0      	b.n	406978 <__swbuf_r+0x10>
  406a16:	bf00      	nop

00406a18 <_wcrtomb_r>:
  406a18:	b5f0      	push	{r4, r5, r6, r7, lr}
  406a1a:	4606      	mov	r6, r0
  406a1c:	b085      	sub	sp, #20
  406a1e:	461f      	mov	r7, r3
  406a20:	b189      	cbz	r1, 406a46 <_wcrtomb_r+0x2e>
  406a22:	4c10      	ldr	r4, [pc, #64]	; (406a64 <_wcrtomb_r+0x4c>)
  406a24:	4d10      	ldr	r5, [pc, #64]	; (406a68 <_wcrtomb_r+0x50>)
  406a26:	6824      	ldr	r4, [r4, #0]
  406a28:	6b64      	ldr	r4, [r4, #52]	; 0x34
  406a2a:	2c00      	cmp	r4, #0
  406a2c:	bf08      	it	eq
  406a2e:	462c      	moveq	r4, r5
  406a30:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406a34:	47a0      	blx	r4
  406a36:	1c43      	adds	r3, r0, #1
  406a38:	d103      	bne.n	406a42 <_wcrtomb_r+0x2a>
  406a3a:	2200      	movs	r2, #0
  406a3c:	238a      	movs	r3, #138	; 0x8a
  406a3e:	603a      	str	r2, [r7, #0]
  406a40:	6033      	str	r3, [r6, #0]
  406a42:	b005      	add	sp, #20
  406a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406a46:	460c      	mov	r4, r1
  406a48:	4906      	ldr	r1, [pc, #24]	; (406a64 <_wcrtomb_r+0x4c>)
  406a4a:	4a07      	ldr	r2, [pc, #28]	; (406a68 <_wcrtomb_r+0x50>)
  406a4c:	6809      	ldr	r1, [r1, #0]
  406a4e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406a50:	2900      	cmp	r1, #0
  406a52:	bf08      	it	eq
  406a54:	4611      	moveq	r1, r2
  406a56:	4622      	mov	r2, r4
  406a58:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406a5c:	a901      	add	r1, sp, #4
  406a5e:	47a0      	blx	r4
  406a60:	e7e9      	b.n	406a36 <_wcrtomb_r+0x1e>
  406a62:	bf00      	nop
  406a64:	20400038 	.word	0x20400038
  406a68:	2040046c 	.word	0x2040046c

00406a6c <__ascii_wctomb>:
  406a6c:	b121      	cbz	r1, 406a78 <__ascii_wctomb+0xc>
  406a6e:	2aff      	cmp	r2, #255	; 0xff
  406a70:	d804      	bhi.n	406a7c <__ascii_wctomb+0x10>
  406a72:	700a      	strb	r2, [r1, #0]
  406a74:	2001      	movs	r0, #1
  406a76:	4770      	bx	lr
  406a78:	4608      	mov	r0, r1
  406a7a:	4770      	bx	lr
  406a7c:	238a      	movs	r3, #138	; 0x8a
  406a7e:	6003      	str	r3, [r0, #0]
  406a80:	f04f 30ff 	mov.w	r0, #4294967295
  406a84:	4770      	bx	lr
  406a86:	bf00      	nop

00406a88 <_write_r>:
  406a88:	b570      	push	{r4, r5, r6, lr}
  406a8a:	460d      	mov	r5, r1
  406a8c:	4c08      	ldr	r4, [pc, #32]	; (406ab0 <_write_r+0x28>)
  406a8e:	4611      	mov	r1, r2
  406a90:	4606      	mov	r6, r0
  406a92:	461a      	mov	r2, r3
  406a94:	4628      	mov	r0, r5
  406a96:	2300      	movs	r3, #0
  406a98:	6023      	str	r3, [r4, #0]
  406a9a:	f7f9 fbf3 	bl	400284 <_write>
  406a9e:	1c43      	adds	r3, r0, #1
  406aa0:	d000      	beq.n	406aa4 <_write_r+0x1c>
  406aa2:	bd70      	pop	{r4, r5, r6, pc}
  406aa4:	6823      	ldr	r3, [r4, #0]
  406aa6:	2b00      	cmp	r3, #0
  406aa8:	d0fb      	beq.n	406aa2 <_write_r+0x1a>
  406aaa:	6033      	str	r3, [r6, #0]
  406aac:	bd70      	pop	{r4, r5, r6, pc}
  406aae:	bf00      	nop
  406ab0:	20400aec 	.word	0x20400aec

00406ab4 <__register_exitproc>:
  406ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406ab8:	4d2c      	ldr	r5, [pc, #176]	; (406b6c <__register_exitproc+0xb8>)
  406aba:	4606      	mov	r6, r0
  406abc:	6828      	ldr	r0, [r5, #0]
  406abe:	4698      	mov	r8, r3
  406ac0:	460f      	mov	r7, r1
  406ac2:	4691      	mov	r9, r2
  406ac4:	f7fe fdcc 	bl	405660 <__retarget_lock_acquire_recursive>
  406ac8:	4b29      	ldr	r3, [pc, #164]	; (406b70 <__register_exitproc+0xbc>)
  406aca:	681c      	ldr	r4, [r3, #0]
  406acc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406ad0:	2b00      	cmp	r3, #0
  406ad2:	d03e      	beq.n	406b52 <__register_exitproc+0x9e>
  406ad4:	685a      	ldr	r2, [r3, #4]
  406ad6:	2a1f      	cmp	r2, #31
  406ad8:	dc1c      	bgt.n	406b14 <__register_exitproc+0x60>
  406ada:	f102 0e01 	add.w	lr, r2, #1
  406ade:	b176      	cbz	r6, 406afe <__register_exitproc+0x4a>
  406ae0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406ae4:	2401      	movs	r4, #1
  406ae6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406aea:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406aee:	4094      	lsls	r4, r2
  406af0:	4320      	orrs	r0, r4
  406af2:	2e02      	cmp	r6, #2
  406af4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406af8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406afc:	d023      	beq.n	406b46 <__register_exitproc+0x92>
  406afe:	3202      	adds	r2, #2
  406b00:	f8c3 e004 	str.w	lr, [r3, #4]
  406b04:	6828      	ldr	r0, [r5, #0]
  406b06:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406b0a:	f7fe fdab 	bl	405664 <__retarget_lock_release_recursive>
  406b0e:	2000      	movs	r0, #0
  406b10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406b14:	4b17      	ldr	r3, [pc, #92]	; (406b74 <__register_exitproc+0xc0>)
  406b16:	b30b      	cbz	r3, 406b5c <__register_exitproc+0xa8>
  406b18:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406b1c:	f7fe fe1c 	bl	405758 <malloc>
  406b20:	4603      	mov	r3, r0
  406b22:	b1d8      	cbz	r0, 406b5c <__register_exitproc+0xa8>
  406b24:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406b28:	6002      	str	r2, [r0, #0]
  406b2a:	2100      	movs	r1, #0
  406b2c:	6041      	str	r1, [r0, #4]
  406b2e:	460a      	mov	r2, r1
  406b30:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406b34:	f04f 0e01 	mov.w	lr, #1
  406b38:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406b3c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406b40:	2e00      	cmp	r6, #0
  406b42:	d0dc      	beq.n	406afe <__register_exitproc+0x4a>
  406b44:	e7cc      	b.n	406ae0 <__register_exitproc+0x2c>
  406b46:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406b4a:	430c      	orrs	r4, r1
  406b4c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406b50:	e7d5      	b.n	406afe <__register_exitproc+0x4a>
  406b52:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406b56:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406b5a:	e7bb      	b.n	406ad4 <__register_exitproc+0x20>
  406b5c:	6828      	ldr	r0, [r5, #0]
  406b5e:	f7fe fd81 	bl	405664 <__retarget_lock_release_recursive>
  406b62:	f04f 30ff 	mov.w	r0, #4294967295
  406b66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406b6a:	bf00      	nop
  406b6c:	20400468 	.word	0x20400468
  406b70:	00407ba4 	.word	0x00407ba4
  406b74:	00405759 	.word	0x00405759

00406b78 <_calloc_r>:
  406b78:	b510      	push	{r4, lr}
  406b7a:	fb02 f101 	mul.w	r1, r2, r1
  406b7e:	f7fe fdf3 	bl	405768 <_malloc_r>
  406b82:	4604      	mov	r4, r0
  406b84:	b1d8      	cbz	r0, 406bbe <_calloc_r+0x46>
  406b86:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406b8a:	f022 0203 	bic.w	r2, r2, #3
  406b8e:	3a04      	subs	r2, #4
  406b90:	2a24      	cmp	r2, #36	; 0x24
  406b92:	d818      	bhi.n	406bc6 <_calloc_r+0x4e>
  406b94:	2a13      	cmp	r2, #19
  406b96:	d914      	bls.n	406bc2 <_calloc_r+0x4a>
  406b98:	2300      	movs	r3, #0
  406b9a:	2a1b      	cmp	r2, #27
  406b9c:	6003      	str	r3, [r0, #0]
  406b9e:	6043      	str	r3, [r0, #4]
  406ba0:	d916      	bls.n	406bd0 <_calloc_r+0x58>
  406ba2:	2a24      	cmp	r2, #36	; 0x24
  406ba4:	6083      	str	r3, [r0, #8]
  406ba6:	60c3      	str	r3, [r0, #12]
  406ba8:	bf11      	iteee	ne
  406baa:	f100 0210 	addne.w	r2, r0, #16
  406bae:	6103      	streq	r3, [r0, #16]
  406bb0:	6143      	streq	r3, [r0, #20]
  406bb2:	f100 0218 	addeq.w	r2, r0, #24
  406bb6:	2300      	movs	r3, #0
  406bb8:	6013      	str	r3, [r2, #0]
  406bba:	6053      	str	r3, [r2, #4]
  406bbc:	6093      	str	r3, [r2, #8]
  406bbe:	4620      	mov	r0, r4
  406bc0:	bd10      	pop	{r4, pc}
  406bc2:	4602      	mov	r2, r0
  406bc4:	e7f7      	b.n	406bb6 <_calloc_r+0x3e>
  406bc6:	2100      	movs	r1, #0
  406bc8:	f7fa fd5e 	bl	401688 <memset>
  406bcc:	4620      	mov	r0, r4
  406bce:	bd10      	pop	{r4, pc}
  406bd0:	f100 0208 	add.w	r2, r0, #8
  406bd4:	e7ef      	b.n	406bb6 <_calloc_r+0x3e>
  406bd6:	bf00      	nop

00406bd8 <_close_r>:
  406bd8:	b538      	push	{r3, r4, r5, lr}
  406bda:	4c07      	ldr	r4, [pc, #28]	; (406bf8 <_close_r+0x20>)
  406bdc:	2300      	movs	r3, #0
  406bde:	4605      	mov	r5, r0
  406be0:	4608      	mov	r0, r1
  406be2:	6023      	str	r3, [r4, #0]
  406be4:	f7f9 ff7c 	bl	400ae0 <_close>
  406be8:	1c43      	adds	r3, r0, #1
  406bea:	d000      	beq.n	406bee <_close_r+0x16>
  406bec:	bd38      	pop	{r3, r4, r5, pc}
  406bee:	6823      	ldr	r3, [r4, #0]
  406bf0:	2b00      	cmp	r3, #0
  406bf2:	d0fb      	beq.n	406bec <_close_r+0x14>
  406bf4:	602b      	str	r3, [r5, #0]
  406bf6:	bd38      	pop	{r3, r4, r5, pc}
  406bf8:	20400aec 	.word	0x20400aec

00406bfc <_fclose_r>:
  406bfc:	b570      	push	{r4, r5, r6, lr}
  406bfe:	b159      	cbz	r1, 406c18 <_fclose_r+0x1c>
  406c00:	4605      	mov	r5, r0
  406c02:	460c      	mov	r4, r1
  406c04:	b110      	cbz	r0, 406c0c <_fclose_r+0x10>
  406c06:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406c08:	2b00      	cmp	r3, #0
  406c0a:	d03c      	beq.n	406c86 <_fclose_r+0x8a>
  406c0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406c0e:	07d8      	lsls	r0, r3, #31
  406c10:	d505      	bpl.n	406c1e <_fclose_r+0x22>
  406c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c16:	b92b      	cbnz	r3, 406c24 <_fclose_r+0x28>
  406c18:	2600      	movs	r6, #0
  406c1a:	4630      	mov	r0, r6
  406c1c:	bd70      	pop	{r4, r5, r6, pc}
  406c1e:	89a3      	ldrh	r3, [r4, #12]
  406c20:	0599      	lsls	r1, r3, #22
  406c22:	d53c      	bpl.n	406c9e <_fclose_r+0xa2>
  406c24:	4621      	mov	r1, r4
  406c26:	4628      	mov	r0, r5
  406c28:	f7fe f854 	bl	404cd4 <__sflush_r>
  406c2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406c2e:	4606      	mov	r6, r0
  406c30:	b133      	cbz	r3, 406c40 <_fclose_r+0x44>
  406c32:	69e1      	ldr	r1, [r4, #28]
  406c34:	4628      	mov	r0, r5
  406c36:	4798      	blx	r3
  406c38:	2800      	cmp	r0, #0
  406c3a:	bfb8      	it	lt
  406c3c:	f04f 36ff 	movlt.w	r6, #4294967295
  406c40:	89a3      	ldrh	r3, [r4, #12]
  406c42:	061a      	lsls	r2, r3, #24
  406c44:	d422      	bmi.n	406c8c <_fclose_r+0x90>
  406c46:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406c48:	b141      	cbz	r1, 406c5c <_fclose_r+0x60>
  406c4a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406c4e:	4299      	cmp	r1, r3
  406c50:	d002      	beq.n	406c58 <_fclose_r+0x5c>
  406c52:	4628      	mov	r0, r5
  406c54:	f7fe fa5c 	bl	405110 <_free_r>
  406c58:	2300      	movs	r3, #0
  406c5a:	6323      	str	r3, [r4, #48]	; 0x30
  406c5c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406c5e:	b121      	cbz	r1, 406c6a <_fclose_r+0x6e>
  406c60:	4628      	mov	r0, r5
  406c62:	f7fe fa55 	bl	405110 <_free_r>
  406c66:	2300      	movs	r3, #0
  406c68:	6463      	str	r3, [r4, #68]	; 0x44
  406c6a:	f7fe f957 	bl	404f1c <__sfp_lock_acquire>
  406c6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406c70:	2200      	movs	r2, #0
  406c72:	07db      	lsls	r3, r3, #31
  406c74:	81a2      	strh	r2, [r4, #12]
  406c76:	d50e      	bpl.n	406c96 <_fclose_r+0x9a>
  406c78:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406c7a:	f7fe fcef 	bl	40565c <__retarget_lock_close_recursive>
  406c7e:	f7fe f953 	bl	404f28 <__sfp_lock_release>
  406c82:	4630      	mov	r0, r6
  406c84:	bd70      	pop	{r4, r5, r6, pc}
  406c86:	f7fe f91d 	bl	404ec4 <__sinit>
  406c8a:	e7bf      	b.n	406c0c <_fclose_r+0x10>
  406c8c:	6921      	ldr	r1, [r4, #16]
  406c8e:	4628      	mov	r0, r5
  406c90:	f7fe fa3e 	bl	405110 <_free_r>
  406c94:	e7d7      	b.n	406c46 <_fclose_r+0x4a>
  406c96:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406c98:	f7fe fce4 	bl	405664 <__retarget_lock_release_recursive>
  406c9c:	e7ec      	b.n	406c78 <_fclose_r+0x7c>
  406c9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406ca0:	f7fe fcde 	bl	405660 <__retarget_lock_acquire_recursive>
  406ca4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406ca8:	2b00      	cmp	r3, #0
  406caa:	d1bb      	bne.n	406c24 <_fclose_r+0x28>
  406cac:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406cae:	f016 0601 	ands.w	r6, r6, #1
  406cb2:	d1b1      	bne.n	406c18 <_fclose_r+0x1c>
  406cb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406cb6:	f7fe fcd5 	bl	405664 <__retarget_lock_release_recursive>
  406cba:	4630      	mov	r0, r6
  406cbc:	bd70      	pop	{r4, r5, r6, pc}
  406cbe:	bf00      	nop

00406cc0 <_fstat_r>:
  406cc0:	b538      	push	{r3, r4, r5, lr}
  406cc2:	460b      	mov	r3, r1
  406cc4:	4c07      	ldr	r4, [pc, #28]	; (406ce4 <_fstat_r+0x24>)
  406cc6:	4605      	mov	r5, r0
  406cc8:	4611      	mov	r1, r2
  406cca:	4618      	mov	r0, r3
  406ccc:	2300      	movs	r3, #0
  406cce:	6023      	str	r3, [r4, #0]
  406cd0:	f7f9 ff09 	bl	400ae6 <_fstat>
  406cd4:	1c43      	adds	r3, r0, #1
  406cd6:	d000      	beq.n	406cda <_fstat_r+0x1a>
  406cd8:	bd38      	pop	{r3, r4, r5, pc}
  406cda:	6823      	ldr	r3, [r4, #0]
  406cdc:	2b00      	cmp	r3, #0
  406cde:	d0fb      	beq.n	406cd8 <_fstat_r+0x18>
  406ce0:	602b      	str	r3, [r5, #0]
  406ce2:	bd38      	pop	{r3, r4, r5, pc}
  406ce4:	20400aec 	.word	0x20400aec

00406ce8 <_isatty_r>:
  406ce8:	b538      	push	{r3, r4, r5, lr}
  406cea:	4c07      	ldr	r4, [pc, #28]	; (406d08 <_isatty_r+0x20>)
  406cec:	2300      	movs	r3, #0
  406cee:	4605      	mov	r5, r0
  406cf0:	4608      	mov	r0, r1
  406cf2:	6023      	str	r3, [r4, #0]
  406cf4:	f7f9 fefc 	bl	400af0 <_isatty>
  406cf8:	1c43      	adds	r3, r0, #1
  406cfa:	d000      	beq.n	406cfe <_isatty_r+0x16>
  406cfc:	bd38      	pop	{r3, r4, r5, pc}
  406cfe:	6823      	ldr	r3, [r4, #0]
  406d00:	2b00      	cmp	r3, #0
  406d02:	d0fb      	beq.n	406cfc <_isatty_r+0x14>
  406d04:	602b      	str	r3, [r5, #0]
  406d06:	bd38      	pop	{r3, r4, r5, pc}
  406d08:	20400aec 	.word	0x20400aec

00406d0c <_lseek_r>:
  406d0c:	b570      	push	{r4, r5, r6, lr}
  406d0e:	460d      	mov	r5, r1
  406d10:	4c08      	ldr	r4, [pc, #32]	; (406d34 <_lseek_r+0x28>)
  406d12:	4611      	mov	r1, r2
  406d14:	4606      	mov	r6, r0
  406d16:	461a      	mov	r2, r3
  406d18:	4628      	mov	r0, r5
  406d1a:	2300      	movs	r3, #0
  406d1c:	6023      	str	r3, [r4, #0]
  406d1e:	f7f9 fee9 	bl	400af4 <_lseek>
  406d22:	1c43      	adds	r3, r0, #1
  406d24:	d000      	beq.n	406d28 <_lseek_r+0x1c>
  406d26:	bd70      	pop	{r4, r5, r6, pc}
  406d28:	6823      	ldr	r3, [r4, #0]
  406d2a:	2b00      	cmp	r3, #0
  406d2c:	d0fb      	beq.n	406d26 <_lseek_r+0x1a>
  406d2e:	6033      	str	r3, [r6, #0]
  406d30:	bd70      	pop	{r4, r5, r6, pc}
  406d32:	bf00      	nop
  406d34:	20400aec 	.word	0x20400aec

00406d38 <_read_r>:
  406d38:	b570      	push	{r4, r5, r6, lr}
  406d3a:	460d      	mov	r5, r1
  406d3c:	4c08      	ldr	r4, [pc, #32]	; (406d60 <_read_r+0x28>)
  406d3e:	4611      	mov	r1, r2
  406d40:	4606      	mov	r6, r0
  406d42:	461a      	mov	r2, r3
  406d44:	4628      	mov	r0, r5
  406d46:	2300      	movs	r3, #0
  406d48:	6023      	str	r3, [r4, #0]
  406d4a:	f7f9 fa7d 	bl	400248 <_read>
  406d4e:	1c43      	adds	r3, r0, #1
  406d50:	d000      	beq.n	406d54 <_read_r+0x1c>
  406d52:	bd70      	pop	{r4, r5, r6, pc}
  406d54:	6823      	ldr	r3, [r4, #0]
  406d56:	2b00      	cmp	r3, #0
  406d58:	d0fb      	beq.n	406d52 <_read_r+0x1a>
  406d5a:	6033      	str	r3, [r6, #0]
  406d5c:	bd70      	pop	{r4, r5, r6, pc}
  406d5e:	bf00      	nop
  406d60:	20400aec 	.word	0x20400aec

00406d64 <__aeabi_drsub>:
  406d64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406d68:	e002      	b.n	406d70 <__adddf3>
  406d6a:	bf00      	nop

00406d6c <__aeabi_dsub>:
  406d6c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406d70 <__adddf3>:
  406d70:	b530      	push	{r4, r5, lr}
  406d72:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406d76:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406d7a:	ea94 0f05 	teq	r4, r5
  406d7e:	bf08      	it	eq
  406d80:	ea90 0f02 	teqeq	r0, r2
  406d84:	bf1f      	itttt	ne
  406d86:	ea54 0c00 	orrsne.w	ip, r4, r0
  406d8a:	ea55 0c02 	orrsne.w	ip, r5, r2
  406d8e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406d92:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406d96:	f000 80e2 	beq.w	406f5e <__adddf3+0x1ee>
  406d9a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406d9e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406da2:	bfb8      	it	lt
  406da4:	426d      	neglt	r5, r5
  406da6:	dd0c      	ble.n	406dc2 <__adddf3+0x52>
  406da8:	442c      	add	r4, r5
  406daa:	ea80 0202 	eor.w	r2, r0, r2
  406dae:	ea81 0303 	eor.w	r3, r1, r3
  406db2:	ea82 0000 	eor.w	r0, r2, r0
  406db6:	ea83 0101 	eor.w	r1, r3, r1
  406dba:	ea80 0202 	eor.w	r2, r0, r2
  406dbe:	ea81 0303 	eor.w	r3, r1, r3
  406dc2:	2d36      	cmp	r5, #54	; 0x36
  406dc4:	bf88      	it	hi
  406dc6:	bd30      	pophi	{r4, r5, pc}
  406dc8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406dcc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406dd0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406dd4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406dd8:	d002      	beq.n	406de0 <__adddf3+0x70>
  406dda:	4240      	negs	r0, r0
  406ddc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406de0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406de4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406de8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406dec:	d002      	beq.n	406df4 <__adddf3+0x84>
  406dee:	4252      	negs	r2, r2
  406df0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406df4:	ea94 0f05 	teq	r4, r5
  406df8:	f000 80a7 	beq.w	406f4a <__adddf3+0x1da>
  406dfc:	f1a4 0401 	sub.w	r4, r4, #1
  406e00:	f1d5 0e20 	rsbs	lr, r5, #32
  406e04:	db0d      	blt.n	406e22 <__adddf3+0xb2>
  406e06:	fa02 fc0e 	lsl.w	ip, r2, lr
  406e0a:	fa22 f205 	lsr.w	r2, r2, r5
  406e0e:	1880      	adds	r0, r0, r2
  406e10:	f141 0100 	adc.w	r1, r1, #0
  406e14:	fa03 f20e 	lsl.w	r2, r3, lr
  406e18:	1880      	adds	r0, r0, r2
  406e1a:	fa43 f305 	asr.w	r3, r3, r5
  406e1e:	4159      	adcs	r1, r3
  406e20:	e00e      	b.n	406e40 <__adddf3+0xd0>
  406e22:	f1a5 0520 	sub.w	r5, r5, #32
  406e26:	f10e 0e20 	add.w	lr, lr, #32
  406e2a:	2a01      	cmp	r2, #1
  406e2c:	fa03 fc0e 	lsl.w	ip, r3, lr
  406e30:	bf28      	it	cs
  406e32:	f04c 0c02 	orrcs.w	ip, ip, #2
  406e36:	fa43 f305 	asr.w	r3, r3, r5
  406e3a:	18c0      	adds	r0, r0, r3
  406e3c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406e40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406e44:	d507      	bpl.n	406e56 <__adddf3+0xe6>
  406e46:	f04f 0e00 	mov.w	lr, #0
  406e4a:	f1dc 0c00 	rsbs	ip, ip, #0
  406e4e:	eb7e 0000 	sbcs.w	r0, lr, r0
  406e52:	eb6e 0101 	sbc.w	r1, lr, r1
  406e56:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406e5a:	d31b      	bcc.n	406e94 <__adddf3+0x124>
  406e5c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406e60:	d30c      	bcc.n	406e7c <__adddf3+0x10c>
  406e62:	0849      	lsrs	r1, r1, #1
  406e64:	ea5f 0030 	movs.w	r0, r0, rrx
  406e68:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406e6c:	f104 0401 	add.w	r4, r4, #1
  406e70:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406e74:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406e78:	f080 809a 	bcs.w	406fb0 <__adddf3+0x240>
  406e7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406e80:	bf08      	it	eq
  406e82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406e86:	f150 0000 	adcs.w	r0, r0, #0
  406e8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406e8e:	ea41 0105 	orr.w	r1, r1, r5
  406e92:	bd30      	pop	{r4, r5, pc}
  406e94:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406e98:	4140      	adcs	r0, r0
  406e9a:	eb41 0101 	adc.w	r1, r1, r1
  406e9e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406ea2:	f1a4 0401 	sub.w	r4, r4, #1
  406ea6:	d1e9      	bne.n	406e7c <__adddf3+0x10c>
  406ea8:	f091 0f00 	teq	r1, #0
  406eac:	bf04      	itt	eq
  406eae:	4601      	moveq	r1, r0
  406eb0:	2000      	moveq	r0, #0
  406eb2:	fab1 f381 	clz	r3, r1
  406eb6:	bf08      	it	eq
  406eb8:	3320      	addeq	r3, #32
  406eba:	f1a3 030b 	sub.w	r3, r3, #11
  406ebe:	f1b3 0220 	subs.w	r2, r3, #32
  406ec2:	da0c      	bge.n	406ede <__adddf3+0x16e>
  406ec4:	320c      	adds	r2, #12
  406ec6:	dd08      	ble.n	406eda <__adddf3+0x16a>
  406ec8:	f102 0c14 	add.w	ip, r2, #20
  406ecc:	f1c2 020c 	rsb	r2, r2, #12
  406ed0:	fa01 f00c 	lsl.w	r0, r1, ip
  406ed4:	fa21 f102 	lsr.w	r1, r1, r2
  406ed8:	e00c      	b.n	406ef4 <__adddf3+0x184>
  406eda:	f102 0214 	add.w	r2, r2, #20
  406ede:	bfd8      	it	le
  406ee0:	f1c2 0c20 	rsble	ip, r2, #32
  406ee4:	fa01 f102 	lsl.w	r1, r1, r2
  406ee8:	fa20 fc0c 	lsr.w	ip, r0, ip
  406eec:	bfdc      	itt	le
  406eee:	ea41 010c 	orrle.w	r1, r1, ip
  406ef2:	4090      	lslle	r0, r2
  406ef4:	1ae4      	subs	r4, r4, r3
  406ef6:	bfa2      	ittt	ge
  406ef8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406efc:	4329      	orrge	r1, r5
  406efe:	bd30      	popge	{r4, r5, pc}
  406f00:	ea6f 0404 	mvn.w	r4, r4
  406f04:	3c1f      	subs	r4, #31
  406f06:	da1c      	bge.n	406f42 <__adddf3+0x1d2>
  406f08:	340c      	adds	r4, #12
  406f0a:	dc0e      	bgt.n	406f2a <__adddf3+0x1ba>
  406f0c:	f104 0414 	add.w	r4, r4, #20
  406f10:	f1c4 0220 	rsb	r2, r4, #32
  406f14:	fa20 f004 	lsr.w	r0, r0, r4
  406f18:	fa01 f302 	lsl.w	r3, r1, r2
  406f1c:	ea40 0003 	orr.w	r0, r0, r3
  406f20:	fa21 f304 	lsr.w	r3, r1, r4
  406f24:	ea45 0103 	orr.w	r1, r5, r3
  406f28:	bd30      	pop	{r4, r5, pc}
  406f2a:	f1c4 040c 	rsb	r4, r4, #12
  406f2e:	f1c4 0220 	rsb	r2, r4, #32
  406f32:	fa20 f002 	lsr.w	r0, r0, r2
  406f36:	fa01 f304 	lsl.w	r3, r1, r4
  406f3a:	ea40 0003 	orr.w	r0, r0, r3
  406f3e:	4629      	mov	r1, r5
  406f40:	bd30      	pop	{r4, r5, pc}
  406f42:	fa21 f004 	lsr.w	r0, r1, r4
  406f46:	4629      	mov	r1, r5
  406f48:	bd30      	pop	{r4, r5, pc}
  406f4a:	f094 0f00 	teq	r4, #0
  406f4e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406f52:	bf06      	itte	eq
  406f54:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406f58:	3401      	addeq	r4, #1
  406f5a:	3d01      	subne	r5, #1
  406f5c:	e74e      	b.n	406dfc <__adddf3+0x8c>
  406f5e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406f62:	bf18      	it	ne
  406f64:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406f68:	d029      	beq.n	406fbe <__adddf3+0x24e>
  406f6a:	ea94 0f05 	teq	r4, r5
  406f6e:	bf08      	it	eq
  406f70:	ea90 0f02 	teqeq	r0, r2
  406f74:	d005      	beq.n	406f82 <__adddf3+0x212>
  406f76:	ea54 0c00 	orrs.w	ip, r4, r0
  406f7a:	bf04      	itt	eq
  406f7c:	4619      	moveq	r1, r3
  406f7e:	4610      	moveq	r0, r2
  406f80:	bd30      	pop	{r4, r5, pc}
  406f82:	ea91 0f03 	teq	r1, r3
  406f86:	bf1e      	ittt	ne
  406f88:	2100      	movne	r1, #0
  406f8a:	2000      	movne	r0, #0
  406f8c:	bd30      	popne	{r4, r5, pc}
  406f8e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406f92:	d105      	bne.n	406fa0 <__adddf3+0x230>
  406f94:	0040      	lsls	r0, r0, #1
  406f96:	4149      	adcs	r1, r1
  406f98:	bf28      	it	cs
  406f9a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406f9e:	bd30      	pop	{r4, r5, pc}
  406fa0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406fa4:	bf3c      	itt	cc
  406fa6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406faa:	bd30      	popcc	{r4, r5, pc}
  406fac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406fb0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406fb4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406fb8:	f04f 0000 	mov.w	r0, #0
  406fbc:	bd30      	pop	{r4, r5, pc}
  406fbe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406fc2:	bf1a      	itte	ne
  406fc4:	4619      	movne	r1, r3
  406fc6:	4610      	movne	r0, r2
  406fc8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406fcc:	bf1c      	itt	ne
  406fce:	460b      	movne	r3, r1
  406fd0:	4602      	movne	r2, r0
  406fd2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406fd6:	bf06      	itte	eq
  406fd8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406fdc:	ea91 0f03 	teqeq	r1, r3
  406fe0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406fe4:	bd30      	pop	{r4, r5, pc}
  406fe6:	bf00      	nop

00406fe8 <__aeabi_ui2d>:
  406fe8:	f090 0f00 	teq	r0, #0
  406fec:	bf04      	itt	eq
  406fee:	2100      	moveq	r1, #0
  406ff0:	4770      	bxeq	lr
  406ff2:	b530      	push	{r4, r5, lr}
  406ff4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406ff8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406ffc:	f04f 0500 	mov.w	r5, #0
  407000:	f04f 0100 	mov.w	r1, #0
  407004:	e750      	b.n	406ea8 <__adddf3+0x138>
  407006:	bf00      	nop

00407008 <__aeabi_i2d>:
  407008:	f090 0f00 	teq	r0, #0
  40700c:	bf04      	itt	eq
  40700e:	2100      	moveq	r1, #0
  407010:	4770      	bxeq	lr
  407012:	b530      	push	{r4, r5, lr}
  407014:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407018:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40701c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407020:	bf48      	it	mi
  407022:	4240      	negmi	r0, r0
  407024:	f04f 0100 	mov.w	r1, #0
  407028:	e73e      	b.n	406ea8 <__adddf3+0x138>
  40702a:	bf00      	nop

0040702c <__aeabi_f2d>:
  40702c:	0042      	lsls	r2, r0, #1
  40702e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407032:	ea4f 0131 	mov.w	r1, r1, rrx
  407036:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40703a:	bf1f      	itttt	ne
  40703c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407040:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407044:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407048:	4770      	bxne	lr
  40704a:	f092 0f00 	teq	r2, #0
  40704e:	bf14      	ite	ne
  407050:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407054:	4770      	bxeq	lr
  407056:	b530      	push	{r4, r5, lr}
  407058:	f44f 7460 	mov.w	r4, #896	; 0x380
  40705c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407060:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407064:	e720      	b.n	406ea8 <__adddf3+0x138>
  407066:	bf00      	nop

00407068 <__aeabi_ul2d>:
  407068:	ea50 0201 	orrs.w	r2, r0, r1
  40706c:	bf08      	it	eq
  40706e:	4770      	bxeq	lr
  407070:	b530      	push	{r4, r5, lr}
  407072:	f04f 0500 	mov.w	r5, #0
  407076:	e00a      	b.n	40708e <__aeabi_l2d+0x16>

00407078 <__aeabi_l2d>:
  407078:	ea50 0201 	orrs.w	r2, r0, r1
  40707c:	bf08      	it	eq
  40707e:	4770      	bxeq	lr
  407080:	b530      	push	{r4, r5, lr}
  407082:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407086:	d502      	bpl.n	40708e <__aeabi_l2d+0x16>
  407088:	4240      	negs	r0, r0
  40708a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40708e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407092:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407096:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40709a:	f43f aedc 	beq.w	406e56 <__adddf3+0xe6>
  40709e:	f04f 0203 	mov.w	r2, #3
  4070a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4070a6:	bf18      	it	ne
  4070a8:	3203      	addne	r2, #3
  4070aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4070ae:	bf18      	it	ne
  4070b0:	3203      	addne	r2, #3
  4070b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4070b6:	f1c2 0320 	rsb	r3, r2, #32
  4070ba:	fa00 fc03 	lsl.w	ip, r0, r3
  4070be:	fa20 f002 	lsr.w	r0, r0, r2
  4070c2:	fa01 fe03 	lsl.w	lr, r1, r3
  4070c6:	ea40 000e 	orr.w	r0, r0, lr
  4070ca:	fa21 f102 	lsr.w	r1, r1, r2
  4070ce:	4414      	add	r4, r2
  4070d0:	e6c1      	b.n	406e56 <__adddf3+0xe6>
  4070d2:	bf00      	nop

004070d4 <__aeabi_dmul>:
  4070d4:	b570      	push	{r4, r5, r6, lr}
  4070d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4070da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4070de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4070e2:	bf1d      	ittte	ne
  4070e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4070e8:	ea94 0f0c 	teqne	r4, ip
  4070ec:	ea95 0f0c 	teqne	r5, ip
  4070f0:	f000 f8de 	bleq	4072b0 <__aeabi_dmul+0x1dc>
  4070f4:	442c      	add	r4, r5
  4070f6:	ea81 0603 	eor.w	r6, r1, r3
  4070fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4070fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407102:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407106:	bf18      	it	ne
  407108:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40710c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407110:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407114:	d038      	beq.n	407188 <__aeabi_dmul+0xb4>
  407116:	fba0 ce02 	umull	ip, lr, r0, r2
  40711a:	f04f 0500 	mov.w	r5, #0
  40711e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407122:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407126:	fbe0 e503 	umlal	lr, r5, r0, r3
  40712a:	f04f 0600 	mov.w	r6, #0
  40712e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407132:	f09c 0f00 	teq	ip, #0
  407136:	bf18      	it	ne
  407138:	f04e 0e01 	orrne.w	lr, lr, #1
  40713c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407140:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407144:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407148:	d204      	bcs.n	407154 <__aeabi_dmul+0x80>
  40714a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40714e:	416d      	adcs	r5, r5
  407150:	eb46 0606 	adc.w	r6, r6, r6
  407154:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407158:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40715c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407160:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407164:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407168:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40716c:	bf88      	it	hi
  40716e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407172:	d81e      	bhi.n	4071b2 <__aeabi_dmul+0xde>
  407174:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407178:	bf08      	it	eq
  40717a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40717e:	f150 0000 	adcs.w	r0, r0, #0
  407182:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407186:	bd70      	pop	{r4, r5, r6, pc}
  407188:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40718c:	ea46 0101 	orr.w	r1, r6, r1
  407190:	ea40 0002 	orr.w	r0, r0, r2
  407194:	ea81 0103 	eor.w	r1, r1, r3
  407198:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40719c:	bfc2      	ittt	gt
  40719e:	ebd4 050c 	rsbsgt	r5, r4, ip
  4071a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4071a6:	bd70      	popgt	{r4, r5, r6, pc}
  4071a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4071ac:	f04f 0e00 	mov.w	lr, #0
  4071b0:	3c01      	subs	r4, #1
  4071b2:	f300 80ab 	bgt.w	40730c <__aeabi_dmul+0x238>
  4071b6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4071ba:	bfde      	ittt	le
  4071bc:	2000      	movle	r0, #0
  4071be:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4071c2:	bd70      	pople	{r4, r5, r6, pc}
  4071c4:	f1c4 0400 	rsb	r4, r4, #0
  4071c8:	3c20      	subs	r4, #32
  4071ca:	da35      	bge.n	407238 <__aeabi_dmul+0x164>
  4071cc:	340c      	adds	r4, #12
  4071ce:	dc1b      	bgt.n	407208 <__aeabi_dmul+0x134>
  4071d0:	f104 0414 	add.w	r4, r4, #20
  4071d4:	f1c4 0520 	rsb	r5, r4, #32
  4071d8:	fa00 f305 	lsl.w	r3, r0, r5
  4071dc:	fa20 f004 	lsr.w	r0, r0, r4
  4071e0:	fa01 f205 	lsl.w	r2, r1, r5
  4071e4:	ea40 0002 	orr.w	r0, r0, r2
  4071e8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4071ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4071f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4071f4:	fa21 f604 	lsr.w	r6, r1, r4
  4071f8:	eb42 0106 	adc.w	r1, r2, r6
  4071fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407200:	bf08      	it	eq
  407202:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407206:	bd70      	pop	{r4, r5, r6, pc}
  407208:	f1c4 040c 	rsb	r4, r4, #12
  40720c:	f1c4 0520 	rsb	r5, r4, #32
  407210:	fa00 f304 	lsl.w	r3, r0, r4
  407214:	fa20 f005 	lsr.w	r0, r0, r5
  407218:	fa01 f204 	lsl.w	r2, r1, r4
  40721c:	ea40 0002 	orr.w	r0, r0, r2
  407220:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407224:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407228:	f141 0100 	adc.w	r1, r1, #0
  40722c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407230:	bf08      	it	eq
  407232:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407236:	bd70      	pop	{r4, r5, r6, pc}
  407238:	f1c4 0520 	rsb	r5, r4, #32
  40723c:	fa00 f205 	lsl.w	r2, r0, r5
  407240:	ea4e 0e02 	orr.w	lr, lr, r2
  407244:	fa20 f304 	lsr.w	r3, r0, r4
  407248:	fa01 f205 	lsl.w	r2, r1, r5
  40724c:	ea43 0302 	orr.w	r3, r3, r2
  407250:	fa21 f004 	lsr.w	r0, r1, r4
  407254:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407258:	fa21 f204 	lsr.w	r2, r1, r4
  40725c:	ea20 0002 	bic.w	r0, r0, r2
  407260:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407264:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407268:	bf08      	it	eq
  40726a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40726e:	bd70      	pop	{r4, r5, r6, pc}
  407270:	f094 0f00 	teq	r4, #0
  407274:	d10f      	bne.n	407296 <__aeabi_dmul+0x1c2>
  407276:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40727a:	0040      	lsls	r0, r0, #1
  40727c:	eb41 0101 	adc.w	r1, r1, r1
  407280:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407284:	bf08      	it	eq
  407286:	3c01      	subeq	r4, #1
  407288:	d0f7      	beq.n	40727a <__aeabi_dmul+0x1a6>
  40728a:	ea41 0106 	orr.w	r1, r1, r6
  40728e:	f095 0f00 	teq	r5, #0
  407292:	bf18      	it	ne
  407294:	4770      	bxne	lr
  407296:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40729a:	0052      	lsls	r2, r2, #1
  40729c:	eb43 0303 	adc.w	r3, r3, r3
  4072a0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4072a4:	bf08      	it	eq
  4072a6:	3d01      	subeq	r5, #1
  4072a8:	d0f7      	beq.n	40729a <__aeabi_dmul+0x1c6>
  4072aa:	ea43 0306 	orr.w	r3, r3, r6
  4072ae:	4770      	bx	lr
  4072b0:	ea94 0f0c 	teq	r4, ip
  4072b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4072b8:	bf18      	it	ne
  4072ba:	ea95 0f0c 	teqne	r5, ip
  4072be:	d00c      	beq.n	4072da <__aeabi_dmul+0x206>
  4072c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4072c4:	bf18      	it	ne
  4072c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4072ca:	d1d1      	bne.n	407270 <__aeabi_dmul+0x19c>
  4072cc:	ea81 0103 	eor.w	r1, r1, r3
  4072d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4072d4:	f04f 0000 	mov.w	r0, #0
  4072d8:	bd70      	pop	{r4, r5, r6, pc}
  4072da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4072de:	bf06      	itte	eq
  4072e0:	4610      	moveq	r0, r2
  4072e2:	4619      	moveq	r1, r3
  4072e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4072e8:	d019      	beq.n	40731e <__aeabi_dmul+0x24a>
  4072ea:	ea94 0f0c 	teq	r4, ip
  4072ee:	d102      	bne.n	4072f6 <__aeabi_dmul+0x222>
  4072f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4072f4:	d113      	bne.n	40731e <__aeabi_dmul+0x24a>
  4072f6:	ea95 0f0c 	teq	r5, ip
  4072fa:	d105      	bne.n	407308 <__aeabi_dmul+0x234>
  4072fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407300:	bf1c      	itt	ne
  407302:	4610      	movne	r0, r2
  407304:	4619      	movne	r1, r3
  407306:	d10a      	bne.n	40731e <__aeabi_dmul+0x24a>
  407308:	ea81 0103 	eor.w	r1, r1, r3
  40730c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407310:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407314:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407318:	f04f 0000 	mov.w	r0, #0
  40731c:	bd70      	pop	{r4, r5, r6, pc}
  40731e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407322:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407326:	bd70      	pop	{r4, r5, r6, pc}

00407328 <__aeabi_ddiv>:
  407328:	b570      	push	{r4, r5, r6, lr}
  40732a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40732e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407332:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407336:	bf1d      	ittte	ne
  407338:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40733c:	ea94 0f0c 	teqne	r4, ip
  407340:	ea95 0f0c 	teqne	r5, ip
  407344:	f000 f8a7 	bleq	407496 <__aeabi_ddiv+0x16e>
  407348:	eba4 0405 	sub.w	r4, r4, r5
  40734c:	ea81 0e03 	eor.w	lr, r1, r3
  407350:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407354:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407358:	f000 8088 	beq.w	40746c <__aeabi_ddiv+0x144>
  40735c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407360:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407364:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407368:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40736c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407370:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407374:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407378:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40737c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407380:	429d      	cmp	r5, r3
  407382:	bf08      	it	eq
  407384:	4296      	cmpeq	r6, r2
  407386:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40738a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40738e:	d202      	bcs.n	407396 <__aeabi_ddiv+0x6e>
  407390:	085b      	lsrs	r3, r3, #1
  407392:	ea4f 0232 	mov.w	r2, r2, rrx
  407396:	1ab6      	subs	r6, r6, r2
  407398:	eb65 0503 	sbc.w	r5, r5, r3
  40739c:	085b      	lsrs	r3, r3, #1
  40739e:	ea4f 0232 	mov.w	r2, r2, rrx
  4073a2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4073a6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4073aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4073ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4073b2:	bf22      	ittt	cs
  4073b4:	1ab6      	subcs	r6, r6, r2
  4073b6:	4675      	movcs	r5, lr
  4073b8:	ea40 000c 	orrcs.w	r0, r0, ip
  4073bc:	085b      	lsrs	r3, r3, #1
  4073be:	ea4f 0232 	mov.w	r2, r2, rrx
  4073c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4073c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4073ca:	bf22      	ittt	cs
  4073cc:	1ab6      	subcs	r6, r6, r2
  4073ce:	4675      	movcs	r5, lr
  4073d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4073d4:	085b      	lsrs	r3, r3, #1
  4073d6:	ea4f 0232 	mov.w	r2, r2, rrx
  4073da:	ebb6 0e02 	subs.w	lr, r6, r2
  4073de:	eb75 0e03 	sbcs.w	lr, r5, r3
  4073e2:	bf22      	ittt	cs
  4073e4:	1ab6      	subcs	r6, r6, r2
  4073e6:	4675      	movcs	r5, lr
  4073e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4073ec:	085b      	lsrs	r3, r3, #1
  4073ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4073f2:	ebb6 0e02 	subs.w	lr, r6, r2
  4073f6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4073fa:	bf22      	ittt	cs
  4073fc:	1ab6      	subcs	r6, r6, r2
  4073fe:	4675      	movcs	r5, lr
  407400:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407404:	ea55 0e06 	orrs.w	lr, r5, r6
  407408:	d018      	beq.n	40743c <__aeabi_ddiv+0x114>
  40740a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40740e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407412:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407416:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40741a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40741e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407422:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407426:	d1c0      	bne.n	4073aa <__aeabi_ddiv+0x82>
  407428:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40742c:	d10b      	bne.n	407446 <__aeabi_ddiv+0x11e>
  40742e:	ea41 0100 	orr.w	r1, r1, r0
  407432:	f04f 0000 	mov.w	r0, #0
  407436:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40743a:	e7b6      	b.n	4073aa <__aeabi_ddiv+0x82>
  40743c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407440:	bf04      	itt	eq
  407442:	4301      	orreq	r1, r0
  407444:	2000      	moveq	r0, #0
  407446:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40744a:	bf88      	it	hi
  40744c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407450:	f63f aeaf 	bhi.w	4071b2 <__aeabi_dmul+0xde>
  407454:	ebb5 0c03 	subs.w	ip, r5, r3
  407458:	bf04      	itt	eq
  40745a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40745e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407462:	f150 0000 	adcs.w	r0, r0, #0
  407466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40746a:	bd70      	pop	{r4, r5, r6, pc}
  40746c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407470:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407474:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407478:	bfc2      	ittt	gt
  40747a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40747e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407482:	bd70      	popgt	{r4, r5, r6, pc}
  407484:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407488:	f04f 0e00 	mov.w	lr, #0
  40748c:	3c01      	subs	r4, #1
  40748e:	e690      	b.n	4071b2 <__aeabi_dmul+0xde>
  407490:	ea45 0e06 	orr.w	lr, r5, r6
  407494:	e68d      	b.n	4071b2 <__aeabi_dmul+0xde>
  407496:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40749a:	ea94 0f0c 	teq	r4, ip
  40749e:	bf08      	it	eq
  4074a0:	ea95 0f0c 	teqeq	r5, ip
  4074a4:	f43f af3b 	beq.w	40731e <__aeabi_dmul+0x24a>
  4074a8:	ea94 0f0c 	teq	r4, ip
  4074ac:	d10a      	bne.n	4074c4 <__aeabi_ddiv+0x19c>
  4074ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4074b2:	f47f af34 	bne.w	40731e <__aeabi_dmul+0x24a>
  4074b6:	ea95 0f0c 	teq	r5, ip
  4074ba:	f47f af25 	bne.w	407308 <__aeabi_dmul+0x234>
  4074be:	4610      	mov	r0, r2
  4074c0:	4619      	mov	r1, r3
  4074c2:	e72c      	b.n	40731e <__aeabi_dmul+0x24a>
  4074c4:	ea95 0f0c 	teq	r5, ip
  4074c8:	d106      	bne.n	4074d8 <__aeabi_ddiv+0x1b0>
  4074ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4074ce:	f43f aefd 	beq.w	4072cc <__aeabi_dmul+0x1f8>
  4074d2:	4610      	mov	r0, r2
  4074d4:	4619      	mov	r1, r3
  4074d6:	e722      	b.n	40731e <__aeabi_dmul+0x24a>
  4074d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4074dc:	bf18      	it	ne
  4074de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4074e2:	f47f aec5 	bne.w	407270 <__aeabi_dmul+0x19c>
  4074e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4074ea:	f47f af0d 	bne.w	407308 <__aeabi_dmul+0x234>
  4074ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4074f2:	f47f aeeb 	bne.w	4072cc <__aeabi_dmul+0x1f8>
  4074f6:	e712      	b.n	40731e <__aeabi_dmul+0x24a>

004074f8 <__gedf2>:
  4074f8:	f04f 3cff 	mov.w	ip, #4294967295
  4074fc:	e006      	b.n	40750c <__cmpdf2+0x4>
  4074fe:	bf00      	nop

00407500 <__ledf2>:
  407500:	f04f 0c01 	mov.w	ip, #1
  407504:	e002      	b.n	40750c <__cmpdf2+0x4>
  407506:	bf00      	nop

00407508 <__cmpdf2>:
  407508:	f04f 0c01 	mov.w	ip, #1
  40750c:	f84d cd04 	str.w	ip, [sp, #-4]!
  407510:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407514:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407518:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40751c:	bf18      	it	ne
  40751e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407522:	d01b      	beq.n	40755c <__cmpdf2+0x54>
  407524:	b001      	add	sp, #4
  407526:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40752a:	bf0c      	ite	eq
  40752c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407530:	ea91 0f03 	teqne	r1, r3
  407534:	bf02      	ittt	eq
  407536:	ea90 0f02 	teqeq	r0, r2
  40753a:	2000      	moveq	r0, #0
  40753c:	4770      	bxeq	lr
  40753e:	f110 0f00 	cmn.w	r0, #0
  407542:	ea91 0f03 	teq	r1, r3
  407546:	bf58      	it	pl
  407548:	4299      	cmppl	r1, r3
  40754a:	bf08      	it	eq
  40754c:	4290      	cmpeq	r0, r2
  40754e:	bf2c      	ite	cs
  407550:	17d8      	asrcs	r0, r3, #31
  407552:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407556:	f040 0001 	orr.w	r0, r0, #1
  40755a:	4770      	bx	lr
  40755c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407560:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407564:	d102      	bne.n	40756c <__cmpdf2+0x64>
  407566:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40756a:	d107      	bne.n	40757c <__cmpdf2+0x74>
  40756c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407570:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407574:	d1d6      	bne.n	407524 <__cmpdf2+0x1c>
  407576:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40757a:	d0d3      	beq.n	407524 <__cmpdf2+0x1c>
  40757c:	f85d 0b04 	ldr.w	r0, [sp], #4
  407580:	4770      	bx	lr
  407582:	bf00      	nop

00407584 <__aeabi_cdrcmple>:
  407584:	4684      	mov	ip, r0
  407586:	4610      	mov	r0, r2
  407588:	4662      	mov	r2, ip
  40758a:	468c      	mov	ip, r1
  40758c:	4619      	mov	r1, r3
  40758e:	4663      	mov	r3, ip
  407590:	e000      	b.n	407594 <__aeabi_cdcmpeq>
  407592:	bf00      	nop

00407594 <__aeabi_cdcmpeq>:
  407594:	b501      	push	{r0, lr}
  407596:	f7ff ffb7 	bl	407508 <__cmpdf2>
  40759a:	2800      	cmp	r0, #0
  40759c:	bf48      	it	mi
  40759e:	f110 0f00 	cmnmi.w	r0, #0
  4075a2:	bd01      	pop	{r0, pc}

004075a4 <__aeabi_dcmpeq>:
  4075a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4075a8:	f7ff fff4 	bl	407594 <__aeabi_cdcmpeq>
  4075ac:	bf0c      	ite	eq
  4075ae:	2001      	moveq	r0, #1
  4075b0:	2000      	movne	r0, #0
  4075b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4075b6:	bf00      	nop

004075b8 <__aeabi_dcmplt>:
  4075b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4075bc:	f7ff ffea 	bl	407594 <__aeabi_cdcmpeq>
  4075c0:	bf34      	ite	cc
  4075c2:	2001      	movcc	r0, #1
  4075c4:	2000      	movcs	r0, #0
  4075c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4075ca:	bf00      	nop

004075cc <__aeabi_dcmple>:
  4075cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4075d0:	f7ff ffe0 	bl	407594 <__aeabi_cdcmpeq>
  4075d4:	bf94      	ite	ls
  4075d6:	2001      	movls	r0, #1
  4075d8:	2000      	movhi	r0, #0
  4075da:	f85d fb08 	ldr.w	pc, [sp], #8
  4075de:	bf00      	nop

004075e0 <__aeabi_dcmpge>:
  4075e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4075e4:	f7ff ffce 	bl	407584 <__aeabi_cdrcmple>
  4075e8:	bf94      	ite	ls
  4075ea:	2001      	movls	r0, #1
  4075ec:	2000      	movhi	r0, #0
  4075ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4075f2:	bf00      	nop

004075f4 <__aeabi_dcmpgt>:
  4075f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4075f8:	f7ff ffc4 	bl	407584 <__aeabi_cdrcmple>
  4075fc:	bf34      	ite	cc
  4075fe:	2001      	movcc	r0, #1
  407600:	2000      	movcs	r0, #0
  407602:	f85d fb08 	ldr.w	pc, [sp], #8
  407606:	bf00      	nop

00407608 <__aeabi_dcmpun>:
  407608:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40760c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407610:	d102      	bne.n	407618 <__aeabi_dcmpun+0x10>
  407612:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407616:	d10a      	bne.n	40762e <__aeabi_dcmpun+0x26>
  407618:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40761c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407620:	d102      	bne.n	407628 <__aeabi_dcmpun+0x20>
  407622:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407626:	d102      	bne.n	40762e <__aeabi_dcmpun+0x26>
  407628:	f04f 0000 	mov.w	r0, #0
  40762c:	4770      	bx	lr
  40762e:	f04f 0001 	mov.w	r0, #1
  407632:	4770      	bx	lr

00407634 <__aeabi_d2iz>:
  407634:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407638:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40763c:	d215      	bcs.n	40766a <__aeabi_d2iz+0x36>
  40763e:	d511      	bpl.n	407664 <__aeabi_d2iz+0x30>
  407640:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407644:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407648:	d912      	bls.n	407670 <__aeabi_d2iz+0x3c>
  40764a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40764e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407652:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407656:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40765a:	fa23 f002 	lsr.w	r0, r3, r2
  40765e:	bf18      	it	ne
  407660:	4240      	negne	r0, r0
  407662:	4770      	bx	lr
  407664:	f04f 0000 	mov.w	r0, #0
  407668:	4770      	bx	lr
  40766a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40766e:	d105      	bne.n	40767c <__aeabi_d2iz+0x48>
  407670:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407674:	bf08      	it	eq
  407676:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40767a:	4770      	bx	lr
  40767c:	f04f 0000 	mov.w	r0, #0
  407680:	4770      	bx	lr
  407682:	bf00      	nop

00407684 <__aeabi_uldivmod>:
  407684:	b953      	cbnz	r3, 40769c <__aeabi_uldivmod+0x18>
  407686:	b94a      	cbnz	r2, 40769c <__aeabi_uldivmod+0x18>
  407688:	2900      	cmp	r1, #0
  40768a:	bf08      	it	eq
  40768c:	2800      	cmpeq	r0, #0
  40768e:	bf1c      	itt	ne
  407690:	f04f 31ff 	movne.w	r1, #4294967295
  407694:	f04f 30ff 	movne.w	r0, #4294967295
  407698:	f000 b97a 	b.w	407990 <__aeabi_idiv0>
  40769c:	f1ad 0c08 	sub.w	ip, sp, #8
  4076a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4076a4:	f000 f806 	bl	4076b4 <__udivmoddi4>
  4076a8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4076ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4076b0:	b004      	add	sp, #16
  4076b2:	4770      	bx	lr

004076b4 <__udivmoddi4>:
  4076b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4076b8:	468c      	mov	ip, r1
  4076ba:	460d      	mov	r5, r1
  4076bc:	4604      	mov	r4, r0
  4076be:	9e08      	ldr	r6, [sp, #32]
  4076c0:	2b00      	cmp	r3, #0
  4076c2:	d151      	bne.n	407768 <__udivmoddi4+0xb4>
  4076c4:	428a      	cmp	r2, r1
  4076c6:	4617      	mov	r7, r2
  4076c8:	d96d      	bls.n	4077a6 <__udivmoddi4+0xf2>
  4076ca:	fab2 fe82 	clz	lr, r2
  4076ce:	f1be 0f00 	cmp.w	lr, #0
  4076d2:	d00b      	beq.n	4076ec <__udivmoddi4+0x38>
  4076d4:	f1ce 0c20 	rsb	ip, lr, #32
  4076d8:	fa01 f50e 	lsl.w	r5, r1, lr
  4076dc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4076e0:	fa02 f70e 	lsl.w	r7, r2, lr
  4076e4:	ea4c 0c05 	orr.w	ip, ip, r5
  4076e8:	fa00 f40e 	lsl.w	r4, r0, lr
  4076ec:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4076f0:	0c25      	lsrs	r5, r4, #16
  4076f2:	fbbc f8fa 	udiv	r8, ip, sl
  4076f6:	fa1f f987 	uxth.w	r9, r7
  4076fa:	fb0a cc18 	mls	ip, sl, r8, ip
  4076fe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407702:	fb08 f309 	mul.w	r3, r8, r9
  407706:	42ab      	cmp	r3, r5
  407708:	d90a      	bls.n	407720 <__udivmoddi4+0x6c>
  40770a:	19ed      	adds	r5, r5, r7
  40770c:	f108 32ff 	add.w	r2, r8, #4294967295
  407710:	f080 8123 	bcs.w	40795a <__udivmoddi4+0x2a6>
  407714:	42ab      	cmp	r3, r5
  407716:	f240 8120 	bls.w	40795a <__udivmoddi4+0x2a6>
  40771a:	f1a8 0802 	sub.w	r8, r8, #2
  40771e:	443d      	add	r5, r7
  407720:	1aed      	subs	r5, r5, r3
  407722:	b2a4      	uxth	r4, r4
  407724:	fbb5 f0fa 	udiv	r0, r5, sl
  407728:	fb0a 5510 	mls	r5, sl, r0, r5
  40772c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407730:	fb00 f909 	mul.w	r9, r0, r9
  407734:	45a1      	cmp	r9, r4
  407736:	d909      	bls.n	40774c <__udivmoddi4+0x98>
  407738:	19e4      	adds	r4, r4, r7
  40773a:	f100 33ff 	add.w	r3, r0, #4294967295
  40773e:	f080 810a 	bcs.w	407956 <__udivmoddi4+0x2a2>
  407742:	45a1      	cmp	r9, r4
  407744:	f240 8107 	bls.w	407956 <__udivmoddi4+0x2a2>
  407748:	3802      	subs	r0, #2
  40774a:	443c      	add	r4, r7
  40774c:	eba4 0409 	sub.w	r4, r4, r9
  407750:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407754:	2100      	movs	r1, #0
  407756:	2e00      	cmp	r6, #0
  407758:	d061      	beq.n	40781e <__udivmoddi4+0x16a>
  40775a:	fa24 f40e 	lsr.w	r4, r4, lr
  40775e:	2300      	movs	r3, #0
  407760:	6034      	str	r4, [r6, #0]
  407762:	6073      	str	r3, [r6, #4]
  407764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407768:	428b      	cmp	r3, r1
  40776a:	d907      	bls.n	40777c <__udivmoddi4+0xc8>
  40776c:	2e00      	cmp	r6, #0
  40776e:	d054      	beq.n	40781a <__udivmoddi4+0x166>
  407770:	2100      	movs	r1, #0
  407772:	e886 0021 	stmia.w	r6, {r0, r5}
  407776:	4608      	mov	r0, r1
  407778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40777c:	fab3 f183 	clz	r1, r3
  407780:	2900      	cmp	r1, #0
  407782:	f040 808e 	bne.w	4078a2 <__udivmoddi4+0x1ee>
  407786:	42ab      	cmp	r3, r5
  407788:	d302      	bcc.n	407790 <__udivmoddi4+0xdc>
  40778a:	4282      	cmp	r2, r0
  40778c:	f200 80fa 	bhi.w	407984 <__udivmoddi4+0x2d0>
  407790:	1a84      	subs	r4, r0, r2
  407792:	eb65 0503 	sbc.w	r5, r5, r3
  407796:	2001      	movs	r0, #1
  407798:	46ac      	mov	ip, r5
  40779a:	2e00      	cmp	r6, #0
  40779c:	d03f      	beq.n	40781e <__udivmoddi4+0x16a>
  40779e:	e886 1010 	stmia.w	r6, {r4, ip}
  4077a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077a6:	b912      	cbnz	r2, 4077ae <__udivmoddi4+0xfa>
  4077a8:	2701      	movs	r7, #1
  4077aa:	fbb7 f7f2 	udiv	r7, r7, r2
  4077ae:	fab7 fe87 	clz	lr, r7
  4077b2:	f1be 0f00 	cmp.w	lr, #0
  4077b6:	d134      	bne.n	407822 <__udivmoddi4+0x16e>
  4077b8:	1beb      	subs	r3, r5, r7
  4077ba:	0c3a      	lsrs	r2, r7, #16
  4077bc:	fa1f fc87 	uxth.w	ip, r7
  4077c0:	2101      	movs	r1, #1
  4077c2:	fbb3 f8f2 	udiv	r8, r3, r2
  4077c6:	0c25      	lsrs	r5, r4, #16
  4077c8:	fb02 3318 	mls	r3, r2, r8, r3
  4077cc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4077d0:	fb0c f308 	mul.w	r3, ip, r8
  4077d4:	42ab      	cmp	r3, r5
  4077d6:	d907      	bls.n	4077e8 <__udivmoddi4+0x134>
  4077d8:	19ed      	adds	r5, r5, r7
  4077da:	f108 30ff 	add.w	r0, r8, #4294967295
  4077de:	d202      	bcs.n	4077e6 <__udivmoddi4+0x132>
  4077e0:	42ab      	cmp	r3, r5
  4077e2:	f200 80d1 	bhi.w	407988 <__udivmoddi4+0x2d4>
  4077e6:	4680      	mov	r8, r0
  4077e8:	1aed      	subs	r5, r5, r3
  4077ea:	b2a3      	uxth	r3, r4
  4077ec:	fbb5 f0f2 	udiv	r0, r5, r2
  4077f0:	fb02 5510 	mls	r5, r2, r0, r5
  4077f4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4077f8:	fb0c fc00 	mul.w	ip, ip, r0
  4077fc:	45a4      	cmp	ip, r4
  4077fe:	d907      	bls.n	407810 <__udivmoddi4+0x15c>
  407800:	19e4      	adds	r4, r4, r7
  407802:	f100 33ff 	add.w	r3, r0, #4294967295
  407806:	d202      	bcs.n	40780e <__udivmoddi4+0x15a>
  407808:	45a4      	cmp	ip, r4
  40780a:	f200 80b8 	bhi.w	40797e <__udivmoddi4+0x2ca>
  40780e:	4618      	mov	r0, r3
  407810:	eba4 040c 	sub.w	r4, r4, ip
  407814:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407818:	e79d      	b.n	407756 <__udivmoddi4+0xa2>
  40781a:	4631      	mov	r1, r6
  40781c:	4630      	mov	r0, r6
  40781e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407822:	f1ce 0420 	rsb	r4, lr, #32
  407826:	fa05 f30e 	lsl.w	r3, r5, lr
  40782a:	fa07 f70e 	lsl.w	r7, r7, lr
  40782e:	fa20 f804 	lsr.w	r8, r0, r4
  407832:	0c3a      	lsrs	r2, r7, #16
  407834:	fa25 f404 	lsr.w	r4, r5, r4
  407838:	ea48 0803 	orr.w	r8, r8, r3
  40783c:	fbb4 f1f2 	udiv	r1, r4, r2
  407840:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407844:	fb02 4411 	mls	r4, r2, r1, r4
  407848:	fa1f fc87 	uxth.w	ip, r7
  40784c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407850:	fb01 f30c 	mul.w	r3, r1, ip
  407854:	42ab      	cmp	r3, r5
  407856:	fa00 f40e 	lsl.w	r4, r0, lr
  40785a:	d909      	bls.n	407870 <__udivmoddi4+0x1bc>
  40785c:	19ed      	adds	r5, r5, r7
  40785e:	f101 30ff 	add.w	r0, r1, #4294967295
  407862:	f080 808a 	bcs.w	40797a <__udivmoddi4+0x2c6>
  407866:	42ab      	cmp	r3, r5
  407868:	f240 8087 	bls.w	40797a <__udivmoddi4+0x2c6>
  40786c:	3902      	subs	r1, #2
  40786e:	443d      	add	r5, r7
  407870:	1aeb      	subs	r3, r5, r3
  407872:	fa1f f588 	uxth.w	r5, r8
  407876:	fbb3 f0f2 	udiv	r0, r3, r2
  40787a:	fb02 3310 	mls	r3, r2, r0, r3
  40787e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407882:	fb00 f30c 	mul.w	r3, r0, ip
  407886:	42ab      	cmp	r3, r5
  407888:	d907      	bls.n	40789a <__udivmoddi4+0x1e6>
  40788a:	19ed      	adds	r5, r5, r7
  40788c:	f100 38ff 	add.w	r8, r0, #4294967295
  407890:	d26f      	bcs.n	407972 <__udivmoddi4+0x2be>
  407892:	42ab      	cmp	r3, r5
  407894:	d96d      	bls.n	407972 <__udivmoddi4+0x2be>
  407896:	3802      	subs	r0, #2
  407898:	443d      	add	r5, r7
  40789a:	1aeb      	subs	r3, r5, r3
  40789c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4078a0:	e78f      	b.n	4077c2 <__udivmoddi4+0x10e>
  4078a2:	f1c1 0720 	rsb	r7, r1, #32
  4078a6:	fa22 f807 	lsr.w	r8, r2, r7
  4078aa:	408b      	lsls	r3, r1
  4078ac:	fa05 f401 	lsl.w	r4, r5, r1
  4078b0:	ea48 0303 	orr.w	r3, r8, r3
  4078b4:	fa20 fe07 	lsr.w	lr, r0, r7
  4078b8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4078bc:	40fd      	lsrs	r5, r7
  4078be:	ea4e 0e04 	orr.w	lr, lr, r4
  4078c2:	fbb5 f9fc 	udiv	r9, r5, ip
  4078c6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4078ca:	fb0c 5519 	mls	r5, ip, r9, r5
  4078ce:	fa1f f883 	uxth.w	r8, r3
  4078d2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4078d6:	fb09 f408 	mul.w	r4, r9, r8
  4078da:	42ac      	cmp	r4, r5
  4078dc:	fa02 f201 	lsl.w	r2, r2, r1
  4078e0:	fa00 fa01 	lsl.w	sl, r0, r1
  4078e4:	d908      	bls.n	4078f8 <__udivmoddi4+0x244>
  4078e6:	18ed      	adds	r5, r5, r3
  4078e8:	f109 30ff 	add.w	r0, r9, #4294967295
  4078ec:	d243      	bcs.n	407976 <__udivmoddi4+0x2c2>
  4078ee:	42ac      	cmp	r4, r5
  4078f0:	d941      	bls.n	407976 <__udivmoddi4+0x2c2>
  4078f2:	f1a9 0902 	sub.w	r9, r9, #2
  4078f6:	441d      	add	r5, r3
  4078f8:	1b2d      	subs	r5, r5, r4
  4078fa:	fa1f fe8e 	uxth.w	lr, lr
  4078fe:	fbb5 f0fc 	udiv	r0, r5, ip
  407902:	fb0c 5510 	mls	r5, ip, r0, r5
  407906:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40790a:	fb00 f808 	mul.w	r8, r0, r8
  40790e:	45a0      	cmp	r8, r4
  407910:	d907      	bls.n	407922 <__udivmoddi4+0x26e>
  407912:	18e4      	adds	r4, r4, r3
  407914:	f100 35ff 	add.w	r5, r0, #4294967295
  407918:	d229      	bcs.n	40796e <__udivmoddi4+0x2ba>
  40791a:	45a0      	cmp	r8, r4
  40791c:	d927      	bls.n	40796e <__udivmoddi4+0x2ba>
  40791e:	3802      	subs	r0, #2
  407920:	441c      	add	r4, r3
  407922:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  407926:	eba4 0408 	sub.w	r4, r4, r8
  40792a:	fba0 8902 	umull	r8, r9, r0, r2
  40792e:	454c      	cmp	r4, r9
  407930:	46c6      	mov	lr, r8
  407932:	464d      	mov	r5, r9
  407934:	d315      	bcc.n	407962 <__udivmoddi4+0x2ae>
  407936:	d012      	beq.n	40795e <__udivmoddi4+0x2aa>
  407938:	b156      	cbz	r6, 407950 <__udivmoddi4+0x29c>
  40793a:	ebba 030e 	subs.w	r3, sl, lr
  40793e:	eb64 0405 	sbc.w	r4, r4, r5
  407942:	fa04 f707 	lsl.w	r7, r4, r7
  407946:	40cb      	lsrs	r3, r1
  407948:	431f      	orrs	r7, r3
  40794a:	40cc      	lsrs	r4, r1
  40794c:	6037      	str	r7, [r6, #0]
  40794e:	6074      	str	r4, [r6, #4]
  407950:	2100      	movs	r1, #0
  407952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407956:	4618      	mov	r0, r3
  407958:	e6f8      	b.n	40774c <__udivmoddi4+0x98>
  40795a:	4690      	mov	r8, r2
  40795c:	e6e0      	b.n	407720 <__udivmoddi4+0x6c>
  40795e:	45c2      	cmp	sl, r8
  407960:	d2ea      	bcs.n	407938 <__udivmoddi4+0x284>
  407962:	ebb8 0e02 	subs.w	lr, r8, r2
  407966:	eb69 0503 	sbc.w	r5, r9, r3
  40796a:	3801      	subs	r0, #1
  40796c:	e7e4      	b.n	407938 <__udivmoddi4+0x284>
  40796e:	4628      	mov	r0, r5
  407970:	e7d7      	b.n	407922 <__udivmoddi4+0x26e>
  407972:	4640      	mov	r0, r8
  407974:	e791      	b.n	40789a <__udivmoddi4+0x1e6>
  407976:	4681      	mov	r9, r0
  407978:	e7be      	b.n	4078f8 <__udivmoddi4+0x244>
  40797a:	4601      	mov	r1, r0
  40797c:	e778      	b.n	407870 <__udivmoddi4+0x1bc>
  40797e:	3802      	subs	r0, #2
  407980:	443c      	add	r4, r7
  407982:	e745      	b.n	407810 <__udivmoddi4+0x15c>
  407984:	4608      	mov	r0, r1
  407986:	e708      	b.n	40779a <__udivmoddi4+0xe6>
  407988:	f1a8 0802 	sub.w	r8, r8, #2
  40798c:	443d      	add	r5, r7
  40798e:	e72b      	b.n	4077e8 <__udivmoddi4+0x134>

00407990 <__aeabi_idiv0>:
  407990:	4770      	bx	lr
  407992:	bf00      	nop
  407994:	20262031 	.word	0x20262031
  407998:	20412032 	.word	0x20412032
  40799c:	68676948 	.word	0x68676948
  4079a0:	00000a0d 	.word	0x00000a0d
  4079a4:	20262032 	.word	0x20262032
  4079a8:	20412031 	.word	0x20412031
  4079ac:	68676948 	.word	0x68676948
  4079b0:	00000a0d 	.word	0x00000a0d
  4079b4:	20262031 	.word	0x20262031
  4079b8:	20422032 	.word	0x20422032
  4079bc:	68676948 	.word	0x68676948
  4079c0:	00000a0d 	.word	0x00000a0d
  4079c4:	20262032 	.word	0x20262032
  4079c8:	20422031 	.word	0x20422031
  4079cc:	68676948 	.word	0x68676948
  4079d0:	00000a0d 	.word	0x00000a0d
  4079d4:	202d2d2d 	.word	0x202d2d2d
  4079d8:	736e6f43 	.word	0x736e6f43
  4079dc:	20656c6f 	.word	0x20656c6f
  4079e0:	666e6f63 	.word	0x666e6f63
  4079e4:	72756769 	.word	0x72756769
  4079e8:	0a0d6465 	.word	0x0a0d6465
  4079ec:	00000000 	.word	0x00000000
  4079f0:	202d2d2d 	.word	0x202d2d2d
  4079f4:	6e756f43 	.word	0x6e756f43
  4079f8:	20726574 	.word	0x20726574
  4079fc:	61746164 	.word	0x61746164
  407a00:	6e697020 	.word	0x6e697020
  407a04:	6f632073 	.word	0x6f632073
  407a08:	6769666e 	.word	0x6769666e
  407a0c:	64657275 	.word	0x64657275
  407a10:	00000a0d 	.word	0x00000a0d
  407a14:	202d2d2d 	.word	0x202d2d2d
  407a18:	6e756f43 	.word	0x6e756f43
  407a1c:	20726574 	.word	0x20726574
  407a20:	656c6573 	.word	0x656c6573
  407a24:	70207463 	.word	0x70207463
  407a28:	20736e69 	.word	0x20736e69
  407a2c:	666e6f63 	.word	0x666e6f63
  407a30:	72756769 	.word	0x72756769
  407a34:	0a0d6465 	.word	0x0a0d6465
  407a38:	00000000 	.word	0x00000000
  407a3c:	202d2d2d 	.word	0x202d2d2d
  407a40:	6e756f43 	.word	0x6e756f43
  407a44:	20726574 	.word	0x20726574
  407a48:	69676572 	.word	0x69676572
  407a4c:	72657473 	.word	0x72657473
  407a50:	6f6c6320 	.word	0x6f6c6320
  407a54:	70206b63 	.word	0x70206b63
  407a58:	20736e69 	.word	0x20736e69
  407a5c:	666e6f63 	.word	0x666e6f63
  407a60:	72756769 	.word	0x72756769
  407a64:	0a0d6465 	.word	0x0a0d6465
  407a68:	00000000 	.word	0x00000000
  407a6c:	202d2d2d 	.word	0x202d2d2d
  407a70:	6e756f43 	.word	0x6e756f43
  407a74:	20726574 	.word	0x20726574
  407a78:	61656c63 	.word	0x61656c63
  407a7c:	69702072 	.word	0x69702072
  407a80:	6320736e 	.word	0x6320736e
  407a84:	69666e6f 	.word	0x69666e6f
  407a88:	65727567 	.word	0x65727567
  407a8c:	000a0d64 	.word	0x000a0d64
  407a90:	202d2d2d 	.word	0x202d2d2d
  407a94:	20746553 	.word	0x20746553
  407a98:	6e676973 	.word	0x6e676973
  407a9c:	72206c61 	.word	0x72206c61
  407aa0:	79646165 	.word	0x79646165
  407aa4:	6e697020 	.word	0x6e697020
  407aa8:	72696420 	.word	0x72696420
  407aac:	69746365 	.word	0x69746365
  407ab0:	0a0d6e6f 	.word	0x0a0d6e6f
  407ab4:	00000000 	.word	0x00000000
  407ab8:	202d2d2d 	.word	0x202d2d2d
  407abc:	20746553 	.word	0x20746553
  407ac0:	6e676973 	.word	0x6e676973
  407ac4:	72206c61 	.word	0x72206c61
  407ac8:	79646165 	.word	0x79646165
  407acc:	6e697020 	.word	0x6e697020
  407ad0:	646f6d20 	.word	0x646f6d20
  407ad4:	000a0d65 	.word	0x000a0d65
  407ad8:	202d2d2d 	.word	0x202d2d2d
  407adc:	20746553 	.word	0x20746553
  407ae0:	6e676973 	.word	0x6e676973
  407ae4:	72206c61 	.word	0x72206c61
  407ae8:	79646165 	.word	0x79646165
  407aec:	6e697020 	.word	0x6e697020
  407af0:	6e657320 	.word	0x6e657320
  407af4:	0a0d6573 	.word	0x0a0d6573
  407af8:	00000000 	.word	0x00000000
  407afc:	202d2d2d 	.word	0x202d2d2d
  407b00:	20746553 	.word	0x20746553
  407b04:	6e676973 	.word	0x6e676973
  407b08:	72206c61 	.word	0x72206c61
  407b0c:	79646165 	.word	0x79646165
  407b10:	6e616820 	.word	0x6e616820
  407b14:	72656c64 	.word	0x72656c64
  407b18:	00000a0d 	.word	0x00000a0d
  407b1c:	202d2d2d 	.word	0x202d2d2d
  407b20:	62616e45 	.word	0x62616e45
  407b24:	2064656c 	.word	0x2064656c
  407b28:	0d515249 	.word	0x0d515249
  407b2c:	0000000a 	.word	0x0000000a
  407b30:	202d2d2d 	.word	0x202d2d2d
  407b34:	20746553 	.word	0x20746553
  407b38:	646e6168 	.word	0x646e6168
  407b3c:	2072656c 	.word	0x2072656c
  407b40:	6f697270 	.word	0x6f697270
  407b44:	79746972 	.word	0x79746972
  407b48:	00000a0d 	.word	0x00000a0d
  407b4c:	202d2d2d 	.word	0x202d2d2d
  407b50:	62616e45 	.word	0x62616e45
  407b54:	2064656c 	.word	0x2064656c
  407b58:	65746e69 	.word	0x65746e69
  407b5c:	70757272 	.word	0x70757272
  407b60:	000a0d74 	.word	0x000a0d74
  407b64:	202d2d2d 	.word	0x202d2d2d
  407b68:	72617453 	.word	0x72617453
  407b6c:	676e6974 	.word	0x676e6974
  407b70:	69614d20 	.word	0x69614d20
  407b74:	6f4c206e 	.word	0x6f4c206e
  407b78:	2d20706f 	.word	0x2d20706f
  407b7c:	0a0d2d2d 	.word	0x0a0d2d2d
  407b80:	00000a0d 	.word	0x00000a0d
  407b84:	2563255b 	.word	0x2563255b
  407b88:	73255d64 	.word	0x73255d64
  407b8c:	25203a20 	.word	0x25203a20
  407b90:	000a0d75 	.word	0x000a0d75
  407b94:	6e756f43 	.word	0x6e756f43
  407b98:	25203a74 	.word	0x25203a74
  407b9c:	000a0d75 	.word	0x000a0d75
  407ba0:	00007525 	.word	0x00007525

00407ba4 <_global_impure_ptr>:
  407ba4:	20400040 00464e49 00666e69 004e414e     @.@ INF.inf.NAN.
  407bb4:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  407bc4:	46454443 00000000 33323130 37363534     CDEF....01234567
  407bd4:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  407be4:	0000296c 00000030                       l)..0...

00407bec <blanks.7223>:
  407bec:	20202020 20202020 20202020 20202020                     

00407bfc <zeroes.7224>:
  407bfc:	30303030 30303030 30303030 30303030     0000000000000000

00407c0c <blanks.7217>:
  407c0c:	20202020 20202020 20202020 20202020                     

00407c1c <zeroes.7218>:
  407c1c:	30303030 30303030 30303030 30303030     0000000000000000
  407c2c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407c3c:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  407c4c:	00000000                                ....

00407c50 <__mprec_bigtens>:
  407c50:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407c60:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407c70:	7f73bf3c 75154fdd                       <.s..O.u

00407c78 <__mprec_tens>:
  407c78:	00000000 3ff00000 00000000 40240000     .......?......$@
  407c88:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407c98:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407ca8:	00000000 412e8480 00000000 416312d0     .......A......cA
  407cb8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407cc8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407cd8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407ce8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407cf8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407d08:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407d18:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407d28:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407d38:	79d99db4 44ea7843                       ...yCx.D

00407d40 <p05.6055>:
  407d40:	00000005 00000019 0000007d              ........}...

00407d4c <_ctype_>:
  407d4c:	20202000 20202020 28282020 20282828     .         ((((( 
  407d5c:	20202020 20202020 20202020 20202020                     
  407d6c:	10108820 10101010 10101010 10101010      ...............
  407d7c:	04040410 04040404 10040404 10101010     ................
  407d8c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407d9c:	01010101 01010101 01010101 10101010     ................
  407dac:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407dbc:	02020202 02020202 02020202 10101010     ................
  407dcc:	00000020 00000000 00000000 00000000      ...............
	...

00407e50 <_init>:
  407e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407e52:	bf00      	nop
  407e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407e56:	bc08      	pop	{r3}
  407e58:	469e      	mov	lr, r3
  407e5a:	4770      	bx	lr

00407e5c <__init_array_start>:
  407e5c:	00403d39 	.word	0x00403d39

00407e60 <__frame_dummy_init_array_entry>:
  407e60:	0040018d                                ..@.

00407e64 <_fini>:
  407e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407e66:	bf00      	nop
  407e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407e6a:	bc08      	pop	{r3}
  407e6c:	469e      	mov	lr, r3
  407e6e:	4770      	bx	lr

00407e70 <__fini_array_start>:
  407e70:	00400169 	.word	0x00400169
