<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>8792</id>
	<dc:title xml:lang="en-US">Masking in Fine-Grained Leakage Models: Construction, Implementation and Verification</dc:title>
	<dc:creator>Barthe, Gilles</dc:creator>
	<dc:creator>Gourjon, Marc</dc:creator>
	<dc:creator>Grégoire, Benjamin</dc:creator>
	<dc:creator>Orlt, Maximilian</dc:creator>
	<dc:creator>Paglialonga, Clara</dc:creator>
	<dc:creator>Porth, Lars</dc:creator>
	<dc:subject xml:lang="en-US">Side-channel resilience</dc:subject>
	<dc:subject xml:lang="en-US">Higher-order masking</dc:subject>
	<dc:subject xml:lang="en-US">Probing security</dc:subject>
	<dc:subject xml:lang="en-US">Verification</dc:subject>
	<dc:subject xml:lang="en-US">Domain Specific Language</dc:subject>
	<dc:description xml:lang="en-US">We propose a new approach for building efficient, provably secure, and practically hardened implementations of masked algorithms. Our approach is based on a Domain Specific Language in which users can write efficient assembly implementations and fine-grained leakage models. The latter are then used as a basis for formal verification, allowing for the first time formal guarantees for a broad range of device-specific leakage effects not addressed by prior work. The practical benefits of our approach are demonstrated through a case study of the PRESENT S-Box: we develop a highly optimized and provably secure masked implementation, and show through practical evaluation based on TVLA that our implementation is practically resilient. Our approach significantly narrows the gap between formal verification of masking and practical security.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universität Bochum</dc:publisher>
	<dc:date>2021-02-23</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/8792</dc:identifier>
	<dc:identifier>10.46586/tches.v2021.i2.189-228</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2021, Issue 2; 189-228</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/8792/8392</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/8792/8606</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2021 Gilles Barthe, Marc Gourjon, Benjamin Grégoire, Maximilian Orlt, Clara Paglialonga, Lars Porth</dc:rights>
	<dc:rights xml:lang="en-US">http://creativecommons.org/licenses/by/4.0/</dc:rights>
</oai_dc:dc>