# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.42/setup/vhdlsim/constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:57:27 on Mar 08,2021
# vcom -reportprogress 300 -work work /home/ms21.42/setup/vhdlsim/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 20:57:27 on Mar 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/setup/vhdlsim/iv.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:57:30 on Mar 08,2021
# vcom -reportprogress 300 -work work /home/ms21.42/setup/vhdlsim/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# -- Compiling configuration CFG_IV_BEHAVIORAL
# -- Loading entity IV
# -- Loading architecture BEHAVIORAL of IV
# End time: 20:57:30 on Mar 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/setup/vhdlsim/nd2.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:57:32 on Mar 08,2021
# vcom -reportprogress 300 -work work /home/ms21.42/setup/vhdlsim/nd2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity ND2
# -- Compiling architecture ARCH1 of ND2
# -- Compiling architecture ARCH2 of ND2
# -- Loading entity ND2
# -- Compiling configuration CFG_ND2_ARCH1
# -- Loading entity ND2
# -- Loading architecture ARCH1 of ND2
# -- Compiling configuration CFG_ND2_ARCH2
# -- Loading entity ND2
# -- Loading architecture ARCH2 of ND2
# End time: 20:57:32 on Mar 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/setup/vhdlsim/mux21.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:57:33 on Mar 08,2021
# vcom -reportprogress 300 -work work /home/ms21.42/setup/vhdlsim/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL_1 of MUX21
# -- Compiling architecture BEHAVIORAL_2 of MUX21
# -- Loading entity MUX21
# -- Compiling architecture BEHAVIORAL_3 of MUX21
# -- Loading entity MUX21
# -- Compiling architecture STRUCTURAL of MUX21
# -- Loading entity MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_1
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL_1 of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_2
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL_2 of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL_3
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL_3 of MUX21
# -- Compiling configuration CFG_MUX21_STRUCTURAL
# -- Loading entity MUX21
# -- Loading architecture STRUCTURAL of MUX21
# -- Loading entity IV
# -- Loading entity ND2
# -- Loading configuration cfg_iv_behavioral
# -- Loading configuration cfg_nd2_arch2
# End time: 20:57:33 on Mar 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux21test
# vsim work.mux21test 
# Start time: 20:57:54 on Mar 08,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.mux21test#1
# Loading work.tbmux21(test)#1
# Loading work.cfg_mux21_behavioral_1#1
# Loading work.mux21(behavioral_1)#1
# Loading work.cfg_mux21_behavioral_2#1
# Loading work.mux21(behavioral_2)#1
# Loading work.cfg_mux21_behavioral_3#1
# Loading work.mux21(behavioral_3)#1
# Loading work.cfg_mux21_structural#1
# Loading work.mux21(structural)#1
# Loading work.cfg_iv_behavioral#1
# Loading work.iv(behavioral)#1
# Loading work.cfg_nd2_arch2#1
# Loading work.nd2(arch2)#1
add wave *
run 20ns
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 0 ns  Iteration: 0  Process: /tbmux21/line__52 File: /home/ms21.42/setup/vhdlsim/tb_mux21.vhd Line: 52
# Fatal error in Architecture TEST at /home/ms21.42/setup/vhdlsim/tb_mux21.vhd line 52
# 
# HDL call sequence:
# Stopped at /home/ms21.42/setup/vhdlsim/tb_mux21.vhd 52 Architecture TEST
# 
run 10ns
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/ms21.42/setup/vhdlsim/tb_mux21.vhd 52 Architecture TEST
# 
vsim work.mux21test
# End time: 20:59:48 on Mar 08,2021, Elapsed time: 0:01:54
# Errors: 3, Warnings: 0
# vsim work.mux21test 
# Start time: 20:59:48 on Mar 08,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants
# Loading work.mux21test#1
# Loading work.tbmux21(test)#1
# Loading work.cfg_mux21_behavioral_1#1
# Loading work.mux21(behavioral_1)#1
# Loading work.cfg_mux21_behavioral_2#1
# Loading work.mux21(behavioral_2)#1
# Loading work.cfg_mux21_behavioral_3#1
# Loading work.mux21(behavioral_3)#1
# Loading work.cfg_mux21_structural#1
# Loading work.mux21(structural)#1
# Loading work.cfg_iv_behavioral#1
# Loading work.iv(behavioral)#1
# Loading work.cfg_nd2_arch2#1
# Loading work.nd2(arch2)#1
add wave *
run 10fp
# Invalid time value: 10fp
run 3ns
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 0 ns  Iteration: 0  Process: /tbmux21/line__52 File: /home/ms21.42/setup/vhdlsim/tb_mux21.vhd Line: 52
# Fatal error in Architecture TEST at /home/ms21.42/setup/vhdlsim/tb_mux21.vhd line 52
# 
# HDL call sequence:
# Stopped at /home/ms21.42/setup/vhdlsim/tb_mux21.vhd 53 Architecture TEST
# 
# End time: 21:01:33 on Mar 08,2021, Elapsed time: 0:01:45
# Errors: 3, Warnings: 0
