INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/12.14/12.14.srcs/sources_1/new/display_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/12.14/12.14.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
