<stg><name>Reset_Pipeline_VITIS_LOOP_719_18</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %mul_ln727_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln727

]]></Node>
<StgValue><ssdm name="mul_ln727_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %DFG_NodesCount_kernels_values_load_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %DFG_NodesCount_kernels_values_load

]]></Node>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %.lr.ph36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.lr.ph36:0 %i_14 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph36:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph36:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 42, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph36:3 %icmp_ln719 = icmp_eq  i6 %i_14, i6 %DFG_NodesCount_kernels_values_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln719"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph36:4 %i_15 = add i6 %i_14, i6 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph36:5 %br_ln719 = br i1 %icmp_ln719, void %.split10, void %.lr.ph31.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln719"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="6">
<![CDATA[
.split10:2 %zext_ln720_2 = zext i6 %i_14

]]></Node>
<StgValue><ssdm name="zext_ln720_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10:3 %add_ln720 = add i10 %mul_ln727_read, i10 %zext_ln720_2

]]></Node>
<StgValue><ssdm name="add_ln720"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="10">
<![CDATA[
.split10:4 %zext_ln720_3 = zext i10 %add_ln720

]]></Node>
<StgValue><ssdm name="zext_ln720_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:5 %placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln720_3

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="10">
<![CDATA[
.split10:6 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split10:12 %store_ln719 = store i6 %i_15, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln719"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
.lr.ph31.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:0 %specloopname_ln719 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50

]]></Node>
<StgValue><ssdm name="specloopname_ln719"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
.split10:1 %zext_ln720 = zext i6 %i_14

]]></Node>
<StgValue><ssdm name="zext_ln720"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="10">
<![CDATA[
.split10:6 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="6">
<![CDATA[
.split10:7 %zext_ln720_1 = zext i6 %placement_static_kernels_values_load

]]></Node>
<StgValue><ssdm name="zext_ln720_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:8 %placement_dynamic_dict_Opt2PC_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_keys, i64 0, i64 %zext_ln720

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_keys_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.split10:9 %store_ln720 = store i8 %zext_ln720_1, i7 %placement_dynamic_dict_Opt2PC_keys_addr

]]></Node>
<StgValue><ssdm name="store_ln720"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:10 %placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %zext_ln720

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
.split10:11 %store_ln721 = store i8 %zext_ln720_1, i7 %placement_dynamic_dict_Opt2Tile_keys_addr

]]></Node>
<StgValue><ssdm name="store_ln721"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.split10:13 %br_ln0 = br void %.lr.ph36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="DFG_NodesCount_kernels_values_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DFG_NodesCount_kernels_values_load"/></StgValue>
</port>
<port id="42" name="mul_ln727" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln727"/></StgValue>
</port>
<port id="43" name="placement_static_kernels_values" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="placement_static_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="placement_dynamic_dict_Opt2PC_keys" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2PC_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="45" name="placement_dynamic_dict_Opt2Tile_keys" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="47" from="StgValue_46" to="i" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i10" to="mul_ln727_read" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="mul_ln727" to="mul_ln727_read" fromId="42" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i6" to="DFG_NodesCount_kernels_values_load_read" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="DFG_NodesCount_kernels_values_load" to="DFG_NodesCount_kernels_values_load_read" fromId="41" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="store_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="57" from="i" to="i_14" fromId="5" toId="10">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="65" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="67" from="p_str" to="specpipeline_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty" fromId="72" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_74" to="empty" fromId="74" toId="12">
</dataflow>
<dataflow id="76" from="i_14" to="icmp_ln719" fromId="10" toId="13">
</dataflow>
<dataflow id="77" from="DFG_NodesCount_kernels_values_load_read" to="icmp_ln719" fromId="7" toId="13">
</dataflow>
<dataflow id="78" from="i_14" to="i_15" fromId="10" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_79" to="i_15" fromId="79" toId="14">
</dataflow>
<dataflow id="81" from="icmp_ln719" to="br_ln719" fromId="13" toId="15">
</dataflow>
<dataflow id="82" from="i_14" to="zext_ln720_2" fromId="10" toId="16">
</dataflow>
<dataflow id="83" from="mul_ln727_read" to="add_ln720" fromId="6" toId="17">
</dataflow>
<dataflow id="84" from="zext_ln720_2" to="add_ln720" fromId="16" toId="17">
</dataflow>
<dataflow id="85" from="add_ln720" to="zext_ln720_3" fromId="17" toId="18">
</dataflow>
<dataflow id="86" from="placement_static_kernels_values" to="placement_static_kernels_values_addr" fromId="43" toId="19">
</dataflow>
<dataflow id="87" from="StgValue_74" to="placement_static_kernels_values_addr" fromId="74" toId="19">
</dataflow>
<dataflow id="88" from="zext_ln720_3" to="placement_static_kernels_values_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="89" from="placement_static_kernels_values_addr" to="placement_static_kernels_values_load" fromId="19" toId="20">
</dataflow>
<dataflow id="90" from="i_15" to="store_ln719" fromId="14" toId="21">
</dataflow>
<dataflow id="91" from="i" to="store_ln719" fromId="5" toId="21">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopName" to="specloopname_ln719" fromId="92" toId="22">
</dataflow>
<dataflow id="95" from="empty_50" to="specloopname_ln719" fromId="94" toId="22">
</dataflow>
<dataflow id="96" from="i_14" to="zext_ln720" fromId="10" toId="23">
</dataflow>
<dataflow id="97" from="placement_static_kernels_values_addr" to="placement_static_kernels_values_load" fromId="19" toId="24">
</dataflow>
<dataflow id="98" from="placement_static_kernels_values_load" to="zext_ln720_1" fromId="24" toId="25">
</dataflow>
<dataflow id="99" from="placement_dynamic_dict_Opt2PC_keys" to="placement_dynamic_dict_Opt2PC_keys_addr" fromId="44" toId="26">
</dataflow>
<dataflow id="100" from="StgValue_74" to="placement_dynamic_dict_Opt2PC_keys_addr" fromId="74" toId="26">
</dataflow>
<dataflow id="101" from="zext_ln720" to="placement_dynamic_dict_Opt2PC_keys_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="102" from="zext_ln720_1" to="store_ln720" fromId="25" toId="27">
</dataflow>
<dataflow id="103" from="placement_dynamic_dict_Opt2PC_keys_addr" to="store_ln720" fromId="26" toId="27">
</dataflow>
<dataflow id="104" from="placement_dynamic_dict_Opt2Tile_keys" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="45" toId="28">
</dataflow>
<dataflow id="105" from="StgValue_74" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="74" toId="28">
</dataflow>
<dataflow id="106" from="zext_ln720" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="23" toId="28">
</dataflow>
<dataflow id="107" from="zext_ln720_1" to="store_ln721" fromId="25" toId="29">
</dataflow>
<dataflow id="108" from="placement_dynamic_dict_Opt2Tile_keys_addr" to="store_ln721" fromId="28" toId="29">
</dataflow>
<dataflow id="109" from="icmp_ln719" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
