Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9901e1fb571e4fd598570c97afbdfac1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot conv_node_tb_behav xil_defaultlib.conv_node_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alexk/Documents/Projects/fir-cnn-rtl/project_1.srcs/sources_1/new/conv_node.sv" Line 1. Module conv_node(KERNEL_HEIGHT=2,KERNEL_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alexk/Documents/Projects/fir-cnn-rtl/project_1.srcs/sources_1/new/conv_node.sv" Line 1. Module conv_node(KERNEL_HEIGHT=2,KERNEL_WIDTH=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_conv_node_sv
Compiling module xil_defaultlib.conv_node(KERNEL_HEIGHT=2,KERNEL...
Compiling module xil_defaultlib.conv_node_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv_node_tb_behav
