

================================================================
== Vitis HLS Report for 'rdc_mont_81_82_Pipeline_VITIS_LOOP_185_3'
================================================================
* Date:           Tue May 20 14:38:07 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_185_3  |        0|       15|        10|          1|          1|  0 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1504|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1311|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1375|   1767|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_447_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_1_fu_495_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_483_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln185_1_fu_259_p2   |         +|   0|  0|  11|           3|           1|
    |add_ln189_fu_545_p2     |         +|   0|  0|  71|          64|          64|
    |t_fu_731_p2             |         +|   0|  0|  71|          64|          64|
    |tempReg_4_fu_615_p2     |         +|   0|  0|  71|          64|          64|
    |temp_4_fu_504_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_457_p2          |         +|   0|  0|  41|          34|          34|
    |u_7_fu_635_p2           |         +|   0|  0|  71|          64|          64|
    |v_7_fu_573_p2           |         +|   0|  0|  71|          64|          64|
    |sub_ln187_fu_311_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_709_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln185_fu_253_p2    |      icmp|   0|  0|  11|           3|           3|
    |icmp_ln186_fu_279_p2    |      icmp|   0|  0|  13|           4|           4|
    |carry_4_fu_722_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln105_1_fu_591_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln105_2_fu_650_p2    |        or|   0|  0|  64|          64|          64|
    |select_ln187_fu_327_p3  |    select|   0|  0|  64|           1|          64|
    |t_2_fu_737_p3           |    select|   0|  0|  64|           1|          64|
    |u_2_fu_670_p3           |    select|   0|  0|  64|           1|          64|
    |v_2_fu_620_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_10_fu_656_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_4_fu_579_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_5_fu_585_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_6_fu_597_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_8_fu_640_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_9_fu_645_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_692_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln189_fu_551_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1504|        1146|        1398|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|    3|          6|
    |j_fu_104                 |   9|          2|    3|          6|
    |t_1_fu_92                |   9|          2|   64|        128|
    |u_6_fu_96                |   9|          2|   64|        128|
    |v_6_fu_100               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_918                    |  33|   0|   33|          0|
    |ah_reg_833                           |  32|   0|   32|          0|
    |al_reg_823                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_838                           |  32|   0|   32|          0|
    |bl_reg_828                           |  32|   0|   32|          0|
    |icmp_ln185_reg_792                   |   1|   0|    1|          0|
    |icmp_ln186_reg_801                   |   1|   0|    1|          0|
    |j_fu_104                             |   3|   0|    3|          0|
    |t_1_fu_92                            |  64|   0|   64|          0|
    |tempReg_4_reg_939                    |  64|   0|   64|          0|
    |tempReg_4_reg_939_pp0_iter8_reg      |  64|   0|   64|          0|
    |tmp_11_reg_887                       |  32|   0|   32|          0|
    |tmp_12_reg_907                       |   2|   0|    2|          0|
    |tmp_13_reg_902                       |  32|   0|   32|          0|
    |tmp_14_reg_928                       |   2|   0|    2|          0|
    |tmp_19_reg_948                       |   1|   0|    1|          0|
    |tmp_s_reg_892                        |  32|   0|   32|          0|
    |trunc_ln105_reg_923                  |  32|   0|   32|          0|
    |trunc_ln106_10_reg_872               |  32|   0|   32|          0|
    |trunc_ln106_11_reg_877               |  32|   0|   32|          0|
    |trunc_ln106_12_reg_882               |  32|   0|   32|          0|
    |trunc_ln106_7_reg_897                |  32|   0|   32|          0|
    |trunc_ln106_7_reg_897_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_867                  |  32|   0|   32|          0|
    |trunc_ln125_reg_912                  |  32|   0|   32|          0|
    |trunc_ln185_reg_796                  |   1|   0|    1|          0|
    |u_6_fu_96                            |  64|   0|   64|          0|
    |v_6_fu_100                           |  64|   0|   64|          0|
    |xor_ln189_reg_933                    |  64|   0|   64|          0|
    |icmp_ln185_reg_792                   |  64|  32|    1|          0|
    |icmp_ln186_reg_801                   |  64|  32|    1|          0|
    |tmp_13_reg_902                       |  64|  32|   32|          0|
    |trunc_ln106_reg_867                  |  64|  32|   32|          0|
    |trunc_ln125_reg_912                  |  64|  32|   32|          0|
    |xor_ln189_reg_933                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1311| 192| 1089|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1037_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1037_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1037_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1037_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1041_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1041_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1041_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1041_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1045_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1045_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1045_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1045_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1049_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1049_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1049_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|grp_fu_1049_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3|  return value|
|v                    |   in|   64|     ap_none|                                         v|        scalar|
|u                    |   in|   64|     ap_none|                                         u|        scalar|
|i_1                  |   in|    3|     ap_none|                                       i_1|        scalar|
|add_ln185            |   in|    4|     ap_none|                                 add_ln185|        scalar|
|mc_0_offset          |   in|    1|     ap_none|                               mc_0_offset|        scalar|
|mc_0_address0        |  out|    3|   ap_memory|                                      mc_0|         array|
|mc_0_ce0             |  out|    1|   ap_memory|                                      mc_0|         array|
|mc_0_q0              |   in|   64|   ap_memory|                                      mc_0|         array|
|mc_1_offset          |   in|    1|     ap_none|                               mc_1_offset|        scalar|
|mc_1_address0        |  out|    3|   ap_memory|                                      mc_1|         array|
|mc_1_ce0             |  out|    1|   ap_memory|                                      mc_1|         array|
|mc_1_q0              |   in|   64|   ap_memory|                                      mc_1|         array|
|empty                |   in|    3|     ap_none|                                     empty|        scalar|
|v_7_out              |  out|   64|      ap_vld|                                   v_7_out|       pointer|
|v_7_out_ap_vld       |  out|    1|      ap_vld|                                   v_7_out|       pointer|
|u_6_out              |  out|   64|      ap_vld|                                   u_6_out|       pointer|
|u_6_out_ap_vld       |  out|    1|      ap_vld|                                   u_6_out|       pointer|
|t_1_out              |  out|   64|      ap_vld|                                   t_1_out|       pointer|
|t_1_out_ap_vld       |  out|    1|      ap_vld|                                   t_1_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_1 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_6 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v_6 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mc_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_1_offset"   --->   Operation 18 'read' 'mc_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mc_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_0_offset"   --->   Operation 19 'read' 'mc_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln185_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %add_ln185"   --->   Operation 20 'read' 'add_ln185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_1"   --->   Operation 21 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%u_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u"   --->   Operation 22 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 23 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 0, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 24 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_read, i64 %v_6" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_read, i64 %u_6" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t_1" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_3 = load i3 %j" [src/generic/fp_generic.c:185]   --->   Operation 29 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %j_3" [src/generic/fp_generic.c:185]   --->   Operation 30 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%icmp_ln185 = icmp_eq  i3 %j_3, i3 %i_1_read" [src/generic/fp_generic.c:185]   --->   Operation 31 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln185_1 = add i3 %j_3, i3 1" [src/generic/fp_generic.c:185]   --->   Operation 32 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.body6.split_ifconv, void %for.inc51.loopexit.exitStub" [src/generic/fp_generic.c:185]   --->   Operation 33 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i3 %j_3" [src/generic/fp_generic.c:185]   --->   Operation 34 'trunc' 'trunc_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %j_3, i32 1, i32 2" [src/generic/fp_generic.c:178]   --->   Operation 35 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%icmp_ln186 = icmp_ult  i4 %zext_ln185, i4 %add_ln185_read" [src/generic/fp_generic.c:186]   --->   Operation 36 'icmp' 'icmp_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_0_offset_read, i2 %lshr_ln1" [src/generic/fp_generic.c:187]   --->   Operation 37 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i3 %tmp_9" [src/generic/fp_generic.c:187]   --->   Operation 38 'zext' 'zext_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mc_0_addr = getelementptr i64 %mc_0, i32 0, i32 %zext_ln187" [src/generic/fp_generic.c:187]   --->   Operation 39 'getelementptr' 'mc_0_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %mc_1_offset_read, i2 %lshr_ln1" [src/generic/fp_generic.c:187]   --->   Operation 40 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln187_2 = zext i3 %tmp_10" [src/generic/fp_generic.c:187]   --->   Operation 41 'zext' 'zext_ln187_2' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mc_1_addr = getelementptr i64 %mc_1, i32 0, i32 %zext_ln187_2" [src/generic/fp_generic.c:187]   --->   Operation 42 'getelementptr' 'mc_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%mc_0_load = load i3 %mc_0_addr" [src/generic/fp_generic.c:187]   --->   Operation 43 'load' 'mc_0_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%mc_1_load = load i3 %mc_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 44 'load' 'mc_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 45 [1/1] (1.65ns)   --->   "%sub_ln187 = sub i3 %tmp, i3 %j_3" [src/generic/fp_generic.c:187]   --->   Operation 45 'sub' 'sub_ln187' <Predicate = (!icmp_ln185)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln187_1 = zext i3 %sub_ln187" [src/generic/fp_generic.c:187]   --->   Operation 46 'zext' 'zext_ln187_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln187_1" [src/generic/fp_generic.c:187]   --->   Operation 47 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 48 'load' 'p503p1_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln177 = store i3 %add_ln185_1, i3 %j" [src/generic/fp_generic.c:177]   --->   Operation 49 'store' 'store_ln177' <Predicate = (!icmp_ln185)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 50 [1/2] ( I:2.32ns O:2.32ns )   --->   "%mc_0_load = load i3 %mc_0_addr" [src/generic/fp_generic.c:187]   --->   Operation 50 'load' 'mc_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/2] ( I:2.32ns O:2.32ns )   --->   "%mc_1_load = load i3 %mc_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 51 'load' 'mc_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/1] (1.48ns)   --->   "%select_ln187 = select i1 %trunc_ln185, i64 %mc_1_load, i64 %mc_0_load" [src/generic/fp_generic.c:187]   --->   Operation 52 'select' 'select_ln187' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%al = trunc i64 %select_ln187" [src/generic/fp_generic.c:187]   --->   Operation 53 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:187]   --->   Operation 54 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:187]   --->   Operation 55 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %select_ln187, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 56 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 57 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 58 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:187]   --->   Operation 59 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 60 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:187]   --->   Operation 61 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_1, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 62 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 63 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_1, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 64 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 65 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 66 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_1, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:187]   --->   Operation 66 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 67 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:187]   --->   Operation 68 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln106_10 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 69 'trunc' 'trunc_ln106_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_1, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:187]   --->   Operation 70 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln106_11 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 71 'trunc' 'trunc_ln106_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:187]   --->   Operation 72 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln106_12 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 73 'trunc' 'trunc_ln106_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 74 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln106_7 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 76 'partselect' 'trunc_ln106_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 77 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_11" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 78 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_11" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 79 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i32 %trunc_ln106_10" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 80 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_1" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 81 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 82 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_2, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:187]   --->   Operation 83 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 84 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 85 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 86 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_12" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 87 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_2" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 88 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i2 %tmp_12" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:187]   --->   Operation 89 'zext' 'zext_ln106_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 90 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.55ns)   --->   "%add_ln130_1 = add i32 %trunc_ln106_7, i32 %zext_ln106_1" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 91 'add' 'add_ln130_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i32 %add_ln130_1" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 92 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.59ns)   --->   "%temp_4 = add i34 %zext_ln130_2, i34 %zext_ln130_1" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:187]   --->   Operation 93 'add' 'temp_4' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_4" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:187]   --->   Operation 94 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_4, i32 32, i32 33" [src/generic/fp_generic.c:189]   --->   Operation 95 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_13, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 96 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln189_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_14, i32 0" [src/generic/fp_generic.c:189]   --->   Operation 97 'bitconcatenate' 'and_ln189_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i34 %and_ln189_1" [src/generic/fp_generic.c:189]   --->   Operation 98 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:189]   --->   Operation 99 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (3.52ns)   --->   "%add_ln189 = add i64 %zext_ln189, i64 %and_ln" [src/generic/fp_generic.c:189]   --->   Operation 100 'add' 'add_ln189' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.99ns)   --->   "%xor_ln189 = xor i64 %add_ln189, i64 %zext_ln189_1" [src/generic/fp_generic.c:189]   --->   Operation 101 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%v_6_load_1 = load i64 %v_6" [src/generic/fp_generic.c:188]   --->   Operation 102 'load' 'v_6_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:187]   --->   Operation 104 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.52ns)   --->   "%v_7 = add i64 %tempReg, i64 %v_6_load_1" [src/generic/fp_generic.c:188]   --->   Operation 105 'add' 'v_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg_4)   --->   "%xor_ln105_4 = xor i64 %shl_ln, i64 %v_7" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 106 'xor' 'xor_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg_4)   --->   "%xor_ln105_5 = xor i64 %v_6_load_1, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 107 'xor' 'xor_ln105_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg_4)   --->   "%or_ln105_1 = or i64 %xor_ln105_5, i64 %xor_ln105_4" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 108 'or' 'or_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg_4)   --->   "%xor_ln105_6 = xor i64 %or_ln105_1, i64 %v_7" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 109 'xor' 'xor_ln105_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg_4)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_6, i32 63" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 110 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tempReg_4)   --->   "%zext_ln105_5 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:188]   --->   Operation 111 'zext' 'zext_ln105_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_4 = add i64 %xor_ln189, i64 %zext_ln105_5" [src/generic/fp_generic.c:189]   --->   Operation 112 'add' 'tempReg_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.48ns)   --->   "%v_2 = select i1 %icmp_ln186, i64 %v_7, i64 %v_6_load_1" [src/generic/fp_generic.c:186]   --->   Operation 113 'select' 'v_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_2, i64 %v_6" [src/generic/fp_generic.c:178]   --->   Operation 114 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%u_6_load = load i64 %u_6" [src/generic/fp_generic.c:189]   --->   Operation 115 'load' 'u_6_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (3.52ns)   --->   "%u_7 = add i64 %tempReg_4, i64 %u_6_load" [src/generic/fp_generic.c:189]   --->   Operation 116 'add' 'u_7' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%xor_ln105_8 = xor i64 %tempReg_4, i64 %u_7" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 117 'xor' 'xor_ln105_8' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%xor_ln105_9 = xor i64 %u_6_load, i64 %tempReg_4" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 118 'xor' 'xor_ln105_9' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%or_ln105_2 = or i64 %xor_ln105_9, i64 %xor_ln105_8" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 119 'or' 'or_ln105_2' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_19)   --->   "%xor_ln105_10 = xor i64 %or_ln105_2, i64 %u_7" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 120 'xor' 'xor_ln105_10' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_10, i32 63" [src/generic/fp_generic.c:189]   --->   Operation 121 'bitselect' 'tmp_19' <Predicate = (icmp_ln186)> <Delay = 0.99>
ST_9 : Operation 122 [1/1] (1.48ns)   --->   "%u_2 = select i1 %icmp_ln186, i64 %u_7, i64 %u_6_load" [src/generic/fp_generic.c:186]   --->   Operation 122 'select' 'u_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_2, i64 %u_6" [src/generic/fp_generic.c:178]   --->   Operation 123 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%t_1_load_1 = load i64 %t_1"   --->   Operation 140 'load' 't_1_load_1' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%u_6_load_1 = load i64 %u_6"   --->   Operation 141 'load' 'u_6_load_1' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%v_6_load = load i64 %v_6"   --->   Operation 142 'load' 'v_6_load' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_7_out, i64 %v_6_load"   --->   Operation 143 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_6_out, i64 %u_6_load_1"   --->   Operation 144 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_1_out, i64 %t_1_load_1"   --->   Operation 145 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%t_1_load = load i64 %t_1" [src/generic/fp_generic.c:190]   --->   Operation 124 'load' 't_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 125 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 7, i64 3" [src/generic/fp_generic.c:178]   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/generic/fp_generic.c:185]   --->   Operation 127 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_4, i64 63" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 128 'bitselect' 'bit_sel' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105 = xor i1 %bit_sel, i1 1" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 129 'xor' 'xor_ln105' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln105_4 = trunc i64 %tempReg_4" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 130 'trunc' 'trunc_ln105_4' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105, i63 %trunc_ln105_4" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 131 'bitconcatenate' 'xor_ln105_7' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln105 = and i64 %xor_ln189, i64 %xor_ln105_7" [src/config.h:105->src/generic/fp_generic.c:189]   --->   Operation 132 'and' 'and_ln105' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:189]   --->   Operation 133 'bitselect' 'tmp_18' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%carry_4 = or i1 %tmp_19, i1 %tmp_18" [src/generic/fp_generic.c:189]   --->   Operation 134 'or' 'carry_4' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln190 = zext i1 %carry_4" [src/generic/fp_generic.c:190]   --->   Operation 135 'zext' 'zext_ln190' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (3.52ns) (out node of the LUT)   --->   "%t = add i64 %t_1_load, i64 %zext_ln190" [src/generic/fp_generic.c:190]   --->   Operation 136 'add' 't' <Predicate = (icmp_ln186)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (1.48ns)   --->   "%t_2 = select i1 %icmp_ln186, i64 %t, i64 %t_1_load" [src/generic/fp_generic.c:186]   --->   Operation 137 'select' 't_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_2, i64 %t_1" [src/generic/fp_generic.c:178]   --->   Operation 138 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body6" [src/generic/fp_generic.c:185]   --->   Operation 139 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mc_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_1                     (alloca           ) [ 01111111111]
u_6                     (alloca           ) [ 01111111110]
v_6                     (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
mc_1_offset_read        (read             ) [ 00000000000]
mc_0_offset_read        (read             ) [ 00000000000]
add_ln185_read          (read             ) [ 00000000000]
i_1_read                (read             ) [ 00000000000]
u_read                  (read             ) [ 00000000000]
v_read                  (read             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_3                     (load             ) [ 00000000000]
zext_ln185              (zext             ) [ 00000000000]
icmp_ln185              (icmp             ) [ 01111111110]
add_ln185_1             (add              ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
trunc_ln185             (trunc            ) [ 01100000000]
lshr_ln1                (partselect       ) [ 00000000000]
icmp_ln186              (icmp             ) [ 01111111111]
tmp_9                   (bitconcatenate   ) [ 00000000000]
zext_ln187              (zext             ) [ 00000000000]
mc_0_addr               (getelementptr    ) [ 01100000000]
tmp_10                  (bitconcatenate   ) [ 00000000000]
zext_ln187_2            (zext             ) [ 00000000000]
mc_1_addr               (getelementptr    ) [ 01100000000]
sub_ln187               (sub              ) [ 00000000000]
zext_ln187_1            (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
store_ln177             (store            ) [ 00000000000]
mc_0_load               (load             ) [ 00000000000]
mc_1_load               (load             ) [ 00000000000]
select_ln187            (select           ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105              (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105_1            (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_10          (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_11          (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_12          (trunc            ) [ 01000100000]
tmp_11                  (partselect       ) [ 01000100000]
tmp_s                   (partselect       ) [ 01000100000]
trunc_ln106_7           (partselect       ) [ 01000110000]
tmp_13                  (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_1            (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_2            (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_12                  (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_2            (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_1            (zext             ) [ 00000000000]
zext_ln130_1            (zext             ) [ 00000000000]
add_ln130_1             (add              ) [ 00000000000]
zext_ln130_2            (zext             ) [ 00000000000]
temp_4                  (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_14                  (partselect       ) [ 01000001000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln189_1             (bitconcatenate   ) [ 00000000000]
zext_ln189              (zext             ) [ 00000000000]
zext_ln189_1            (zext             ) [ 00000000000]
add_ln189               (add              ) [ 00000000000]
xor_ln189               (xor              ) [ 01000000111]
v_6_load_1              (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_7                     (add              ) [ 00000000000]
xor_ln105_4             (xor              ) [ 00000000000]
xor_ln105_5             (xor              ) [ 00000000000]
or_ln105_1              (or               ) [ 00000000000]
xor_ln105_6             (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_5            (zext             ) [ 00000000000]
tempReg_4               (add              ) [ 01000000011]
v_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_6_load                (load             ) [ 00000000000]
u_7                     (add              ) [ 00000000000]
xor_ln105_8             (xor              ) [ 00000000000]
xor_ln105_9             (xor              ) [ 00000000000]
or_ln105_2              (or               ) [ 00000000000]
xor_ln105_10            (xor              ) [ 00000000000]
tmp_19                  (bitselect        ) [ 01000000001]
u_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_1_load                (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln185      (specloopname     ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
trunc_ln105_4           (trunc            ) [ 00000000000]
xor_ln105_7             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_18                  (bitselect        ) [ 00000000000]
carry_4                 (or               ) [ 00000000000]
zext_ln190              (zext             ) [ 00000000000]
t                       (add              ) [ 00000000000]
t_2                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln185                (br               ) [ 00000000000]
t_1_load_1              (load             ) [ 00000000000]
u_6_load_1              (load             ) [ 00000000000]
v_6_load                (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln185">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln185"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mc_0_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_0_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mc_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mc_1_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_1_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mc_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="empty">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_7_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_7_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="u_6_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_6_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="t_1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_1_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p503p1_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="t_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="u_6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v_6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="3" slack="0"/>
<pin id="111" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mc_1_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_1_offset_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mc_0_offset_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_0_offset_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln185_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln185_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="u_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="v_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln0_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="0" index="2" bw="64" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mc_0_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_0_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mc_1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_1_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_0_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_1_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p503p1_1_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln177_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln178_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln178_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln178_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="j_3_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln185_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln185_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln185_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln185_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln185/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="lshr_ln1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="0" index="3" bw="3" slack="0"/>
<pin id="274" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln186_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_9_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="2" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln187_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_10_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="2" slack="0"/>
<pin id="302" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln187_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sub_ln187_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln187/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln187_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln177_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln187_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="0" index="2" bw="64" slack="0"/>
<pin id="331" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln187/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="al_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="bl_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="ah_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="0" index="3" bw="7" slack="0"/>
<pin id="347" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="bh_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln105_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln110_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln105_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln112_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln106_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln106_10_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_10/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln106_11_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_11/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln106_12_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_12/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_11_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="0" index="3" bw="7" slack="0"/>
<pin id="403" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_s_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln106_7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="0" index="2" bw="7" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_7/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_13_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="7" slack="0"/>
<pin id="432" dir="0" index="3" bw="7" slack="0"/>
<pin id="433" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln106_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln123_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln123_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_1/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln123_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln123_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="33" slack="0"/>
<pin id="455" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_2/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="temp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="33" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_12_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="0" index="1" bw="34" slack="0"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="0" index="3" bw="7" slack="0"/>
<pin id="468" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln125_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="34" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln106_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln130_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln130_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln106_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln130_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="33" slack="1"/>
<pin id="494" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_1/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln130_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="2"/>
<pin id="497" dir="0" index="1" bw="2" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln130_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_2/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="temp_4_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="33" slack="0"/>
<pin id="507" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_4/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln105_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="34" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_14_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="34" slack="0"/>
<pin id="517" dir="0" index="2" bw="7" slack="0"/>
<pin id="518" dir="0" index="3" bw="7" slack="0"/>
<pin id="519" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="3"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="and_ln189_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="34" slack="0"/>
<pin id="533" dir="0" index="1" bw="2" slack="1"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln189_1/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln189_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="34" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln189_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln189_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="34" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln189_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln189/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="v_6_load_1_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="7"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_6_load_1/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="3"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tempReg_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="3"/>
<pin id="570" dir="0" index="2" bw="32" slack="4"/>
<pin id="571" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="573" class="1004" name="v_7_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="0" index="1" bw="64" slack="0"/>
<pin id="576" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_7/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln105_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_4/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln105_5_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_5/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln105_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="0" index="1" bw="64" slack="0"/>
<pin id="594" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_1/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="xor_ln105_6_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_6/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="carry_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="0" index="2" bw="7" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln105_5_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_5/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tempReg_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_4/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="v_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="7"/>
<pin id="622" dir="0" index="1" bw="64" slack="0"/>
<pin id="623" dir="0" index="2" bw="64" slack="0"/>
<pin id="624" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_2/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln178_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="0"/>
<pin id="629" dir="0" index="1" bw="64" slack="7"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="u_6_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="8"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_6_load/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="u_7_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="1"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_7/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="xor_ln105_8_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="1"/>
<pin id="642" dir="0" index="1" bw="64" slack="0"/>
<pin id="643" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_8/9 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln105_9_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="0" index="1" bw="64" slack="1"/>
<pin id="648" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_9/9 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln105_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="0"/>
<pin id="653" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_2/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="xor_ln105_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_10/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_19_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="u_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="8"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="0" index="2" bw="64" slack="0"/>
<pin id="674" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_2/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln178_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="0" index="1" bw="64" slack="8"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="t_1_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="9"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1_load/10 "/>
</bind>
</comp>

<comp id="685" class="1004" name="bit_sel_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="64" slack="2"/>
<pin id="688" dir="0" index="2" bw="7" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="xor_ln105_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="trunc_ln105_4_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="2"/>
<pin id="700" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_4/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="xor_ln105_7_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="64" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="0" index="2" bw="63" slack="0"/>
<pin id="705" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_7/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="and_ln105_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="3"/>
<pin id="711" dir="0" index="1" bw="64" slack="0"/>
<pin id="712" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_18_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="64" slack="0"/>
<pin id="717" dir="0" index="2" bw="7" slack="0"/>
<pin id="718" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="722" class="1004" name="carry_4_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_4/10 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln190_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/10 "/>
</bind>
</comp>

<comp id="731" class="1004" name="t_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="737" class="1004" name="t_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="9"/>
<pin id="739" dir="0" index="1" bw="64" slack="0"/>
<pin id="740" dir="0" index="2" bw="64" slack="0"/>
<pin id="741" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln178_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="0"/>
<pin id="746" dir="0" index="1" bw="64" slack="9"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="749" class="1004" name="t_1_load_1_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="64" slack="8"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1_load_1/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="u_6_load_1_load_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="8"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_6_load_1/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="v_6_load_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="8"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_6_load/9 "/>
</bind>
</comp>

<comp id="761" class="1005" name="t_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="u_6_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_6 "/>
</bind>
</comp>

<comp id="777" class="1005" name="v_6_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_6 "/>
</bind>
</comp>

<comp id="785" class="1005" name="j_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="0"/>
<pin id="787" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="792" class="1005" name="icmp_ln185_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="8"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="796" class="1005" name="trunc_ln185_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln185 "/>
</bind>
</comp>

<comp id="801" class="1005" name="icmp_ln186_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="7"/>
<pin id="803" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="808" class="1005" name="mc_0_addr_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="1"/>
<pin id="810" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mc_0_addr "/>
</bind>
</comp>

<comp id="813" class="1005" name="mc_1_addr_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="1"/>
<pin id="815" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="mc_1_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="p503p1_1_addr_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="3" slack="1"/>
<pin id="820" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="823" class="1005" name="al_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="828" class="1005" name="bl_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="833" class="1005" name="ah_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="838" class="1005" name="bh_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="843" class="1005" name="zext_ln105_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="1"/>
<pin id="845" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="849" class="1005" name="zext_ln110_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="64" slack="1"/>
<pin id="851" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="855" class="1005" name="zext_ln105_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="1"/>
<pin id="857" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="zext_ln112_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="64" slack="1"/>
<pin id="863" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="867" class="1005" name="trunc_ln106_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="4"/>
<pin id="869" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="872" class="1005" name="trunc_ln106_10_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_10 "/>
</bind>
</comp>

<comp id="877" class="1005" name="trunc_ln106_11_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_11 "/>
</bind>
</comp>

<comp id="882" class="1005" name="trunc_ln106_12_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_12 "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_11_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_s_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_ln106_7_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="2"/>
<pin id="899" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_7 "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_13_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="3"/>
<pin id="904" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_12_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="2" slack="1"/>
<pin id="909" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="912" class="1005" name="trunc_ln125_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="3"/>
<pin id="914" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="918" class="1005" name="add_ln130_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="33" slack="1"/>
<pin id="920" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="923" class="1005" name="trunc_ln105_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_14_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="2" slack="1"/>
<pin id="930" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="933" class="1005" name="xor_ln189_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="64" slack="1"/>
<pin id="935" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln189 "/>
</bind>
</comp>

<comp id="939" class="1005" name="tempReg_4_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="64" slack="1"/>
<pin id="941" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_4 "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_19_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="90" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="90" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="171" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="178" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="144" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="138" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="246" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="132" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="246" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="246" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="246" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="249" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="126" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="120" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="269" pin="4"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="114" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="269" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="315"><net_src comp="108" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="246" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="326"><net_src comp="259" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="191" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="185" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="204" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="327" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="204" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="385"><net_src comp="210" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="214" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="218" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="222" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="210" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="218" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="52" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="54" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="50" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="214" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="54" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="434"><net_src comp="50" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="222" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="438" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="457" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="487"><net_src comp="480" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="477" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="492" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="56" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="504" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="52" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="58" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="60" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="48" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="62" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="48" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="538" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="524" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="542" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="565"><net_src comp="60" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="48" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="60" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="557" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="560" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="557" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="560" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="579" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="573" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="64" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="54" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="573" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="626"><net_src comp="557" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="632" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="640" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="635" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="64" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="54" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="675"><net_src comp="635" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="676"><net_src comp="632" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="681"><net_src comp="670" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="690"><net_src comp="82" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="84" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="685" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="86" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="706"><net_src comp="88" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="692" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="698" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="701" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="64" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="709" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="54" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="714" pin="3"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="682" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="727" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="743"><net_src comp="682" pin="1"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="749" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="756"><net_src comp="753" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="760"><net_src comp="757" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="764"><net_src comp="92" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="768"><net_src comp="761" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="772"><net_src comp="96" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="780"><net_src comp="100" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="784"><net_src comp="777" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="788"><net_src comp="104" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="791"><net_src comp="785" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="795"><net_src comp="253" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="265" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="804"><net_src comp="279" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="811"><net_src comp="171" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="816"><net_src comp="178" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="821"><net_src comp="197" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="826"><net_src comp="334" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="831"><net_src comp="338" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="836"><net_src comp="342" pin="4"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="841"><net_src comp="352" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="846"><net_src comp="362" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="852"><net_src comp="367" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="858"><net_src comp="372" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="864"><net_src comp="377" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="870"><net_src comp="382" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="875"><net_src comp="386" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="880"><net_src comp="390" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="885"><net_src comp="394" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="890"><net_src comp="398" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="895"><net_src comp="408" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="900"><net_src comp="418" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="905"><net_src comp="428" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="910"><net_src comp="463" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="915"><net_src comp="473" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="921"><net_src comp="483" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="926"><net_src comp="510" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="931"><net_src comp="514" pin="4"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="936"><net_src comp="551" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="942"><net_src comp="615" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="946"><net_src comp="939" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="951"><net_src comp="662" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="722" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mc_0 | {}
	Port: mc_1 | {}
	Port: v_7_out | {9 }
	Port: u_6_out | {9 }
	Port: t_1_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : v | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : u | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : i_1 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : add_ln185 | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : mc_0_offset | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : mc_0 | {1 2 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : mc_1_offset | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : mc_1 | {1 2 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : empty | {1 }
	Port: rdc_mont.81.82_Pipeline_VITIS_LOOP_185_3 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j_3 : 1
		zext_ln185 : 2
		icmp_ln185 : 2
		add_ln185_1 : 2
		br_ln185 : 3
		trunc_ln185 : 2
		lshr_ln1 : 2
		icmp_ln186 : 3
		tmp_9 : 3
		zext_ln187 : 4
		mc_0_addr : 5
		tmp_10 : 3
		zext_ln187_2 : 4
		mc_1_addr : 5
		mc_0_load : 6
		mc_1_load : 6
		sub_ln187 : 2
		zext_ln187_1 : 3
		p503p1_1_addr : 4
		p503p1_1_load : 5
		store_ln177 : 3
	State 2
		select_ln187 : 1
		al : 2
		bl : 1
		ah : 2
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_10 : 1
		trunc_ln106_11 : 1
		trunc_ln106_12 : 1
		tmp_11 : 1
		tmp_s : 1
		trunc_ln106_7 : 1
		tmp_13 : 1
	State 5
		add_ln123 : 1
		zext_ln123_2 : 2
		temp : 3
		tmp_12 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_1 : 1
		zext_ln130_2 : 2
		temp_4 : 3
		trunc_ln105 : 4
		tmp_14 : 4
	State 7
		zext_ln189 : 1
		add_ln189 : 2
		xor_ln189 : 3
	State 8
		v_7 : 1
		xor_ln105_4 : 2
		xor_ln105_5 : 1
		or_ln105_1 : 2
		xor_ln105_6 : 2
		carry : 2
		zext_ln105_5 : 3
		tempReg_4 : 4
		v_2 : 2
		store_ln178 : 3
	State 9
		u_7 : 1
		xor_ln105_8 : 2
		xor_ln105_9 : 1
		or_ln105_2 : 2
		xor_ln105_10 : 2
		tmp_19 : 2
		u_2 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105 : 1
		xor_ln105_7 : 1
		and_ln105 : 2
		tmp_18 : 2
		carry_4 : 3
		zext_ln190 : 3
		t : 4
		t_2 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_210          |    4    |   165   |    50   |
|    mul   |          grp_fu_214          |    4    |   165   |    50   |
|          |          grp_fu_218          |    4    |   165   |    50   |
|          |          grp_fu_222          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |      add_ln185_1_fu_259      |    0    |    0    |    11   |
|          |       add_ln123_fu_447       |    0    |    0    |    39   |
|          |          temp_fu_457         |    0    |    0    |    40   |
|          |       add_ln130_fu_483       |    0    |    0    |    39   |
|          |      add_ln130_1_fu_495      |    0    |    0    |    39   |
|    add   |         temp_4_fu_504        |    0    |    0    |    40   |
|          |       add_ln189_fu_545       |    0    |    0    |    71   |
|          |          v_7_fu_573          |    0    |    0    |    71   |
|          |       tempReg_4_fu_615       |    0    |    0    |    71   |
|          |          u_7_fu_635          |    0    |    0    |    71   |
|          |           t_fu_731           |    0    |    0    |    71   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln189_fu_551       |    0    |    0    |    64   |
|          |      xor_ln105_4_fu_579      |    0    |    0    |    64   |
|          |      xor_ln105_5_fu_585      |    0    |    0    |    64   |
|    xor   |      xor_ln105_6_fu_597      |    0    |    0    |    64   |
|          |      xor_ln105_8_fu_640      |    0    |    0    |    64   |
|          |      xor_ln105_9_fu_645      |    0    |    0    |    64   |
|          |      xor_ln105_10_fu_656     |    0    |    0    |    64   |
|          |       xor_ln105_fu_692       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln187_fu_327     |    0    |    0    |    64   |
|  select  |          v_2_fu_620          |    0    |    0    |    64   |
|          |          u_2_fu_670          |    0    |    0    |    64   |
|          |          t_2_fu_737          |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |       or_ln105_1_fu_591      |    0    |    0    |    64   |
|    or    |       or_ln105_2_fu_650      |    0    |    0    |    64   |
|          |        carry_4_fu_722        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_709       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln185_fu_253      |    0    |    0    |    11   |
|          |       icmp_ln186_fu_279      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln187_fu_311       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_read_fu_108       |    0    |    0    |    0    |
|          | mc_1_offset_read_read_fu_114 |    0    |    0    |    0    |
|          | mc_0_offset_read_read_fu_120 |    0    |    0    |    0    |
|   read   |  add_ln185_read_read_fu_126  |    0    |    0    |    0    |
|          |     i_1_read_read_fu_132     |    0    |    0    |    0    |
|          |      u_read_read_fu_138      |    0    |    0    |    0    |
|          |      v_read_read_fu_144      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_150    |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_157    |    0    |    0    |    0    |
|          |    write_ln0_write_fu_164    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln185_fu_249      |    0    |    0    |    0    |
|          |       zext_ln187_fu_293      |    0    |    0    |    0    |
|          |      zext_ln187_2_fu_306     |    0    |    0    |    0    |
|          |      zext_ln187_1_fu_317     |    0    |    0    |    0    |
|          |       zext_ln105_fu_362      |    0    |    0    |    0    |
|          |       zext_ln110_fu_367      |    0    |    0    |    0    |
|          |      zext_ln105_1_fu_372     |    0    |    0    |    0    |
|          |       zext_ln112_fu_377      |    0    |    0    |    0    |
|          |       zext_ln106_fu_438      |    0    |    0    |    0    |
|          |       zext_ln123_fu_441      |    0    |    0    |    0    |
|   zext   |      zext_ln123_1_fu_444     |    0    |    0    |    0    |
|          |      zext_ln123_2_fu_453     |    0    |    0    |    0    |
|          |      zext_ln106_2_fu_477     |    0    |    0    |    0    |
|          |       zext_ln130_fu_480      |    0    |    0    |    0    |
|          |      zext_ln106_1_fu_489     |    0    |    0    |    0    |
|          |      zext_ln130_1_fu_492     |    0    |    0    |    0    |
|          |      zext_ln130_2_fu_500     |    0    |    0    |    0    |
|          |       zext_ln189_fu_538      |    0    |    0    |    0    |
|          |      zext_ln189_1_fu_542     |    0    |    0    |    0    |
|          |      zext_ln105_5_fu_611     |    0    |    0    |    0    |
|          |       zext_ln190_fu_727      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln185_fu_265      |    0    |    0    |    0    |
|          |           al_fu_334          |    0    |    0    |    0    |
|          |           bl_fu_338          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_382      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_10_fu_386    |    0    |    0    |    0    |
|          |     trunc_ln106_11_fu_390    |    0    |    0    |    0    |
|          |     trunc_ln106_12_fu_394    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_473      |    0    |    0    |    0    |
|          |      trunc_ln105_fu_510      |    0    |    0    |    0    |
|          |     trunc_ln105_4_fu_698     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        lshr_ln1_fu_269       |    0    |    0    |    0    |
|          |           ah_fu_342          |    0    |    0    |    0    |
|          |           bh_fu_352          |    0    |    0    |    0    |
|          |         tmp_11_fu_398        |    0    |    0    |    0    |
|partselect|         tmp_s_fu_408         |    0    |    0    |    0    |
|          |     trunc_ln106_7_fu_418     |    0    |    0    |    0    |
|          |         tmp_13_fu_428        |    0    |    0    |    0    |
|          |         tmp_12_fu_463        |    0    |    0    |    0    |
|          |         tmp_14_fu_514        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_285         |    0    |    0    |    0    |
|          |         tmp_10_fu_298        |    0    |    0    |    0    |
|          |         and_ln_fu_524        |    0    |    0    |    0    |
|bitconcatenate|      and_ln189_1_fu_531      |    0    |    0    |    0    |
|          |         shl_ln_fu_560        |    0    |    0    |    0    |
|          |        tempReg_fu_567        |    0    |    0    |    0    |
|          |      xor_ln105_7_fu_701      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_603         |    0    |    0    |    0    |
| bitselect|         tmp_19_fu_662        |    0    |    0    |    0    |
|          |        bit_sel_fu_685        |    0    |    0    |    0    |
|          |         tmp_18_fu_714        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1698  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln130_reg_918  |   33   |
|      ah_reg_833      |   32   |
|      al_reg_823      |   32   |
|      bh_reg_838      |   32   |
|      bl_reg_828      |   32   |
|  icmp_ln185_reg_792  |    1   |
|  icmp_ln186_reg_801  |    1   |
|       j_reg_785      |    3   |
|   mc_0_addr_reg_808  |    3   |
|   mc_1_addr_reg_813  |    3   |
| p503p1_1_addr_reg_818|    3   |
|      t_1_reg_761     |   64   |
|   tempReg_4_reg_939  |   64   |
|    tmp_11_reg_887    |   32   |
|    tmp_12_reg_907    |    2   |
|    tmp_13_reg_902    |   32   |
|    tmp_14_reg_928    |    2   |
|    tmp_19_reg_948    |    1   |
|     tmp_s_reg_892    |   32   |
|  trunc_ln105_reg_923 |   32   |
|trunc_ln106_10_reg_872|   32   |
|trunc_ln106_11_reg_877|   32   |
|trunc_ln106_12_reg_882|   32   |
| trunc_ln106_7_reg_897|   32   |
|  trunc_ln106_reg_867 |   32   |
|  trunc_ln125_reg_912 |   32   |
|  trunc_ln185_reg_796 |    1   |
|      u_6_reg_769     |   64   |
|      v_6_reg_777     |   64   |
|   xor_ln189_reg_933  |   64   |
| zext_ln105_1_reg_855 |   64   |
|  zext_ln105_reg_843  |   64   |
|  zext_ln110_reg_849  |   64   |
|  zext_ln112_reg_861  |   64   |
+----------------------+--------+
|         Total        |  1077  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_191 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_204 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_210    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_210    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_214    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_214    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_218    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_218    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_222    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_222    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  17.468 ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1698  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   99   |
|  Register |    -   |    -   |  1077  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   17   |  1737  |  1797  |
+-----------+--------+--------+--------+--------+
