module tb();
  reg [3:0]a,b;
  reg [3:0]out;
  initial
    begin
      a=4'b1011;
      b=4'b1110;
      out=(a<b)?1'b1:1'b0;
      $display("%b out",out);
    end
endmodule

