#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Oct  5 21:38:12 2017
# Process ID: 7688
# Current directory: D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1
# Command line: vivado.exe -log Part3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Part3.tcl
# Log file: D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/Part3.vds
# Journal file: D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Part3.tcl -notrace
Command: synth_design -top Part3 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 316.379 ; gain = 75.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Part3' [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part3.vhd:47]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/.Xil/Vivado-7688-Daniel/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'u2' of component 'c_shift_ram_0' [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part3.vhd:71]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_0' [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/.Xil/Vivado-7688-Daniel/realtime/c_shift_ram_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'c_shift_ram_0' declared at 'D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/.Xil/Vivado-7688-Daniel/realtime/c_shift_ram_0_stub.vhdl:5' bound to instance 'u3' of component 'c_shift_ram_0' [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part3.vhd:76]
INFO: [Synth 8-3491] module 'Part2' declared at 'D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:28' bound to instance 'u1' of component 'Part2' [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part3.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Part2' [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "yes" *) [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:43]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-614] signal 'locked' is read in the process but is not in the sensitivity list [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:50]
WARNING: [Synth 8-614] signal 'locked' is read in the process but is not in the sensitivity list [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'Part2' (1#1) [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Part3' (2#1) [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part3.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 355.457 ; gain = 114.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 355.457 ; gain = 114.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/.Xil/Vivado-7688-Daniel/dcp3/c_shift_ram_0_in_context.xdc] for cell 'u2'
Finished Parsing XDC File [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/.Xil/Vivado-7688-Daniel/dcp3/c_shift_ram_0_in_context.xdc] for cell 'u2'
Parsing XDC File [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/.Xil/Vivado-7688-Daniel/dcp3/c_shift_ram_0_in_context.xdc] for cell 'u3'
Finished Parsing XDC File [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/.Xil/Vivado-7688-Daniel/dcp3/c_shift_ram_0_in_context.xdc] for cell 'u3'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 673.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 673.109 ; gain = 431.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 673.109 ; gain = 431.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 673.109 ; gain = 431.785
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element multiply_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element add1_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element multiply_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element alignSig1_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element alignAlpha1_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element alignSig2_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element alignAlpha2_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 673.109 ; gain = 431.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Part2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u1/multiply_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element u1/add1_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element u1/multiply_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element u1/alignAlpha1_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element u1/alignAlpha2_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element u1/alignSig1_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element u1/alignSig2_reg was removed.  [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:72]
DSP Report: Generating DSP u1/add1_reg, operation Mode is: ((C:0x0) or P)+(A''*B'')'.
DSP Report: register u1/alignAlpha1_reg is absorbed into DSP u1/add1_reg.
DSP Report: register u1/alignAlpha2_reg is absorbed into DSP u1/add1_reg.
DSP Report: register u1/alignSig1_reg is absorbed into DSP u1/add1_reg.
DSP Report: register u1/alignSig2_reg is absorbed into DSP u1/add1_reg.
DSP Report: register u1/add1_reg is absorbed into DSP u1/add1_reg.
DSP Report: register u1/multiply_reg is absorbed into DSP u1/add1_reg.
DSP Report: operator u1/plusOp is absorbed into DSP u1/add1_reg.
DSP Report: operator u1/multOp is absorbed into DSP u1/add1_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 673.109 ; gain = 431.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Part2       | ((C:0x0) or P)+(A''*B'')' | 8      | 8      | 16     | -      | 16     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 678.691 ; gain = 437.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 678.691 ; gain = 437.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd:53]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 697.973 ; gain = 456.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.973 ; gain = 456.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.973 ; gain = 456.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.973 ; gain = 456.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.973 ; gain = 456.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.973 ; gain = 456.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.973 ; gain = 456.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |c_shift_ram_0 |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |c_shift_ram_0_bbox   |     1|
|2     |c_shift_ram_0_bbox_0 |     1|
|3     |BUFG                 |     2|
|4     |DSP48E1              |     1|
|5     |LUT2                 |     9|
|6     |LUT3                 |     8|
|7     |FDRE                 |    17|
|8     |IBUF                 |    27|
|9     |OBUF                 |    24|
+------+---------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   104|
|2     |  u1     |Part2  |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.973 ; gain = 456.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 697.973 ; gain = 138.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 697.973 ; gain = 456.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 697.973 ; gain = 462.191
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/ECE524_PRELAB4/ECE524_PRELAB4.runs/synth_1/Part3.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 697.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 21:38:46 2017...
