INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/counter_baseN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_baseN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/synch_blank.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synch_blank'
ERROR: [VRFC 10-2989] 'o_v_sync' is not declared [C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/synch_blank.vhd:83]
ERROR: [VRFC 10-9458] unit 'synch_blank_arch' is ignored due to previous errors [C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/synch_blank.vhd:70]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/synch_blank.vhd' is ignored due to errors
