ModuleName week04first02
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 96 ,X2: 192 ,Y2: 96
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 40 ,Y1: 128 ,X2: 104 ,Y2: 128
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 40 ,Y1: 104 ,X2: 72 ,Y2: 104
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 72 ,Y1: 64 ,X2: 304 ,Y2: 64
Edge X1: 72 ,Y1: 64 ,X2: 72 ,Y2: 88
Edge X1: 304 ,Y1: 64 ,X2: 304 ,Y2: 80
Edge X1: 304 ,Y1: 80 ,X2: 336 ,Y2: 80
Edge X1: 336 ,Y1: 80 ,X2: 336 ,Y2: 96
Edge X1: 304 ,Y1: 96 ,X2: 336 ,Y2: 96
Edge X1: 336 ,Y1: 96 ,X2: 376 ,Y2: 96
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 152 ,Y1: 144 ,X2: 192 ,Y2: 144
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 152 ,Y1: 192 ,X2: 248 ,Y2: 192
End
Branches
End
End
Ports
Port Left: 40 Top: 128 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 40 Top: 104 ,Orientation: 0
Portname: Din ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 376 Top: 96 ,Orientation: 0
Portname: Qout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 152 Top: 144 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 152 Top: 192 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 216 Top: 88
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 72 Top: 72
Name: s1
LibraryName: PNULib
IpName: PNU_MUX2
SymbolParameters
End
End
Texts
End
Links
End
