Library {
  Name			  "CellsLib"
  Version		  7.7
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  MaxMDLFileLineLength	  120
  Created		  "Sun Dec 13 18:45:46 2009"
  Creator		  "jpalma"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "jpalma"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Jun 18 15:36:16 2012"
  RTWModifiedTimeStamp	  261934565
  ModelVersionFormat	  "1.%<AutoIncrement:886>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.11.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.11.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.11.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.11.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.11.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.11.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.11.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.11.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.11.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      FunctionExecutionProfile off
	      CodeExecutionProfiling  off
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 400, 210, 1280, 840 ] 
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      OutDataTypeStr	      "Inherit: auto"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      BusSelector
      OutputAsBus	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      HitCross
      HitCrossingOffset	      "0"
      HitCrossingDirection    "either"
      ShowOutputPort	      on
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      MATLABFcn
      MATLABFcn		      "sin"
      OutputDimensions	      "-1"
      OutputSignalType	      "auto"
      Output1D		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
  }
  System {
    Name		    "CellsLib"
    Location		    [560, 178, 1398, 911]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "1610"
    Block {
      BlockType		      SubSystem
      Name		      "AHP Cell w InhibS"
      SID		      "1"
      Ports		      [3, 7]
      Position		      [390, 568, 575, 672]
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Soma Params [C1 V01 gNa1 ENa1 gK1 EK1 gL1 EL1 gA1 d1 L1]|Prox Dend Params [C2 V02 gL2 EL"
      "2 gA2 d2 L2]|Dist Dend Params [C3 V03 gL3 EL3 gA3 d3 L3]|fAHP Params [EfAHP gfAHP RTfAHP FTfAHP]|mAHP Params [Em"
      "AHP gmAHP RTmAHP FTmAHP]|sAHP Params [EsAHP gsAHP RTsAHP FTsAHP]|AMPA Params [EAmpa gAmpa RTampa FTampa]|AMPA2 P"
      "arams [EAmpa2 gAmpa2 RTampa2 FTampa2]|GABA Params [EGaba gGaba RTgaba FTgaba]|Spike Detection Voltage Threshold"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "PSoma1=@1;PDend2=@2;PDend3=@3;PfAHP=@4;PmAHP=@5;PsAHP=@6;PAmpa=@7;PAmpa2=@8;PGaba=@9;spikeT"
      "hreshold=@10;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[1 -65 45 50 16 -100 0.1 -65 0.28 0.1 0.15]|[1 -65 0.03 -65 0.28 0.06 0.4]|[1 -65 0.03 -6"
      "5 0.28 0.06 0.5]|[-65 0.8 0.1 2.0]|[-97 0.04 18 164]|[-100 0.02 225 2200]|[0 2 0.76 6.5]|[0 0.2 0.76 6.5]|[-90 2"
      " 0.76 6.5]|10"
      System {
	Name			"AHP Cell w InhibS"
	Location		[49, 135, 1353, 939]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "SpikesS1"
	  SID			  "2"
	  Position		  [65, 253, 95, 267]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SpikesS2"
	  SID			  "3"
	  Position		  [65, 603, 95, 617]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "SpikesS3"
	  SID			  "4"
	  Position		  [75, 453, 105, 467]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\"AMPA\" CompoundDiffSynapse1"
	  SID			  "5"
	  Ports			  [2, 3]
	  Position		  [155, 232, 325, 348]
	  BackgroundColor	  "[0.901961, 1.000000, 0.901961]"
	  LibraryVersion	  "1.83"
	  FontName		  "Arial"
	  SourceBlock		  "SynapsesLib/CompoundDiffSynapse"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EZ			  "PAmpa(1)"
	  gZ			  "PAmpa(2)"
	  tauRZ			  "PAmpa(3)"
	  tauFZ			  "PAmpa(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\"AMPA\" DoubleExpSynapses"
	  SID			  "6"
	  Ports			  [2, 2]
	  Position		  [155, 434, 325, 541]
	  LibraryVersion	  "1.83"
	  SourceBlock		  "SynapsesLib/DoubleExpSynapse"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EZ			  "PAmpa2(1)"
	  gZ			  "PAmpa2(2)"
	  tauRZ			  "PAmpa2(3)"
	  tauFZ			  "PAmpa2(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\"GABA\" CompoundDiffSynapse2"
	  SID			  "7"
	  Ports			  [2, 3]
	  Position		  [150, 582, 320, 698]
	  BackgroundColor	  "[0.901961, 1.000000, 0.901961]"
	  LibraryVersion	  "1.83"
	  FontName		  "Arial"
	  SourceBlock		  "SynapsesLib/CompoundDiffSynapse"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EZ			  "PGaba(1)"
	  gZ			  "PGaba(2)"
	  tauRZ			  "PGaba(3)"
	  tauFZ			  "PGaba(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "3AHPCurrents-Kstyle"
	  SID			  "8"
	  Ports			  [2, 3]
	  Position		  [855, 391, 995, 469]
	  BlockMirror		  on
	  BackgroundColor	  "[0.925490, 1.000000, 0.941176]"
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/3AHPCurrents-Kstyle"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EfAHP			  "PfAHP(1)"
	  gfAHP			  "PfAHP(2)"
	  tauRfAHP		  "PfAHP(3)"
	  tauFfAHP		  "PfAHP(4)"
	  EmAHP			  "PmAHP(1)"
	  gmAHP			  "PmAHP(2)"
	  tauRmAHP		  "PmAHP(3)"
	  tauFmAHP		  "PmAHP(4)"
	  EsAHP			  "PsAHP(1)"
	  gsAHP			  "PsAHP(2)"
	  tauRsAHP		  "PsAHP(3)"
	  tauFsAHP		  "PsAHP(4)"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "9"
	  Ports			  [2, 1]
	  Position		  [375, 300, 385, 335]
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "10"
	  Ports			  [2, 3]
	  Position		  [435, 234, 550, 336]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend3(1)"
	  V0			  "PDend3(2)"
	  gA			  "PDend3(5)"
	  d			  "PDend3(6)"
	  L			  "PDend3(7)"
	  gL			  "PDend3(3)"
	  EL			  "PDend3(4)"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "11"
	  Ports			  [3, 1]
	  Position		  [385, 381, 390, 419]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [680, 483, 685, 512]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "13"
	  Ports			  [3, 1]
	  Position		  [365, 696, 370, 734]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux3"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [370, 507, 375, 538]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux4"
	  SID			  "15"
	  Ports			  [2, 1]
	  Position		  [870, 513, 875, 542]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ProximalDendrite"
	  SID			  "16"
	  Ports			  [3, 3]
	  Position		  [615, 233, 755, 347]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend2(1)"
	  V0			  "PDend2(2)"
	  gA			  "PDend2(5)"
	  d			  "PDend2(6)"
	  L			  "PDend2(7)"
	  gL			  "PDend2(3)"
	  EL			  "PDend2(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soma"
	  SID			  "17"
	  Ports			  [2, 5]
	  Position		  [855, 236, 1000, 354]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/ActiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PSoma1(1)"
	  V0			  "PSoma1(2)"
	  gA			  "PSoma1(9)"
	  d			  "PSoma1(10)"
	  L			  "PSoma1(11)"
	  gNa			  "PSoma1(3)"
	  ENa			  "PSoma1(4)"
	  gK			  "PSoma1(5)"
	  EK			  "PSoma1(6)"
	  gL			  "PSoma1(7)"
	  EL			  "PSoma1(8)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "18"
	  Ports			  [1, 1]
	  Position		  [1050, 262, 1120, 328]
	  LibraryVersion	  "1.319"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TgISynapse1"
	  SID			  "19"
	  Position		  [415, 393, 445, 407]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TgISynapse2"
	  SID			  "20"
	  Position		  [390, 708, 420, 722]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "VDendrite"
	  SID			  "21"
	  Position		  [705, 493, 735, 507]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "VSoma"
	  SID			  "22"
	  Position		  [1170, 443, 1200, 457]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "gIAHP"
	  SID			  "23"
	  Position		  [910, 523, 940, 537]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "SpikesAxon"
	  SID			  "24"
	  Position		  [1165, 288, 1195, 302]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "gISynapse3"
	  SID			  "25"
	  Position		  [400, 518, 430, 532]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "VDendrite"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse1"
	  SrcPort		  1
	  Points		  [10, 0; 0, 140]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "TgISynapse1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse1"
	  SrcPort		  3
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [15, 0; 0, -20]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse1"
	  SrcPort		  2
	  Points		  [5, 0; 0, 110]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SpikesS1"
	  SrcPort		  1
	  DstBlock		  "\"AMPA\" CompoundDiffSynapse1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "3AHPCurrents-Kstyle"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SpikesAxon"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [10, 0; 0, 50; 15, 0]
	  Branch {
	    Points		    [0, -70; -430, 0]
	    DstBlock		    "ProximalDendrite"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, 0; 0, 155]
	      Branch {
		DstBlock		"3AHPCurrents-Kstyle"
		DstPort			2
	      }
	      Branch {
		DstBlock		"VSoma"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Spike Detection"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "ProximalDendrite"
	  SrcPort		  1
	  Points		  [0, 40; 5, 0]
	  Branch {
	    Points		    [0, 105; -105, 0; 0, 110]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [75, 0]
	      DstBlock		      "Soma"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -80; -345, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [0, 45; 15, 0]
	  Branch {
	    Points		    [0, 195]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    Branch {
	      DstBlock		      "ProximalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -30; -430, 0; 0, 100]
	      Branch {
		DstBlock		"\"AMPA\" CompoundDiffSynapse1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 195]
		Branch {
		  Points		  [0, 155]
		  DstBlock		  "\"GABA\" CompoundDiffSynapse2"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "\"AMPA\" DoubleExpSynapses"
		  DstPort		  2
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "SpikesS2"
	  SrcPort		  1
	  DstBlock		  "\"GABA\" CompoundDiffSynapse2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "TgISynapse2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"GABA\" CompoundDiffSynapse2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 105]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"GABA\" CompoundDiffSynapse2"
	  SrcPort		  2
	  Points		  [10, 0; 0, 75]
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "\"GABA\" CompoundDiffSynapse2"
	  SrcPort		  3
	  Points		  [5, 0]
	  Branch {
	    Points		    [270, 0]
	    DstBlock		    "ProximalDendrite"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 45]
	    DstBlock		    "Mux2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "3AHPCurrents-Kstyle"
	  SrcPort		  1
	  Points		  [-10, 0]
	  DstBlock		  "Soma"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SpikesS3"
	  SrcPort		  1
	  DstBlock		  "\"AMPA\" DoubleExpSynapses"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "gISynapse3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" DoubleExpSynapses"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" DoubleExpSynapses"
	  SrcPort		  2
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Mux3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -185]
	    DstBlock		    "Add"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "DistalDendrite"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "gIAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3AHPCurrents-Kstyle"
	  SrcPort		  3
	  Points		  [-10, 0; 0, 65]
	  DstBlock		  "Mux4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3AHPCurrents-Kstyle"
	  SrcPort		  2
	  Points		  [-15, 0; 0, 105]
	  DstBlock		  "Mux4"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Inputs"
	  Position		  [76, 207]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Outputs"
	  Position		  [1181, 222]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [926, 77]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendritic Tree"
	  Position		  [581, 82]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Synaptic"
	  Position		  [236, 87]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "g_{ampa} = ..."
	  Position		  [246, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [941, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_p/dt = ..."
	  Position		  [696, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [481, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Basic 2C"
      SID		      "858"
      Ports		      [1, 3]
      Position		      [110, 312, 225, 388]
      AttributesFormatString  "%<AncestorBlock>"
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Soma Params [C1 V01 gNa1 ENa1 gK1 EK1 gL1 EL1 gA1 d1 L1]|Dend Params [C2 V02 gL2 EL2 gA2"
      " d2 L2]|Spike Detection Voltage Threshold"
      MaskStyleString	      "edit,edit,edit"
      MaskVariables	      "PSoma1=@1;PDend2=@2;spikeThreshold=@3;"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[1 -65 45 50 16 -100 0.1 -65 0.28 0.1 0.15]|[1 -65 0.03 -65 0.28 0.06 0.4]|10"
      System {
	Name			"Basic 2C"
	Location		[138, 441, 1080, 941]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Isyn"
	  SID			  "859"
	  Position		  [255, 343, 285, 357]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  BusCreator
	  Name			  "Bus\nCreator"
	  SID			  "1245"
	  Ports			  [2, 1]
	  Position		  [286, 170, 719, 175]
	  BlockRotation		  270
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  BusCreator
	  Name			  "Bus\nCreator1"
	  SID			  "1246"
	  Ports			  [4, 1]
	  Position		  [620, 219, 625, 286]
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  BusSelector
	  Name			  "Bus\nSelector"
	  SID			  "1244"
	  Ports			  [1, 2]
	  Position		  [160, 320, 555, 325]
	  BlockRotation		  270
	  ShowName		  off
	  OutputSignals		  "signal1,signal2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "861"
	  Ports			  [2, 3]
	  Position		  [275, 211, 390, 289]
	  BackgroundColor	  "green"
	  LibraryVersion	  "1.399"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  C			  "PDend2(1)"
	  V0			  "PDend2(2)"
	  gA			  "PDend2(5)"
	  d			  "PDend2(6)"
	  L			  "PDend2(7)"
	  gL			  "PDend2(3)"
	  EL			  "PDend2(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soma"
	  SID			  "865"
	  Ports			  [2, 5]
	  Position		  [475, 205, 595, 285]
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.399"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/ActiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  C			  "PSoma1(1)"
	  V0			  "PSoma1(2)"
	  gA			  "PSoma1(9)"
	  d			  "PSoma1(10)"
	  L			  "PSoma1(11)"
	  gNa			  "PSoma1(3)"
	  ENa			  "PSoma1(4)"
	  gK			  "PSoma1(5)"
	  EK			  "PSoma1(6)"
	  gL			  "PSoma1(7)"
	  EL			  "PSoma1(8)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "866"
	  Ports			  [1, 1]
	  Position		  [710, 197, 780, 263]
	  LibraryVersion	  "1.322"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "867"
	  Position		  [820, 223, 850, 237]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v"
	  SID			  "868"
	  Position		  [515, 148, 545, 162]
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Is"
	  SID			  "869"
	  Position		  [645, 248, 675, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Soma"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Bus\nCreator"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [60, 0; 0, 15]
	    DstBlock		    "Spike Detection"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      Points		      [0, 5; -350, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Bus\nCreator"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  DstBlock		  "spike"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Isyn"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "Bus\nSelector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  2
	  DstBlock		  "Bus\nCreator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  3
	  DstBlock		  "Bus\nCreator1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  4
	  DstBlock		  "Bus\nCreator1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  5
	  DstBlock		  "Bus\nCreator1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Bus\nCreator1"
	  SrcPort		  1
	  DstBlock		  "Is"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  2
	  Points		  [0, -50]
	  DstBlock		  "Soma"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Bus\nCreator"
	  SrcPort		  1
	  DstBlock		  "v"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bus\nSelector"
	  SrcPort		  1
	  DstBlock		  "DistalDendrite"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [581, 72]
	  ForegroundColor	  "lightBlue"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [586, 122]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [386, 127]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendrite"
	  Position		  [381, 77]
	  ForegroundColor	  "green"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Basic 3C"
      SID		      "472"
      Ports		      [1, 3]
      Position		      [250, 312, 365, 388]
      AttributesFormatString  "%<AncestorBlock>"
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Soma Params [C1 V01 gNa1 ENa1 gK1 EK1 gL1 EL1 gA1 d1 L1]|Prox Dend Params [C2 V02 gL2 EL"
      "2 gA2 d2 L2]|Dist Dend Params [C3 V03 gL3 EL3 gA3 d3 L3]|Spike Detection Voltage Threshold"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskVariables	      "PSoma1=@1;PDend2=@2;PDend3=@3;spikeThreshold=@4;"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[1 -65 45 50 16 -100 0.1 -65 0.28 0.1 0.15]|[1 -65 0.03 -65 0.28 0.06 0.4]|[1 -65 0.03 -6"
      "5 0.28 0.06 0.5]|10"
      System {
	Name			"Basic 3C"
	Location		[709, 164, 1609, 629]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Isyn"
	  SID			  "473"
	  Position		  [255, 358, 285, 372]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "476"
	  Ports			  [1, 3]
	  Position		  [84, 330, 516, 335]
	  BlockRotation		  270
	  ForegroundColor	  "gray"
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "477"
	  Ports			  [2, 3]
	  Position		  [170, 211, 285, 289]
	  BackgroundColor	  "green"
	  LibraryVersion	  "1.398"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  C			  "PDend3(1)"
	  V0			  "PDend3(2)"
	  gA			  "PDend3(5)"
	  d			  "PDend3(6)"
	  L			  "PDend3(7)"
	  gL			  "PDend3(3)"
	  EL			  "PDend3(4)"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "478"
	  Ports			  [4, 1]
	  Position		  [610, 226, 615, 279]
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "479"
	  Ports			  [3, 1]
	  Position		  [225, 165, 685, 170]
	  BlockRotation		  270
	  ForegroundColor	  "gray"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ProximalDendrite"
	  SID			  "480"
	  Ports			  [3, 3]
	  Position		  [325, 211, 440, 289]
	  BackgroundColor	  "green"
	  LibraryVersion	  "1.398"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  C			  "PDend2(1)"
	  V0			  "PDend2(2)"
	  gA			  "PDend2(5)"
	  d			  "PDend2(6)"
	  L			  "PDend2(7)"
	  gL			  "PDend2(3)"
	  EL			  "PDend2(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soma"
	  SID			  "481"
	  Ports			  [2, 5]
	  Position		  [475, 205, 595, 285]
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.398"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/ActiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  C			  "PSoma1(1)"
	  V0			  "PSoma1(2)"
	  gA			  "PSoma1(9)"
	  d			  "PSoma1(10)"
	  L			  "PSoma1(11)"
	  gNa			  "PSoma1(3)"
	  ENa			  "PSoma1(4)"
	  gK			  "PSoma1(5)"
	  EK			  "PSoma1(6)"
	  gL			  "PSoma1(7)"
	  EL			  "PSoma1(8)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "482"
	  Ports			  [1, 1]
	  Position		  [710, 212, 780, 278]
	  LibraryVersion	  "1.322"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "483"
	  Position		  [820, 238, 850, 252]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v"
	  SID			  "484"
	  Position		  [490, 148, 520, 162]
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Is"
	  SID			  "485"
	  Position		  [630, 248, 660, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "v"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [5, 0; 0, -60]
	  DstBlock		  "Soma"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [0, -50]
	  DstBlock		  "ProximalDendrite"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Is"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  5
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  4
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  3
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  DstBlock		  "DistalDendrite"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Isyn"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ProximalDendrite"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -40]
	    Branch {
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [-300, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Soma"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  DstBlock		  "spike"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -20]
	    Branch {
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [-300, 0]
	      DstBlock		      "ProximalDendrite"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [60, 0; 0, 30]
	    DstBlock		    "Spike Detection"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "ProximalDendrite"
	    DstPort		    1
	  }
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [206, 132]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_p/dt = ..."
	  Position		  [391, 127]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [586, 122]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendritic Tree"
	  Position		  [291, 77]
	  ForegroundColor	  "green"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [581, 72]
	  ForegroundColor	  "lightBlue"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Ca-Dyn AHP Cell"
      SID		      "128"
      Ports		      [3, 7]
      Position		      [130, 421, 255, 529]
      LibraryVersion	      "1.437"
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Capacitance|Initial Voltage|Spike Detection Voltage Threshold|Axial Conductance|Diameter"
      "|Length|Sodium Conductance|Sodium Equilibrium Potential|Potassium Conductance|Potassium Equilibrium Potential|Le"
      "ak Conductance|Leak Equilibrium Potential|BK Conductance|BK Equilibrium Potential|K(A) Conductance|K(A) Equilibr"
      "ium Potential|SK Conductance|SK Equilibrium Potential|K(M) Conductance|K(M) Equilibrium Potential|sAHP Conductan"
      "ce|sAHP Equilibrium Potential|V sAHP Conductance|V sAHP Equilibrium Potential|Capacitance|Initial Voltage|Leak C"
      "onductance|Leak Equilibrium Potential|Axial Conductance|Diameter|Length|Capacitance|Initial Voltage|Leak Conduct"
      "ance|Leak Equilibrium Potential|Axial Conductance|Diameter|Length|Conductance|Equilibrium Potential|Rise Time|Fa"
      "ll Time"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      ",edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,e"
      "dit,edit"
      MaskVariables	      "C1=@1;V01=@2;spikeThreshold=@3;gA1=@4;d1=@5;L1=@6;gNa1=@7;ENa1=@8;gK1=@9;EK1=@10;gL1=@11;EL"
      "1=@12;gBK1=@13;EBK1=@14;gKA=@15;EKA=@16;gSK1=@17;ESK1=@18;gKM=@19;EKM=@20;gsAHP1=@21;EsAHP1=@22;gvsAHP=@23;EvsAH"
      "P=@24;C2=@25;V02=@26;gL2=@27;EL2=@28;gA2=@29;d2=@30;L2=@31;C3=@32;V03=@33;gL3=@34;EL3=@35;gA3=@36;d3=@37;L3=@38;"
      "gampa=@39;Eampa=@40;RTampa=@41;FTampa=@42;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
      "n,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|-65|10|0.28|0.1|0.15|45|50|16|-100|0.1|-65|4.0|-65|0.5|-100|0.08|-97|0.1|-97|0.025|-100"
      "|0.1|-100|1|-65|0.03|-65|0.28|0.06|0.4|1|-65|0.03|-65|0.28|0.06|0.5|1|0|0.76|6.5"
      MaskTabNameString	      " Soma Base, Soma Base, Soma Base, Soma Base, Soma Base, Soma Base,Currents,Currents,Cur"
      "rents,Currents,Currents,Currents,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,Prox,Prox,Prox,Prox,Prox,Prox,P"
      "rox,Dist,Dist,Dist,Dist,Dist,Dist,Dist,AMPA,AMPA,AMPA,AMPA"
      System {
	Name			"Ca-Dyn AHP Cell"
	Location		[209, 108, 1538, 952]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "s1"
	  SID			  "129"
	  Position		  [95, 203, 125, 217]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Idist"
	  SID			  "335"
	  Position		  [95, 293, 125, 307]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Iprox"
	  SID			  "130"
	  Position		  [95, 323, 125, 337]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\"AMPA\" CompoundDiffSynapse"
	  SID			  "131"
	  Ports			  [2, 3]
	  Position		  [175, 183, 305, 277]
	  BackgroundColor	  "[0.901961, 1.000000, 0.901961]"
	  LibraryVersion	  "1.83"
	  FontName		  "Arial"
	  SourceBlock		  "SynapsesLib/CompoundDiffSynapse"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EZ			  "Eampa"
	  gZ			  "gampa"
	  tauRZ			  "RTampa"
	  tauFZ			  "FTampa"
	}
	Block {
	  BlockType		  Reference
	  Name			  "A Current, IKA"
	  SID			  "314"
	  Ports			  [1, 1]
	  Position		  [530, 630, 615, 680]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/A Current, IKA"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EKA			  "EKA"
	  gKA			  "gKA"
	  m_a			  "KAm_alpha"
	  m_b			  "KAm_beta"
	  h_a			  "KAh_alpha"
	  h_b			  "KAh_beta"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "156"
	  Ports			  [2, 1]
	  Position		  [767, 325, 803, 335]
	  BlockRotation		  270
	  NamePlacement		  "alternate"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  SID			  "275"
	  Ports			  [2, 1]
	  Position		  [675, 439, 685, 481]
	  BlockMirror		  on
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add2"
	  SID			  "306"
	  Ports			  [6, 1]
	  Position		  [555, 354, 565, 406]
	  Inputs		  "++++++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add3"
	  SID			  "307"
	  Ports			  [3, 1]
	  Position		  [1045, 349, 1055, 381]
	  BlockMirror		  on
	  Inputs		  "+++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add4"
	  SID			  "334"
	  Ports			  [2, 1]
	  Position		  [355, 242, 365, 278]
	  NamePlacement		  "alternate"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "CaK (BK) Channel"
	  SID			  "303"
	  Ports			  [2, 1]
	  Position		  [530, 421, 620, 474]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/CaK (BK) Channel"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EBK			  "EBK1"
	  gBK			  "gBK1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CaK (SK) Channel"
	  SID			  "302"
	  Ports			  [2, 1]
	  Position		  [530, 490, 620, 545]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/CaK (SK) Channel"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ESK			  "ESK1"
	  gSK			  "gSK1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CaK (sAHP) Channel"
	  SID			  "304"
	  Ports			  [2, 1]
	  Position		  [530, 561, 620, 614]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/CaK (SK) Channel"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ESK			  "EsAHP1"
	  gSK			  "gsAHP1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Cyto Ca"
	  SID			  "169"
	  Ports			  [4, 1]
	  Position		  [850, 415, 905, 495]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Diffusion Time Constant, tauDiff1|Diffusion Time Constant, tauDiff4|Recovery Time Constant, tau"
	  "A|Calcium Rest Concentration, caRest"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskVariables		  "tauDiff1=@1;tauDiff4=@2;tauA=@3;caRest=@4;"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "800|3600|80|1*10^(-6)"
	  System {
	    Name		    "Cyto Ca"
	    Location		    [544, 146, 1138, 624]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa1"
	      SID		      "252"
	      Position		      [85, 178, 115, 192]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa2"
	      SID		      "253"
	      Position		      [85, 208, 115, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa3"
	      SID		      "254"
	      Position		      [85, 238, 115, 252]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa4"
	      SID		      "204"
	      Position		      [80, 338, 110, 352]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff"
	      SID		      "205"
	      Ports		      [6, 1]
	      Position		      [180, 173, 195, 272]
	      Inputs		      "+-+-+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff1"
	      SID		      "212"
	      Ports		      [2, 1]
	      Position		      [200, 48, 215, 97]
	      Inputs		      "-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff2"
	      SID		      "294"
	      Ports		      [2, 1]
	      Position		      [180, 336, 190, 374]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "206"
	      Ports		      [1, 1]
	      Position		      [385, 121, 415, 159]
	      InitialCondition	      "caRest"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "CaRest"
	      SID		      "213"
	      Position		      [130, 73, 175, 97]
	      Value		      "caRest"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "207"
	      Ports		      [3, 1]
	      Position		      [340, 113, 360, 167]
	      Inputs		      "+++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "ta"
	      SID		      "208"
	      Position		      [235, 56, 285, 94]
	      Gain		      "1/tauA"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff"
	      SID		      "209"
	      Position		      [215, 202, 290, 248]
	      Gain		      "1/tauDiff1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff4"
	      SID		      "293"
	      Position		      [215, 317, 290, 363]
	      Gain		      "1/tauDiff4"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "211"
	      Position		      [485, 133, 515, 147]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "tdiff"
	      SrcPort		      1
	      Points		      [10, 0; 0, -85]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CaDiff"
	      SrcPort		      1
	      DstBlock		      "tdiff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -110; -265, 0; 0, 30]
		DstBlock		"CaDiff1"
		DstPort			1
	      }
	      Branch {
		Points			[10, 0]
		Branch {
		  DstBlock		  "[Ca]"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 250; -290, 0; 0, -25]
		  Branch {
		    DstBlock		    "CaDiff2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -105]
		    Branch {
		    DstBlock		    "CaDiff"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "CaDiff"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "CaDiff"
		    DstPort		    2
		    }
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaRest"
	      SrcPort		      1
	      DstBlock		      "CaDiff1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CaDiff1"
	      SrcPort		      1
	      DstBlock		      "ta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ta"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa1"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa2"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "AdjCa3"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "CaDiff2"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "tdiff4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tdiff4"
	      SrcPort		      1
	      Points		      [15, 0; 0, -180]
	      DstBlock		      "Sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "AdjCa4"
	      SrcPort		      1
	      DstBlock		      "CaDiff2"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "133"
	  Ports			  [2, 3]
	  Position		  [390, 186, 510, 284]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "C3"
	  V0			  "V03"
	  gA			  "gA3"
	  d			  "d3"
	  L			  "L3"
	  gL			  "gL3"
	  EL			  "EL3"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "276"
	  Position		  [710, 415, 745, 445]
	  BlockMirror		  on
	  Gain			  "0.5"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  SID			  "277"
	  Position		  [710, 460, 745, 490]
	  BlockMirror		  on
	  Gain			  "0.5"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "L Ca"
	  SID			  "161"
	  Ports			  [2, 1]
	  Position		  [1000, 429, 1055, 476]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "f|d|a"
	  MaskStyleString	  "edit,edit,edit"
	  MaskVariables		  "f=@1;d=@2;a=@3;"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10000/(69843)|800|1/120"
	  System {
	    Name		    "L Ca"
	    Location		    [894, 513, 1432, 828]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ICa"
	      SID		      "162"
	      Position		      [35, 58, 65, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa"
	      SID		      "165"
	      Position		      [35, 133, 65, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff"
	      SID		      "168"
	      Ports		      [2, 1]
	      Position		      [130, 127, 145, 183]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "158"
	      Ports		      [1, 1]
	      Position		      [310, 60, 355, 100]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "159"
	      Ports		      [3, 1]
	      Position		      [245, 54, 260, 106]
	      Inputs		      "+-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "a"
	      SID		      "166"
	      Position		      [260, 121, 305, 149]
	      BlockMirror	      on
	      Gain		      "a"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d"
	      SID		      "167"
	      Position		      [190, 141, 225, 169]
	      Gain		      "1/d"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "f"
	      SID		      "160"
	      Position		      [120, 50, 150, 80]
	      Gain		      "f"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "164"
	      Position		      [460, 73, 490, 87]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ICa"
	      SrcPort		      1
	      DstBlock		      "f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -55]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"[Ca]"
		DstPort			1
	      }
	      Branch {
		Points			[-5, 0; 0, 55]
		Branch {
		  DstBlock		  "a"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 65; -280, 0; 0, -30]
		  DstBlock		  "CaDiff"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "AdjCa"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff"
	      SrcPort		      1
	      DstBlock		      "d"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "L-type Ca"
	  SID			  "227"
	  Ports			  [2, 1]
	  Position		  [1105, 412, 1160, 463]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/L-type Ca Current , ICaL"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ECaL			  "130"
	  gCaL			  "0.00006"
	  m_e			  "caLm_infin2"
	  m_t			  "cam_tau2"
	  h_e			  "caLh_infin2"
	  h_t			  "cah_tau2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "M Current, IKM"
	  SID			  "313"
	  Ports			  [1, 1]
	  Position		  [530, 696, 615, 744]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/M Current, IKM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EK			  "EKM"
	  gK			  "gKM"
	  m_a			  "kMm_alpha"
	  m_b			  "kMm_beta"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "134"
	  Ports			  [3, 1]
	  Position		  [345, 342, 350, 368]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "135"
	  Ports			  [2, 1]
	  Position		  [605, 322, 610, 338]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "308"
	  Ports			  [6, 1]
	  Position		  [470, 335, 475, 370]
	  BlockMirror		  on
	  ShowName		  off
	  Inputs		  "6"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux3"
	  SID			  "182"
	  Ports			  [5, 1]
	  Position		  [770, 510, 775, 560]
	  BlockMirror		  on
	  ShowName		  off
	  Inputs		  "5"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux4"
	  SID			  "309"
	  Ports			  [3, 1]
	  Position		  [1130, 352, 1135, 378]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "N Ca"
	  SID			  "178"
	  Ports			  [3, 1]
	  Position		  [1000, 498, 1055, 542]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "f|d1|d2|a"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskVariables		  "f=@1;d1=@2;d2=@3;a=@4;"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10000/(69843)|800|3600|1/360"
	  System {
	    Name		    "N Ca"
	    Location		    [894, 513, 1432, 828]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ICa"
	      SID		      "185"
	      Position		      [35, 58, 65, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa1"
	      SID		      "186"
	      Position		      [35, 123, 65, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa2"
	      SID		      "270"
	      Position		      [35, 193, 65, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff"
	      SID		      "187"
	      Ports		      [2, 1]
	      Position		      [140, 119, 150, 166]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff1"
	      SID		      "279"
	      Ports		      [2, 1]
	      Position		      [140, 188, 150, 232]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "188"
	      Ports		      [1, 1]
	      Position		      [330, 70, 355, 110]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "189"
	      Ports		      [4, 1]
	      Position		      [245, 61, 260, 114]
	      Inputs		      "+-++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "a"
	      SID		      "190"
	      Position		      [260, 16, 305, 44]
	      BlockMirror	      on
	      Gain		      "a"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d"
	      SID		      "191"
	      Position		      [175, 122, 220, 158]
	      Gain		      "1/d1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d1"
	      SID		      "280"
	      Position		      [175, 196, 220, 224]
	      Gain		      "1/d2"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "f"
	      SID		      "192"
	      Position		      [120, 50, 150, 80]
	      Gain		      "f"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "193"
	      Position		      [460, 83, 490, 97]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, -45]
	      DstBlock		      "Sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CaDiff"
	      SrcPort		      1
	      DstBlock		      "d"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa1"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [20, 0; 0, 0]
	      Branch {
		Points			[0, 0]
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "a"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 90]
		  Branch {
		    Points		    [-265, 0; 0, -30]
		    DstBlock		    "CaDiff"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 85; -265, 0; 0, -45]
		    DstBlock		    "CaDiff1"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		Points			[0, 0]
		DstBlock		"[Ca]"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [-45, 0; 0, 50]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ICa"
	      SrcPort		      1
	      DstBlock		      "f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa2"
	      SrcPort		      1
	      DstBlock		      "CaDiff1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff1"
	      SrcPort		      1
	      DstBlock		      "d1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Sum"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "N-type Ca"
	  SID			  "233"
	  Ports			  [2, 1]
	  Position		  [1105, 493, 1160, 542]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/N-type Ca Current, ICaN"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ECaN			  "130"
	  gCaN			  "0.00005"
	  m_e			  "caNm_infin2"
	  m_t			  "cam_tau2"
	  h_e			  "caNh_infin2"
	  h_t			  "cah_tau2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "P Ca"
	  SID			  "179"
	  Ports			  [3, 1]
	  Position		  [995, 573, 1055, 617]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "f|d1|d2|a"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskVariables		  "f=@1;d1=@2;d2=@3;a=@4;"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10000/(69843)|800|3600|1/60"
	  System {
	    Name		    "P Ca"
	    Location		    [894, 513, 1432, 828]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ICa"
	      SID		      "194"
	      Position		      [30, 53, 60, 67]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa1"
	      SID		      "287"
	      Position		      [30, 128, 60, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa2"
	      SID		      "288"
	      Position		      [30, 198, 60, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff1"
	      SID		      "289"
	      Ports		      [2, 1]
	      Position		      [135, 124, 145, 171]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff2"
	      SID		      "290"
	      Ports		      [2, 1]
	      Position		      [135, 193, 145, 237]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "197"
	      Ports		      [1, 1]
	      Position		      [325, 60, 350, 100]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "198"
	      Ports		      [4, 1]
	      Position		      [260, 56, 275, 109]
	      Inputs		      "+-++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "a"
	      SID		      "199"
	      Position		      [260, 16, 305, 44]
	      BlockMirror	      on
	      Gain		      "a"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d1"
	      SID		      "291"
	      Position		      [170, 127, 215, 163]
	      Gain		      "1/d1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d2"
	      SID		      "292"
	      Position		      [170, 201, 215, 229]
	      Gain		      "1/d2"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "f"
	      SID		      "201"
	      Position		      [115, 45, 145, 75]
	      Gain		      "f"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "202"
	      Position		      [460, 73, 490, 87]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -55]
	      DstBlock		      "Sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"a"
		DstPort			1
	      }
	      Branch {
		Points			[35, 0]
		Branch {
		  DstBlock		  "[Ca]"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 175; -310, 0; 0, -30]
		  Branch {
		    Points		    [0, -65]
		    DstBlock		    "CaDiff1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "CaDiff2"
		    DstPort		    2
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [-45, 0; 0, 45]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ICa"
	      SrcPort		      1
	      DstBlock		      "f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff1"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "d1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa1"
	      SrcPort		      1
	      DstBlock		      "CaDiff1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa2"
	      SrcPort		      1
	      DstBlock		      "CaDiff2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff2"
	      SrcPort		      1
	      DstBlock		      "d2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d2"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "Sum"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "P-type Ca"
	  SID			  "229"
	  Ports			  [2, 1]
	  Position		  [1105, 568, 1160, 617]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/P-type Ca Current, ICaP"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ECaP			  "130"
	  gCaP			  "0.00009"
	  m_e			  "caPm_infin2"
	  m_t			  "cam_tau2"
	  h_e			  "caPh_infin2"
	  h_t			  "cah_tau2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ProximalDendrite"
	  SID			  "136"
	  Ports			  [3, 3]
	  Position		  [580, 187, 710, 283]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "C2"
	  V0			  "V02"
	  gA			  "gA2"
	  d			  "d2"
	  L			  "L2"
	  gL			  "gL2"
	  EL			  "EL2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Slow Ca"
	  SID			  "255"
	  Ports			  [3, 1]
	  Position		  [875, 574, 930, 616]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Diffusion Time Constant, tauDiff1|Diffusion Time Constant, tauDiff2|Diffusion Time Constant, ta"
	  "uDiff3"
	  MaskStyleString	  "edit,edit,edit"
	  MaskVariables		  "tauDiff1=@1;tauDiff2=@2;tauDiff3=@3;"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3600|3600|3600"
	  System {
	    Name		    "Slow Ca"
	    Location		    [544, 146, 1148, 549]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa1"
	      SID		      "257"
	      Position		      [50, 108, 80, 122]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa2"
	      SID		      "258"
	      Position		      [50, 163, 80, 177]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa3"
	      SID		      "259"
	      Position		      [50, 218, 80, 232]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff1"
	      SID		      "261"
	      Ports		      [2, 1]
	      Position		      [145, 106, 155, 139]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff2"
	      SID		      "281"
	      Ports		      [2, 1]
	      Position		      [145, 161, 155, 194]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff3"
	      SID		      "282"
	      Ports		      [2, 1]
	      Position		      [145, 216, 155, 249]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "263"
	      Ports		      [1, 1]
	      Position		      [375, 116, 405, 154]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "sum"
	      SID		      "284"
	      Ports		      [3, 1]
	      Position		      [315, 118, 325, 152]
	      Inputs		      "+++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff1"
	      SID		      "268"
	      Position		      [200, 102, 280, 148]
	      Gain		      "1/tauDiff1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff2"
	      SID		      "285"
	      Position		      [200, 157, 280, 203]
	      Gain		      "1/tauDiff2"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff3"
	      SID		      "286"
	      Position		      [200, 212, 280, 258]
	      Gain		      "1/tauDiff3"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "269"
	      Position		      [465, 128, 495, 142]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "AdjCa1"
	      SrcPort		      1
	      DstBlock		      "CaDiff1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		DstBlock		"[Ca]"
		DstPort			1
	      }
	      Branch {
		Points			[0, 150; -320, 0; 0, -45]
		Branch {
		  Points		  [0, -55]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "CaDiff1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "CaDiff2"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "CaDiff3"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "AdjCa2"
	      SrcPort		      1
	      DstBlock		      "CaDiff2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa3"
	      SrcPort		      1
	      DstBlock		      "CaDiff3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff1"
	      SrcPort		      1
	      DstBlock		      "tdiff1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff2"
	      SrcPort		      1
	      DstBlock		      "tdiff2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff3"
	      SrcPort		      1
	      DstBlock		      "tdiff3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tdiff1"
	      SrcPort		      1
	      DstBlock		      "sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tdiff2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -45]
	      DstBlock		      "sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "tdiff3"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "sum"
	      SrcPort		      1
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soma"
	  SID			  "137"
	  Ports			  [2, 5]
	  Position		  [800, 190, 915, 290]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/ActiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "C1"
	  V0			  "V01"
	  gA			  "gA1"
	  d			  "d1"
	  L			  "L1"
	  gNa			  "gNa1"
	  ENa			  "ENa1"
	  gK			  "gK1"
	  EK			  "EK1"
	  gL			  "gL1"
	  EL			  "EL1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "138"
	  Ports			  [1, 1]
	  Position		  [1065, 192, 1135, 258]
	  LibraryVersion	  "1.321"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Reference
	  Name			  "V-gated sAHP, IvsAHP"
	  SID			  "312"
	  Ports			  [2, 1]
	  Position		  [530, 760, 615, 815]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/V-gated sAHP, IvsAHP"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EvsAHP		  "EvsAHP"
	  gvsAHP		  "gvsAHP"
	  RvsAHP		  "225"
	  FvsAHP		  "2400"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TgI_s1"
	  SID			  "139"
	  Position		  [370, 349, 395, 361]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Vdend"
	  SID			  "140"
	  Position		  [630, 323, 660, 337]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Vsoma"
	  SID			  "141"
	  Position		  [1170, 293, 1200, 307]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "143"
	  Position		  [1170, 218, 1200, 232]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ICa"
	  SID			  "173"
	  Position		  [1150, 358, 1170, 372]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "[Ca]"
	  SID			  "172"
	  Position		  [715, 523, 745, 537]
	  BlockMirror		  on
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IAHP"
	  SID			  "142"
	  Position		  [425, 348, 445, 362]
	  BlockMirror		  on
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Vdend"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse"
	  SrcPort		  1
	  Points		  [20, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "TgI_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse"
	  SrcPort		  3
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "Add4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Iprox"
	  SrcPort		  1
	  Points		  [435, 0]
	  DstBlock		  "ProximalDendrite"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse"
	  SrcPort		  2
	  Points		  [0, 125]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "s1"
	  SrcPort		  1
	  DstBlock		  "\"AMPA\" CompoundDiffSynapse"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "spike"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 40; 95, 0; 0, 510]
	    DstBlock		    "V-gated sAHP, IvsAHP"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ProximalDendrite"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25]
	  Branch {
	    Points		    [0, 75; -145, 0; 0, 30]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [40, 0; 0, -15]
	      DstBlock		      "Soma"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -80; -345, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    Branch {
	      Points		      [40, 0]
	      DstBlock		      "ProximalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -25; -365, 0]
	      DstBlock		      "\"AMPA\" CompoundDiffSynapse"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "L-type Ca"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    DstBlock		    "L Ca"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -85]
	    Branch {
	      DstBlock		      "Add3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Mux4"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "P-type Ca"
	  SrcPort		  1
	  Points		  [0, -15; -15, 0]
	  Branch {
	    DstBlock		    "P Ca"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -205]
	    Branch {
	      DstBlock		      "Add3"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Mux4"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "L Ca"
	  SrcPort		  1
	  Points		  [0, -5]
	  Branch {
	    Points		    [0, -25; -85, 0; 0, 0]
	    Branch {
	      Points		      [0, 90; -110, 0]
	      Branch {
		DstBlock		"Mux3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -85]
		DstBlock		"Gain1"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Cyto Ca"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 40; 180, 0]
	    DstBlock		    "L-type Ca"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "N Ca"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    Points		    [0, 40; 185, 0]
	    DstBlock		    "N-type Ca"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [-25, 0; 0, 75]
	    DstBlock		    "Slow Ca"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -75; -70, 0]
	    Branch {
	      Points		      [0, 0; 0, 75; -125, 0]
	      Branch {
		Points			[-5, 0]
		DstBlock		"Mux3"
		DstPort			2
	      }
	      Branch {
		Points			[0, -45]
		DstBlock		"Gain2"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Cyto Ca"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "P Ca"
	  SrcPort		  1
	  Points		  [-5, 0; 0, 15]
	  Branch {
	    Points		    [0, 30; 190, 0]
	    DstBlock		    "P-type Ca"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Slow Ca"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -145; -55, 0]
	    Branch {
	      DstBlock		      "Cyto Ca"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 65; -125, 0]
	      Branch {
		Points			[-15, 0]
		DstBlock		"Mux3"
		DstPort			3
	      }
	      Branch {
		Points			[0, 35; -125, 0; 0, -35]
		DstBlock		"CaK (SK) Channel"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "[Ca]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CaK (SK) Channel"
	  SrcPort		  1
	  Points		  [-15, 0; 0, -155]
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Mux2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "CaK (sAHP) Channel"
	  SrcPort		  1
	  Points		  [-20, 0; 0, -215]
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Mux2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [0, -5; 105, 0]
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      Points		      [0, 0; 0, 75]
	      Branch {
		DstBlock		"Vsoma"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35; 155, 0; 0, 90]
		Branch {
		  DstBlock		  "L-type Ca"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 80]
		  Branch {
		    DstBlock		    "N-type Ca"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 75]
		    Branch {
		    DstBlock		    "P-type Ca"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80; -535, 0]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "CaK (BK) Channel"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "CaK (SK) Channel"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "CaK (sAHP) Channel"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, -5]
		    Branch {
		    Points		    [0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "V-gated sAHP, IvsAHP"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "M Current, IKM"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "A Current, IKA"
		    DstPort		    1
		    }
		    }
		    }
		  }
		}
	      }
	    }
	    Branch {
	      DstBlock		      "Spike Detection"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -25; -460, 0]
	    DstBlock		    "ProximalDendrite"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Soma"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Cyto Ca"
	  SrcPort		  1
	  Points		  [-15, 0]
	  Branch {
	    Points		    [0, -50; 245, 0; 0, 50]
	    Branch {
	      Points		      [-5, 0]
	      DstBlock		      "L Ca"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 75]
	      Branch {
		Points			[-5, 0]
		DstBlock		"N Ca"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"P Ca"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    Points		    [0, 85]
	    Branch {
	      Points		      [120, 0; 0, 40]
	      DstBlock		      "Slow Ca"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      DstBlock		      "Mux3"
	      DstPort		      5
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slow Ca"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    Points		    [0, -50; -50, 0]
	    Branch {
	      DstBlock		      "Mux3"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 55]
	      DstBlock		      "CaK (sAHP) Channel"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 60; 205, 0]
	    DstBlock		    "P Ca"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -40; 80, 0]
	    Branch {
	      Points		      [125, 0]
	      DstBlock		      "N Ca"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "Cyto Ca"
	      DstPort		      4
	    }
	  }
	}
	Line {
	  SrcBlock		  "N-type Ca"
	  SrcPort		  1
	  Points		  [-10, 0]
	  Branch {
	    Points		    [-20, 0]
	    DstBlock		    "N Ca"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -155]
	    Branch {
	      DstBlock		      "Add3"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Mux4"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Add1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Add1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "CaK (BK) Channel"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CaK (BK) Channel"
	  SrcPort		  1
	  Points		  [-10, 0; 0, -95]
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Add2"
	  SrcPort		  1
	  Points		  [205, 0]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add3"
	  SrcPort		  1
	  Points		  [-245, 0]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "IAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "ICa"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "A Current, IKA"
	  SrcPort		  1
	  Points		  [-25, 0; 0, -270]
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Mux2"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "M Current, IKM"
	  SrcPort		  1
	  Points		  [-30, 0; 0, -325]
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Mux2"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "V-gated sAHP, IvsAHP"
	  SrcPort		  1
	  Points		  [-35, 0; 0, -385]
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "Add4"
	  SrcPort		  1
	  DstBlock		  "DistalDendrite"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Idist"
	  SrcPort		  1
	  Points		  [210, 0]
	  DstBlock		  "Add4"
	  DstPort		  2
	}
	Annotation {
	  Name			  "Inputs"
	  Position		  [91, 132]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Output"
	  Position		  [1111, 152]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [841, 82]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendritic Tree"
	  Position		  [536, 77]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Synaptic"
	  Position		  [241, 82]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "g_{ampa} = ..."
	  Position		  [246, 132]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [851, 132]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_p/dt = ..."
	  Position		  [651, 127]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [436, 127]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Ca-Dyn AHP Cell w Hetero"
      SID		      "359"
      Ports		      [3, 7]
      Position		      [500, 421, 630, 529]
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Capacitance|Initial Voltage|Spike Detection Voltage Threshold|Axial Conductance|Diameter"
      "|Length|Sodium Conductance|Sodium Equilibrium Potential|Potassium Conductance|Potassium Equilibrium Potential|Le"
      "ak Conductance|Leak Equilibrium Potential|BK Conductance|BK Equilibrium Potential|K(A) Conductance|K(A) Equilibr"
      "ium Potential|SK Conductance|SK Equilibrium Potential|K(M) Conductance|K(M) Equilibrium Potential|sAHP Conductan"
      "ce|sAHP Equilibrium Potential|V sAHP Conductance|V sAHP Equilibrium Potential|Capacitance|Initial Voltage|Leak C"
      "onductance|Leak Equilibrium Potential|Axial Conductance|Diameter|Length|Capacitance|Initial Voltage|Leak Conduct"
      "ance|Leak Equilibrium Potential|Axial Conductance|Diameter|Length|Conductance|Equilibrium Potential|Rise Time|Fa"
      "ll Time"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      ",edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,e"
      "dit,edit"
      MaskVariables	      "C1=@1;V01=@2;spikeThreshold=@3;gA1=@4;d1=@5;L1=@6;gNa1=@7;ENa1=@8;gK1=@9;EK1=@10;gL1=@11;EL"
      "1=@12;gBK1=@13;EBK1=@14;gKA=@15;EKA=@16;gSK1=@17;ESK1=@18;gKM=@19;EKM=@20;gsAHP1=@21;EsAHP1=@22;gvsAHP=@23;EvsAH"
      "P=@24;C2=@25;V02=@26;gL2=@27;EL2=@28;gA2=@29;d2=@30;L2=@31;C3=@32;V03=@33;gL3=@34;EL3=@35;gA3=@36;d3=@37;L3=@38;"
      "gampa=@39;Eampa=@40;RTampa=@41;FTampa=@42;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
      "n,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|-65|10|0.28|0.1|0.15|45|50|16|-100|0.1|-65|4.0|-65|0.5|-100|0.08|-97|0.1|-97|0.025|-100"
      "|0.1|-100|1|-65|0.03|-65|0.28|0.06|0.4|1|-65|0.03|-65|0.28|0.06|0.5|1|0|0.76|6.5"
      MaskTabNameString	      " Soma Base, Soma Base, Soma Base, Soma Base, Soma Base, Soma Base,Currents,Currents,Cur"
      "rents,Currents,Currents,Currents,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,AHP,Prox,Prox,Prox,Prox,Prox,Prox,P"
      "rox,Dist,Dist,Dist,Dist,Dist,Dist,Dist,AMPA,AMPA,AMPA,AMPA"
      System {
	Name			"Ca-Dyn AHP Cell w Hetero"
	Location		[159, 108, 1488, 952]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "s1"
	  SID			  "360"
	  Position		  [90, 188, 120, 202]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Idist"
	  SID			  "361"
	  Position		  [90, 278, 120, 292]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Iprox"
	  SID			  "362"
	  Position		  [90, 308, 120, 322]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\"AMPA\" DoubleExpSynapse"
	  SID			  "460"
	  Ports			  [2, 2]
	  Position		  [170, 175, 300, 255]
	  BackgroundColor	  "[0.835294, 1.000000, 0.882353]"
	  LibraryVersion	  "1.83"
	  SourceBlock		  "SynapsesLib/DoubleExpSynapse"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EZ			  "Eampa"
	  gZ			  "gampa"
	  tauRZ			  "RTampa"
	  tauFZ			  "FTampa"
	}
	Block {
	  BlockType		  Reference
	  Name			  "A Current, IKA"
	  SID			  "364"
	  Ports			  [1, 1]
	  Position		  [525, 615, 610, 665]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/A Current, IKA"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EKA			  "EKA"
	  gKA			  "gKA"
	  m_a			  "KAm_alpha"
	  m_b			  "KAm_beta"
	  h_a			  "KAh_alpha"
	  h_b			  "KAh_beta"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "365"
	  Ports			  [2, 1]
	  Position		  [762, 310, 798, 320]
	  BlockRotation		  270
	  NamePlacement		  "alternate"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add1"
	  SID			  "366"
	  Ports			  [2, 1]
	  Position		  [670, 424, 680, 466]
	  BlockMirror		  on
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add2"
	  SID			  "367"
	  Ports			  [6, 1]
	  Position		  [550, 339, 560, 391]
	  Inputs		  "++++++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add3"
	  SID			  "368"
	  Ports			  [3, 1]
	  Position		  [1040, 334, 1050, 366]
	  BlockMirror		  on
	  Inputs		  "+++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add4"
	  SID			  "369"
	  Ports			  [2, 1]
	  Position		  [350, 227, 360, 263]
	  NamePlacement		  "alternate"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "CaK (BK) Channel"
	  SID			  "370"
	  Ports			  [2, 1]
	  Position		  [525, 406, 615, 459]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/CaK (BK) Channel"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EBK			  "EBK1"
	  gBK			  "gBK1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CaK (SK) Channel"
	  SID			  "371"
	  Ports			  [2, 1]
	  Position		  [525, 475, 615, 530]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/CaK (SK) Channel"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ESK			  "ESK1"
	  gSK			  "gSK1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CaK (sAHP) Channel"
	  SID			  "372"
	  Ports			  [2, 1]
	  Position		  [525, 546, 615, 599]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/CaK (SK) Channel"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ESK			  "EsAHP1"
	  gSK			  "gsAHP1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Cyto Ca"
	  SID			  "373"
	  Ports			  [4, 1]
	  Position		  [845, 400, 900, 480]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Diffusion Time Constant, tauDiff1|Diffusion Time Constant, tauDiff4|Recovery Time Constant, tau"
	  "A|Calcium Rest Concentration, caRest"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskVariables		  "tauDiff1=@1;tauDiff4=@2;tauA=@3;caRest=@4;"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "800|3600|80|1*10^(-6)"
	  System {
	    Name		    "Cyto Ca"
	    Location		    [544, 146, 1138, 624]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa1"
	      SID		      "374"
	      Position		      [85, 178, 115, 192]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa2"
	      SID		      "375"
	      Position		      [85, 208, 115, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa3"
	      SID		      "376"
	      Position		      [85, 238, 115, 252]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa4"
	      SID		      "377"
	      Position		      [80, 338, 110, 352]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff"
	      SID		      "378"
	      Ports		      [6, 1]
	      Position		      [180, 173, 195, 272]
	      Inputs		      "+-+-+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff1"
	      SID		      "379"
	      Ports		      [2, 1]
	      Position		      [200, 48, 215, 97]
	      Inputs		      "-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff2"
	      SID		      "380"
	      Ports		      [2, 1]
	      Position		      [180, 336, 190, 374]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "381"
	      Ports		      [1, 1]
	      Position		      [385, 121, 415, 159]
	      InitialCondition	      "caRest"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "CaRest"
	      SID		      "382"
	      Position		      [130, 73, 175, 97]
	      Value		      "caRest"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "383"
	      Ports		      [3, 1]
	      Position		      [340, 113, 360, 167]
	      Inputs		      "+++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "ta"
	      SID		      "384"
	      Position		      [235, 56, 285, 94]
	      Gain		      "1/tauA"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff"
	      SID		      "385"
	      Position		      [215, 202, 290, 248]
	      Gain		      "1/tauDiff1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff4"
	      SID		      "386"
	      Position		      [215, 317, 290, 363]
	      Gain		      "1/tauDiff4"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "387"
	      Position		      [485, 133, 515, 147]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "AdjCa4"
	      SrcPort		      1
	      DstBlock		      "CaDiff2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tdiff4"
	      SrcPort		      1
	      Points		      [15, 0; 0, -180]
	      DstBlock		      "Sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CaDiff2"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "tdiff4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa3"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "AdjCa2"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "AdjCa1"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ta"
	      SrcPort		      1
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff1"
	      SrcPort		      1
	      DstBlock		      "ta"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaRest"
	      SrcPort		      1
	      DstBlock		      "CaDiff1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [0, 250; -290, 0; 0, -25]
		  Branch {
		    Points		    [0, -105]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "CaDiff"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "CaDiff"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "CaDiff"
		    DstPort		    6
		    }
		  }
		  Branch {
		    DstBlock		    "CaDiff2"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "[Ca]"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -110; -265, 0; 0, 30]
		DstBlock		"CaDiff1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "CaDiff"
	      SrcPort		      1
	      DstBlock		      "tdiff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tdiff"
	      SrcPort		      1
	      Points		      [10, 0; 0, -85]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "388"
	  Ports			  [2, 3]
	  Position		  [385, 171, 505, 269]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "C3"
	  V0			  "V03"
	  gA			  "gA3"
	  d			  "d3"
	  L			  "L3"
	  gL			  "gL3"
	  EL			  "EL3"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  "389"
	  Position		  [705, 400, 740, 430]
	  BlockMirror		  on
	  Gain			  "0.5"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain2"
	  SID			  "390"
	  Position		  [705, 445, 740, 475]
	  BlockMirror		  on
	  Gain			  "0.5"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "L Ca"
	  SID			  "391"
	  Ports			  [2, 1]
	  Position		  [995, 414, 1050, 461]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "f|d|a"
	  MaskStyleString	  "edit,edit,edit"
	  MaskVariables		  "f=@1;d=@2;a=@3;"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10000/(69843)|800|1/120"
	  System {
	    Name		    "L Ca"
	    Location		    [894, 513, 1432, 828]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ICa"
	      SID		      "392"
	      Position		      [35, 58, 65, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa"
	      SID		      "393"
	      Position		      [35, 133, 65, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff"
	      SID		      "394"
	      Ports		      [2, 1]
	      Position		      [130, 127, 145, 183]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "395"
	      Ports		      [1, 1]
	      Position		      [310, 60, 355, 100]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "396"
	      Ports		      [3, 1]
	      Position		      [245, 54, 260, 106]
	      Inputs		      "+-+"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "a"
	      SID		      "397"
	      Position		      [260, 121, 305, 149]
	      BlockMirror	      on
	      Gain		      "a"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d"
	      SID		      "398"
	      Position		      [190, 141, 225, 169]
	      Gain		      "1/d"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "f"
	      SID		      "399"
	      Position		      [120, 50, 150, 80]
	      Gain		      "f"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "400"
	      Position		      [460, 73, 490, 87]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "CaDiff"
	      SrcPort		      1
	      DstBlock		      "d"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[-5, 0; 0, 55]
		Branch {
		  Points		  [0, 65; -280, 0; 0, -30]
		  DstBlock		  "CaDiff"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "a"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"[Ca]"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [-45, 0; 0, -55]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ICa"
	      SrcPort		      1
	      DstBlock		      "f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "L-type Ca"
	  SID			  "401"
	  Ports			  [2, 1]
	  Position		  [1100, 397, 1155, 448]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/L-type Ca Current , ICaL"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ECaL			  "130"
	  gCaL			  "0.00006"
	  m_e			  "caLm_infin2"
	  m_t			  "cam_tau2"
	  h_e			  "caLh_infin2"
	  h_t			  "cah_tau2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "M Current, IKM"
	  SID			  "402"
	  Ports			  [1, 1]
	  Position		  [525, 681, 610, 729]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/M Current, IKM"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EK			  "EKM"
	  gK			  "gKM"
	  m_a			  "kMm_alpha"
	  m_b			  "kMm_beta"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "403"
	  Ports			  [2, 1]
	  Position		  [335, 329, 340, 351]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "404"
	  Ports			  [2, 1]
	  Position		  [600, 307, 605, 323]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "405"
	  Ports			  [6, 1]
	  Position		  [465, 320, 470, 355]
	  BlockMirror		  on
	  ShowName		  off
	  Inputs		  "6"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux3"
	  SID			  "406"
	  Ports			  [5, 1]
	  Position		  [765, 495, 770, 545]
	  BlockMirror		  on
	  ShowName		  off
	  Inputs		  "5"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux4"
	  SID			  "407"
	  Ports			  [3, 1]
	  Position		  [1125, 337, 1130, 363]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "N Ca"
	  SID			  "408"
	  Ports			  [3, 1]
	  Position		  [995, 483, 1050, 527]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "f|d1|d2|a"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskVariables		  "f=@1;d1=@2;d2=@3;a=@4;"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10000/(69843)|800|3600|1/360"
	  System {
	    Name		    "N Ca"
	    Location		    [894, 513, 1432, 828]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ICa"
	      SID		      "409"
	      Position		      [35, 58, 65, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa1"
	      SID		      "410"
	      Position		      [35, 123, 65, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa2"
	      SID		      "411"
	      Position		      [35, 193, 65, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff"
	      SID		      "412"
	      Ports		      [2, 1]
	      Position		      [140, 119, 150, 166]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff1"
	      SID		      "413"
	      Ports		      [2, 1]
	      Position		      [140, 188, 150, 232]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "414"
	      Ports		      [1, 1]
	      Position		      [330, 70, 355, 110]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "415"
	      Ports		      [4, 1]
	      Position		      [245, 61, 260, 114]
	      Inputs		      "+-++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "a"
	      SID		      "416"
	      Position		      [260, 16, 305, 44]
	      BlockMirror	      on
	      Gain		      "a"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d"
	      SID		      "417"
	      Position		      [175, 122, 220, 158]
	      Gain		      "1/d1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d1"
	      SID		      "418"
	      Position		      [175, 196, 220, 224]
	      Gain		      "1/d2"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "f"
	      SID		      "419"
	      Position		      [120, 50, 150, 80]
	      Gain		      "f"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "420"
	      Position		      [460, 83, 490, 97]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "CaDiff1"
	      SrcPort		      1
	      DstBlock		      "d1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa2"
	      SrcPort		      1
	      DstBlock		      "CaDiff1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ICa"
	      SrcPort		      1
	      DstBlock		      "f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [-45, 0; 0, 50]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [20, 0; 0, 0]
	      Branch {
		Points			[0, 0]
		DstBlock		"[Ca]"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		Branch {
		  Points		  [0, 90]
		  Branch {
		    Points		    [0, 85; -265, 0; 0, -45]
		    DstBlock		    "CaDiff1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [-265, 0; 0, -30]
		    DstBlock		    "CaDiff"
		    DstPort		    2
		  }
		}
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "a"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "AdjCa1"
	      SrcPort		      1
	      DstBlock		      "CaDiff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff"
	      SrcPort		      1
	      DstBlock		      "d"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, -45]
	      DstBlock		      "Sum"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "N-type Ca"
	  SID			  "421"
	  Ports			  [2, 1]
	  Position		  [1100, 478, 1155, 527]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/N-type Ca Current, ICaN"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ECaN			  "130"
	  gCaN			  "0.00005"
	  m_e			  "caNm_infin2"
	  m_t			  "cam_tau2"
	  h_e			  "caNh_infin2"
	  h_t			  "cah_tau2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "P Ca"
	  SID			  "422"
	  Ports			  [3, 1]
	  Position		  [990, 558, 1050, 602]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "f|d1|d2|a"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskVariables		  "f=@1;d1=@2;d2=@3;a=@4;"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "10000/(69843)|800|3600|1/60"
	  System {
	    Name		    "P Ca"
	    Location		    [894, 513, 1432, 828]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ICa"
	      SID		      "423"
	      Position		      [30, 53, 60, 67]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa1"
	      SID		      "424"
	      Position		      [30, 128, 60, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa2"
	      SID		      "425"
	      Position		      [30, 198, 60, 212]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff1"
	      SID		      "426"
	      Ports		      [2, 1]
	      Position		      [135, 124, 145, 171]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff2"
	      SID		      "427"
	      Ports		      [2, 1]
	      Position		      [135, 193, 145, 237]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "428"
	      Ports		      [1, 1]
	      Position		      [325, 60, 350, 100]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "429"
	      Ports		      [4, 1]
	      Position		      [260, 56, 275, 109]
	      Inputs		      "+-++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "a"
	      SID		      "430"
	      Position		      [260, 16, 305, 44]
	      BlockMirror	      on
	      Gain		      "a"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d1"
	      SID		      "431"
	      Position		      [170, 127, 215, 163]
	      Gain		      "1/d1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "d2"
	      SID		      "432"
	      Position		      [170, 201, 215, 229]
	      Gain		      "1/d2"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "f"
	      SID		      "433"
	      Position		      [115, 45, 145, 75]
	      Gain		      "f"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "434"
	      Position		      [460, 73, 490, 87]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "d2"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "Sum"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "CaDiff2"
	      SrcPort		      1
	      DstBlock		      "d2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa2"
	      SrcPort		      1
	      DstBlock		      "CaDiff2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa1"
	      SrcPort		      1
	      DstBlock		      "CaDiff1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff1"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "d1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "f"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ICa"
	      SrcPort		      1
	      DstBlock		      "f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [-45, 0; 0, 45]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[35, 0]
		Branch {
		  Points		  [0, 175; -310, 0; 0, -30]
		  Branch {
		    DstBlock		    "CaDiff2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -65]
		    DstBlock		    "CaDiff1"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "[Ca]"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"a"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "d1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -55]
	      DstBlock		      "Sum"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "P-type Ca"
	  SID			  "435"
	  Ports			  [2, 1]
	  Position		  [1100, 553, 1155, 602]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/P-type Ca Current, ICaP"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ECaP			  "130"
	  gCaP			  "0.00009"
	  m_e			  "caPm_infin2"
	  m_t			  "cam_tau2"
	  h_e			  "caPh_infin2"
	  h_t			  "cah_tau2"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ProximalDendrite"
	  SID			  "436"
	  Ports			  [3, 3]
	  Position		  [575, 172, 705, 268]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "C2"
	  V0			  "V02"
	  gA			  "gA2"
	  d			  "d2"
	  L			  "L2"
	  gL			  "gL2"
	  EL			  "EL2"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Slow Ca"
	  SID			  "437"
	  Ports			  [3, 1]
	  Position		  [870, 559, 925, 601]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Diffusion Time Constant, tauDiff1|Diffusion Time Constant, tauDiff2|Diffusion Time Constant, ta"
	  "uDiff3"
	  MaskStyleString	  "edit,edit,edit"
	  MaskVariables		  "tauDiff1=@1;tauDiff2=@2;tauDiff3=@3;"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3600|3600|3600"
	  System {
	    Name		    "Slow Ca"
	    Location		    [544, 146, 1148, 549]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa1"
	      SID		      "438"
	      Position		      [50, 108, 80, 122]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa2"
	      SID		      "439"
	      Position		      [50, 163, 80, 177]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AdjCa3"
	      SID		      "440"
	      Position		      [50, 218, 80, 232]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff1"
	      SID		      "441"
	      Ports		      [2, 1]
	      Position		      [145, 106, 155, 139]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff2"
	      SID		      "442"
	      Ports		      [2, 1]
	      Position		      [145, 161, 155, 194]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "CaDiff3"
	      SID		      "443"
	      Ports		      [2, 1]
	      Position		      [145, 216, 155, 249]
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "CaIntegrate"
	      SID		      "444"
	      Ports		      [1, 1]
	      Position		      [375, 116, 405, 154]
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "sum"
	      SID		      "445"
	      Ports		      [3, 1]
	      Position		      [315, 118, 325, 152]
	      Inputs		      "+++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff1"
	      SID		      "446"
	      Position		      [200, 102, 280, 148]
	      Gain		      "1/tauDiff1"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff2"
	      SID		      "447"
	      Position		      [200, 157, 280, 203]
	      Gain		      "1/tauDiff2"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "tdiff3"
	      SID		      "448"
	      Position		      [200, 212, 280, 258]
	      Gain		      "1/tauDiff3"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "[Ca]"
	      SID		      "449"
	      Position		      [465, 128, 495, 142]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sum"
	      SrcPort		      1
	      DstBlock		      "CaIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "tdiff3"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "sum"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "tdiff2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -45]
	      DstBlock		      "sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "tdiff1"
	      SrcPort		      1
	      DstBlock		      "sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff3"
	      SrcPort		      1
	      DstBlock		      "tdiff3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff2"
	      SrcPort		      1
	      DstBlock		      "tdiff2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaDiff1"
	      SrcPort		      1
	      DstBlock		      "tdiff1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa3"
	      SrcPort		      1
	      DstBlock		      "CaDiff3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AdjCa2"
	      SrcPort		      1
	      DstBlock		      "CaDiff2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CaIntegrate"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 150; -320, 0; 0, -45]
		Branch {
		  DstBlock		  "CaDiff3"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -55]
		  Branch {
		    DstBlock		    "CaDiff2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "CaDiff1"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		DstBlock		"[Ca]"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AdjCa1"
	      SrcPort		      1
	      DstBlock		      "CaDiff1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soma"
	  SID			  "450"
	  Ports			  [2, 5]
	  Position		  [795, 175, 910, 275]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/ActiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "C1"
	  V0			  "V01"
	  gA			  "gA1"
	  d			  "d1"
	  L			  "L1"
	  gNa			  "gNa1"
	  ENa			  "ENa1"
	  gK			  "gK1"
	  EK			  "EK1"
	  gL			  "gL1"
	  EL			  "EL1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "451"
	  Ports			  [1, 1]
	  Position		  [1060, 177, 1130, 243]
	  LibraryVersion	  "1.319"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Reference
	  Name			  "V-gated sAHP, IvsAHP"
	  SID			  "452"
	  Ports			  [2, 1]
	  Position		  [525, 745, 610, 800]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/V-gated sAHP, IvsAHP"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EvsAHP		  "EvsAHP"
	  gvsAHP		  "gvsAHP"
	  RvsAHP		  "225"
	  FvsAHP		  "2400"
	}
	Block {
	  BlockType		  Outport
	  Name			  "gI_s1"
	  SID			  "453"
	  Position		  [365, 334, 390, 346]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Vdend"
	  SID			  "454"
	  Position		  [625, 308, 655, 322]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Vsoma"
	  SID			  "455"
	  Position		  [1165, 278, 1195, 292]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "456"
	  Position		  [1165, 203, 1195, 217]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ICa"
	  SID			  "457"
	  Position		  [1145, 343, 1165, 357]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "[Ca]"
	  SID			  "458"
	  Position		  [710, 508, 740, 522]
	  BlockMirror		  on
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IAHP"
	  SID			  "459"
	  Position		  [420, 333, 440, 347]
	  BlockMirror		  on
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Idist"
	  SrcPort		  1
	  Points		  [205, 0; 0, -30]
	  DstBlock		  "Add4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add4"
	  SrcPort		  1
	  DstBlock		  "DistalDendrite"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "V-gated sAHP, IvsAHP"
	  SrcPort		  1
	  Points		  [-35, 0; 0, -385]
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "M Current, IKM"
	  SrcPort		  1
	  Points		  [-30, 0; 0, -325]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "Mux2"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "A Current, IKA"
	  SrcPort		  1
	  Points		  [-25, 0; 0, -270]
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Mux2"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "ICa"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "IAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add3"
	  SrcPort		  1
	  Points		  [-245, 0]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add2"
	  SrcPort		  1
	  Points		  [205, 0]
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CaK (BK) Channel"
	  SrcPort		  1
	  Points		  [-10, 0; 0, -95]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Mux2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Add1"
	  SrcPort		  1
	  DstBlock		  "CaK (BK) Channel"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gain2"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Add1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Add1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "N-type Ca"
	  SrcPort		  1
	  Points		  [-10, 0]
	  Branch {
	    Points		    [0, -155]
	    Branch {
	      DstBlock		      "Mux4"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Add3"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [-20, 0]
	    DstBlock		    "N Ca"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slow Ca"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    Points		    [0, -40; 80, 0]
	    Branch {
	      Points		      [0, -70]
	      DstBlock		      "Cyto Ca"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [125, 0]
	      DstBlock		      "N Ca"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 60; 205, 0]
	    DstBlock		    "P Ca"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -50; -50, 0]
	    Branch {
	      Points		      [0, 55]
	      DstBlock		      "CaK (sAHP) Channel"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Mux3"
	      DstPort		      4
	    }
	  }
	}
	Line {
	  SrcBlock		  "Cyto Ca"
	  SrcPort		  1
	  Points		  [-15, 0]
	  Branch {
	    Points		    [0, 85]
	    Branch {
	      Points		      [0, 15]
	      DstBlock		      "Mux3"
	      DstPort		      5
	    }
	    Branch {
	      Points		      [120, 0; 0, 40]
	      DstBlock		      "Slow Ca"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -50; 245, 0; 0, 50]
	    Branch {
	      Points		      [0, 75]
	      Branch {
		Points			[0, 65]
		DstBlock		"P Ca"
		DstPort			2
	      }
	      Branch {
		Points			[-5, 0]
		DstBlock		"N Ca"
		DstPort			2
	      }
	    }
	    Branch {
	      Points		      [-5, 0]
	      DstBlock		      "L Ca"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Soma"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [0, -5; 105, 0]
	  Branch {
	    Points		    [0, -25; -460, 0]
	    DstBlock		    "ProximalDendrite"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "Spike Detection"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 0; 0, 75]
	      Branch {
		Points			[0, 35; 155, 0; 0, 90]
		Branch {
		  Points		  [0, 80]
		  Branch {
		    Points		    [0, 75]
		    Branch {
		    Points		    [0, 80; -535, 0]
		    Branch {
		    Points		    [0, -5]
		    Branch {
		    DstBlock		    "A Current, IKA"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 65]
		    Branch {
		    DstBlock		    "M Current, IKM"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "V-gated sAHP, IvsAHP"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    DstBlock		    "CaK (sAHP) Channel"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    DstBlock		    "CaK (SK) Channel"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "CaK (BK) Channel"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "P-type Ca"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "N-type Ca"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "L-type Ca"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Vsoma"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "CaK (sAHP) Channel"
	  SrcPort		  1
	  Points		  [-20, 0; 0, -215]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Mux2"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "CaK (SK) Channel"
	  SrcPort		  1
	  Points		  [-15, 0; 0, -155]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Mux2"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Add2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "[Ca]"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "P Ca"
	  SrcPort		  1
	  Points		  [-5, 0; 0, 15]
	  Branch {
	    Points		    [0, -145; -55, 0]
	    Branch {
	      Points		      [0, 65; -125, 0]
	      Branch {
		Points			[0, 35; -125, 0; 0, -35]
		DstBlock		"CaK (SK) Channel"
		DstPort			2
	      }
	      Branch {
		Points			[-15, 0]
		DstBlock		"Mux3"
		DstPort			3
	      }
	    }
	    Branch {
	      DstBlock		      "Cyto Ca"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "Slow Ca"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 30; 190, 0]
	    DstBlock		    "P-type Ca"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "N Ca"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    Points		    [0, -75; -70, 0]
	    Branch {
	      DstBlock		      "Cyto Ca"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 0; 0, 75; -125, 0]
	      Branch {
		Points			[0, -45]
		DstBlock		"Gain2"
		DstPort			1
	      }
	      Branch {
		Points			[-5, 0]
		DstBlock		"Mux3"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    Points		    [-25, 0; 0, 75]
	    DstBlock		    "Slow Ca"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40; 185, 0]
	    DstBlock		    "N-type Ca"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "L Ca"
	  SrcPort		  1
	  Points		  [0, -5]
	  Branch {
	    Points		    [0, 40; 180, 0]
	    DstBlock		    "L-type Ca"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -25; -85, 0; 0, 0]
	    Branch {
	      DstBlock		      "Cyto Ca"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 90; -110, 0]
	      Branch {
		Points			[0, -85]
		DstBlock		"Gain1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "P-type Ca"
	  SrcPort		  1
	  Points		  [0, -15; -15, 0]
	  Branch {
	    Points		    [0, -205]
	    Branch {
	      DstBlock		      "Mux4"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Add3"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "P Ca"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "L-type Ca"
	  SrcPort		  1
	  Points		  [-5, 0]
	  Branch {
	    Points		    [0, -85]
	    Branch {
	      DstBlock		      "Mux4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Add3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "L Ca"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -15]
	    Branch {
	      Points		      [40, 0]
	      DstBlock		      "ProximalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -25; -365, 0]
	      DstBlock		      "\"AMPA\" DoubleExpSynapse"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ProximalDendrite"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25]
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, -80; -345, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [40, 0; 0, -15]
	      DstBlock		      "Soma"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 75; -145, 0; 0, 30]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 40; 95, 0; 0, 510]
	    DstBlock		    "V-gated sAHP, IvsAHP"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "spike"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "s1"
	  SrcPort		  1
	  DstBlock		  "\"AMPA\" DoubleExpSynapse"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Iprox"
	  SrcPort		  1
	  Points		  [435, 0]
	  DstBlock		  "ProximalDendrite"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "\"AMPA\" DoubleExpSynapse"
	  SrcPort		  2
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Add4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "gI_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Vdend"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" DoubleExpSynapse"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [431, 112]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_p/dt = ..."
	  Position		  [646, 112]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [846, 117]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "g_{ampa} = ..."
	  Position		  [241, 117]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Synaptic"
	  Position		  [236, 67]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendritic Tree"
	  Position		  [531, 62]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [836, 67]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Output"
	  Position		  [1106, 137]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Inputs"
	  Position		  [86, 117]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Diff AHP Cell w Hetero "
      SID		      "340"
      Ports		      [3, 5]
      Position		      [315, 426, 445, 524]
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Soma Params [C1 V01 gNa1 ENa1 gK1 EK1 gL1 EL1 gA1 d1 L1]|Prox Dend Params [C2 V02 gL2 EL"
      "2 gA2 d2 L2]|Dist Dend Params [C3 V03 gL3 EL3 gA3 d3 L3]|fAHP Params [EfAHP gfAHP RTfAHP FTfAHP]|mAHP Params [Em"
      "AHP gmAHP RTmAHP FTmAHP]|sAHP Params [EsAHP gsAHP RTsAHP FTsAHP]|AMPA Params [EAmpa gAmpa RTampa FTampa]|Spike D"
      "etection Voltage Threshold"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "PSoma1=@1;PDend2=@2;PDend3=@3;PfAHP=@4;PmAHP=@5;PsAHP=@6;PAmpa=@7;spikeThreshold=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[1 -65 45 50 16 -100 0.1 -65 0.28 0.1 0.15]|[1 -65 0.03 -65 0.28 0.06 0.4]|[1 -65 0.03 -6"
      "5 0.28 0.06 0.5]|[-65 0.8 0.1 2.0]|[-97 0.04 18 164]|[-100 0.02 225 2200]|[0 1 0.76 6.5]|10"
      System {
	Name			"Diff AHP Cell w Hetero "
	Location		[471, 338, 1643, 874]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "s1"
	  SID			  "341"
	  Position		  [85, 243, 115, 257]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Idist"
	  SID			  "342"
	  Position		  [85, 333, 115, 347]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Iprox"
	  SID			  "343"
	  Position		  [85, 363, 115, 377]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\"AMPA\" DoubleExpSynapse"
	  SID			  "358"
	  Ports			  [2, 2]
	  Position		  [160, 230, 290, 310]
	  BackgroundColor	  "[0.835294, 1.000000, 0.882353]"
	  LibraryVersion	  "1.83"
	  SourceBlock		  "SynapsesLib/DoubleExpSynapse"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EZ			  "PAmpa(1)"
	  gZ			  "PAmpa(2)"
	  tauRZ			  "PAmpa(3)"
	  tauFZ			  "PAmpa(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "3AHPCurrents-Diffstyle"
	  SID			  "345"
	  Ports			  [2, 3]
	  Position		  [775, 347, 885, 413]
	  BlockMirror		  on
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/3AHPCurrents-Diffstyle"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EfAHP			  "PfAHP(1)"
	  gfAHP			  "PfAHP(2)"
	  tauRfAHP		  "PfAHP(3)"
	  tauFfAHP		  "PfAHP(4)"
	  EmAHP			  "PmAHP(1)"
	  gmAHP			  "PmAHP(2)"
	  tauRmAHP		  "PmAHP(3)"
	  tauFmAHP		  "PmAHP(4)"
	  EsAHP			  "PsAHP(1)"
	  gsAHP			  "PsAHP(2)"
	  tauRsAHP		  "PsAHP(3)"
	  tauFsAHP		  "PsAHP(4)"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add4"
	  SID			  "346"
	  Ports			  [2, 1]
	  Position		  [345, 282, 355, 318]
	  NamePlacement		  "alternate"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "347"
	  Ports			  [2, 3]
	  Position		  [385, 231, 505, 319]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend3(1)"
	  V0			  "PDend3(2)"
	  gA			  "PDend3(5)"
	  d			  "PDend3(6)"
	  L			  "PDend3(7)"
	  gL			  "PDend3(3)"
	  EL			  "PDend3(4)"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "348"
	  Ports			  [2, 1]
	  Position		  [345, 394, 350, 421]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "349"
	  Ports			  [2, 1]
	  Position		  [630, 403, 635, 432]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ProximalDendrite"
	  SID			  "350"
	  Ports			  [3, 3]
	  Position		  [565, 231, 690, 319]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend2(1)"
	  V0			  "PDend2(2)"
	  gA			  "PDend2(5)"
	  d			  "PDend2(6)"
	  L			  "PDend2(7)"
	  gL			  "PDend2(3)"
	  EL			  "PDend2(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soma"
	  SID			  "351"
	  Ports			  [2, 5]
	  Position		  [770, 230, 890, 320]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/ActiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PSoma1(1)"
	  V0			  "PSoma1(2)"
	  gA			  "PSoma1(9)"
	  d			  "PSoma1(10)"
	  L			  "PSoma1(11)"
	  gNa			  "PSoma1(3)"
	  ENa			  "PSoma1(4)"
	  gK			  "PSoma1(5)"
	  EK			  "PSoma1(6)"
	  gL			  "PSoma1(7)"
	  EL			  "PSoma1(8)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "352"
	  Ports			  [1, 1]
	  Position		  [965, 242, 1035, 308]
	  LibraryVersion	  "1.319"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "gI_s1"
	  SID			  "353"
	  Position		  [370, 403, 400, 417]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Vdend"
	  SID			  "354"
	  Position		  [660, 413, 690, 427]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Vsoma"
	  SID			  "355"
	  Position		  [985, 393, 1015, 407]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IAHP"
	  SID			  "356"
	  Position		  [815, 443, 845, 457]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "357"
	  Position		  [1095, 268, 1125, 282]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Idist"
	  SrcPort		  1
	  Points		  [210, 0]
	  DstBlock		  "Add4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add4"
	  SrcPort		  1
	  DstBlock		  "DistalDendrite"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ProximalDendrite"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 10]
	    Branch {
	      Points		      [0, -55; -330, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Soma"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 135; -130, 0; 0, 45]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "3AHPCurrents-Diffstyle"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "spike"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "s1"
	  SrcPort		  1
	  DstBlock		  "\"AMPA\" DoubleExpSynapse"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Iprox"
	  SrcPort		  1
	  Points		  [430, 0]
	  DstBlock		  "ProximalDendrite"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "\"AMPA\" DoubleExpSynapse"
	  SrcPort		  2
	  Points		  [10, 0; 0, 0]
	  Branch {
	    Points		    [0, 0]
	    DstBlock		    "Add4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "Mux"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "gI_s1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Vdend"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3AHPCurrents-Diffstyle"
	  SrcPort		  1
	  Points		  [-25, 0; 0, -60]
	  DstBlock		  "Soma"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, -25; -380, 0]
	    DstBlock		    "ProximalDendrite"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      Points		      [0, 125]
	      Branch {
		DstBlock		"3AHPCurrents-Diffstyle"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Vsoma"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Spike Detection"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    DstBlock		    "ProximalDendrite"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 165]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25; -390, 0; 0, 70]
	    DstBlock		    "\"AMPA\" DoubleExpSynapse"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "3AHPCurrents-Diffstyle"
	  SrcPort		  2
	  Points		  [-25, 0; 0, 70]
	  DstBlock		  "IAHP"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" DoubleExpSynapse"
	  SrcPort		  1
	  Points		  [15, 0; 0, 150]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [446, 152]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_p/dt = ..."
	  Position		  [631, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [836, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "g_{ampa} = ..."
	  Position		  [226, 152]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Synaptic"
	  Position		  [216, 92]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendritic Tree"
	  Position		  [531, 97]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [821, 92]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Outputs"
	  Position		  [1106, 212]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Inputs"
	  Position		  [96, 187]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Integrate-n-Fire Neuron"
      SID		      "840"
      Ports		      [1, 2]
      Position		      [530, 95, 650, 170]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Decay Rate|Spike Threshold"
      MaskStyleString	      "edit,edit"
      MaskVariables	      "A=@1;SpikeThreshold=@2;"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskDisplay	      "image(imread('IntFire.JPG'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "0.05|1"
      System {
	Name			"Integrate-n-Fire Neuron"
	Location		[321, 468, 926, 813]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "I"
	  SID			  "841"
	  Position		  [35, 93, 65, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Leaky Integrator w Reset"
	  SID			  "856"
	  Ports			  [2, 1]
	  Position		  [130, 85, 210, 145]
	  LibraryVersion	  "1.380"
	  FontName		  "Arial"
	  SourceBlock		  "WaveformsLib/Leaky Integrator w Reset"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  X0			  "0"
	  A			  "A"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  "857"
	  Position		  [235, 175, 265, 205]
	  BlockMirror		  on
	}
	Block {
	  BlockType		  HitCross
	  Name			  "Spike Detection"
	  SID			  "855"
	  Ports			  [1, 1]
	  Position		  [310, 100, 340, 130]
	  FontName		  "Times New Roman"
	  FontSize		  12
	  HitCrossingOffset	  "SpikeThreshold"
	  HitCrossingDirection	  "rising"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "845"
	  Position		  [400, 108, 430, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v"
	  SID			  "846"
	  Position		  [400, 58, 430, 72]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "I"
	  SrcPort		  1
	  DstBlock		  "Leaky Integrator w Reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "spike"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Memory"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Leaky Integrator w Reset"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "Spike Detection"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "v"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [-135, 0; 0, -60]
	  DstBlock		  "Leaky Integrator w Reset"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Izhikevich03 Neuron"
      SID		      "42"
      Ports		      [1, 4]
      Position		      [350, 91, 480, 169]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskDisplay	      "image(imread('../Libs/icons/Izhik.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Izhikevich03 Neuron"
	Location		[163, 304, 725, 596]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "spikeI"
	  SID			  "43"
	  Position		  [35, 108, 65, 122]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Izhikevich 2003"
	  SID			  "44"
	  Ports			  [1, 2]
	  Position		  [260, 66, 355, 159]
	  LibraryVersion	  "1.398"
	  SourceBlock		  "CompartmentsLib/Izhikevich 2003"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  GeneratePreprocessorConditionals off
	  settings		  "UserDefined"
	  A			  "0.02"
	  B			  "0.2"
	  C			  "-65"
	  D			  "8"
	  P2			  "0.04"
	  P1			  "5"
	  P0			  "140"
	  VP			  "30"
	  V0			  "-70"
	  U0			  "-20"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "45"
	  Ports			  [1, 1]
	  Position		  [385, 56, 455, 124]
	  FontName		  "Arial"
	  SourceBlock		  "BasicSpikingElementsLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SpikeVoltageThreshold	  "30"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike to Leaky Integrator"
	  SID			  "46"
	  Ports			  [1, 1]
	  Position		  [95, 72, 225, 158]
	  FontName		  "Arial"
	  SourceBlock		  "SpikeToWavesLib/Spike to Leaky Integrator"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortBlockName"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  tauFall		  "20"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "47"
	  Position		  [480, 83, 510, 97]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v"
	  SID			  "48"
	  Position		  [480, 138, 510, 152]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "u"
	  SID			  "49"
	  Position		  [480, 173, 510, 187]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I"
	  SID			  "50"
	  Position		  [480, 213, 510, 227]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Izhikevich 2003"
	  SrcPort		  2
	  Points		  [0, 45]
	  DstBlock		  "u"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Spike to Leaky Integrator"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "I"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Izhikevich 2003"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Izhikevich 2003"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [10, 0; 0, 55]
	    DstBlock		    "v"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Spike Detection"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  DstBlock		  "spike"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "spikeI"
	  SrcPort		  1
	  DstBlock		  "Spike to Leaky Integrator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Pyr 3C AHP-2Exp"
      SID		      "26"
      Ports		      [1, 4]
      Position		      [395, 313, 510, 387]
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Soma Params [C1 V01 gNa1 ENa1 gK1 EK1 gL1 EL1 gA1 d1 L1]|Prox Dend Params [C2 V02 gL2 EL"
      "2 gA2 d2 L2]|Dist Dend Params [C3 V03 gL3 EL3 gA3 d3 L3]|fAHP Params [EfAHP gfAHP RTfAHP FTfAHP]|mAHP Params [Em"
      "AHP gmAHP RTmAHP FTmAHP]|sAHP Params [EsAHP gsAHP RTsAHP FTsAHP]|Spike Detection Voltage Threshold"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "PSoma1=@1;PDend2=@2;PDend3=@3;PfAHP=@4;PmAHP=@5;PsAHP=@6;spikeThreshold=@7;"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[1 -65 45 50 16 -100 0.1 -65 0.28 0.1 0.15]|[1 -65 0.03 -65 0.28 0.06 0.4]|[1 -65 0.03 -6"
      "5 0.28 0.06 0.5]|[-65 0.8 0.1 2.0]|[-97 0.04 18 164]|[-100 0.02 225 2200]|10"
      System {
	Name			"Pyr 3C AHP-2Exp"
	Location		[130, 159, 1043, 619]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Isyn"
	  SID			  "28"
	  Position		  [55, 308, 85, 322]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "3AHP-Kstyle"
	  SID			  "30"
	  Ports			  [2, 3]
	  Position		  [545, 315, 665, 385]
	  BlockMirror		  on
	  BackgroundColor	  "[0.925490, 1.000000, 0.941176]"
	  LibraryVersion	  "1.1058"
	  SourceBlock		  "CurrentsLib/3AHPCurrents-Kstyle"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EfAHP			  "PfAHP(1)"
	  gfAHP			  "PfAHP(2)"
	  tauRfAHP		  "PfAHP(3)"
	  tauFfAHP		  "PfAHP(4)"
	  EmAHP			  "PmAHP(1)"
	  gmAHP			  "PmAHP(2)"
	  tauRmAHP		  "PmAHP(3)"
	  tauFmAHP		  "PmAHP(4)"
	  EsAHP			  "PsAHP(1)"
	  gsAHP			  "PsAHP(2)"
	  tauRsAHP		  "PsAHP(3)"
	  tauFsAHP		  "PsAHP(4)"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  "466"
	  Ports			  [2, 1]
	  Position		  [464, 300, 491, 310]
	  BlockRotation		  270
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "464"
	  Ports			  [1, 3]
	  Position		  [120, 296, 125, 334]
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "31"
	  Ports			  [2, 3]
	  Position		  [170, 210, 285, 290]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend3(1)"
	  V0			  "PDend3(2)"
	  gA			  "PDend3(5)"
	  d			  "PDend3(6)"
	  L			  "PDend3(7)"
	  gL			  "PDend3(3)"
	  EL			  "PDend3(4)"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "33"
	  Ports			  [3, 1]
	  Position		  [715, 150, 720, 180]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "465"
	  Ports			  [4, 1]
	  Position		  [630, 224, 635, 281]
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ProximalDendrite"
	  SID			  "34"
	  Ports			  [3, 3]
	  Position		  [335, 210, 450, 290]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend2(1)"
	  V0			  "PDend2(2)"
	  gA			  "PDend2(5)"
	  d			  "PDend2(6)"
	  L			  "PDend2(7)"
	  gL			  "PDend2(3)"
	  EL			  "PDend2(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soma"
	  SID			  "35"
	  Ports			  [2, 5]
	  Position		  [495, 204, 610, 286]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/ActiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PSoma1(1)"
	  V0			  "PSoma1(2)"
	  gA			  "PSoma1(9)"
	  d			  "PSoma1(10)"
	  L			  "PSoma1(11)"
	  gNa			  "PSoma1(3)"
	  ENa			  "PSoma1(4)"
	  gK			  "PSoma1(5)"
	  EK			  "PSoma1(6)"
	  gL			  "PSoma1(7)"
	  EL			  "PSoma1(8)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "36"
	  Ports			  [1, 1]
	  Position		  [725, 216, 785, 274]
	  LibraryVersion	  "1.319"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "41"
	  Position		  [835, 238, 865, 252]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v"
	  SID			  "38"
	  Position		  [800, 163, 830, 177]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Is"
	  SID			  "467"
	  Position		  [660, 243, 690, 257]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Iahp"
	  SID			  "40"
	  Position		  [495, 343, 525, 357]
	  BlockMirror		  on
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "ProximalDendrite"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Soma"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      Points		      [-315, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -35]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "3AHP-Kstyle"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "spike"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "Spike Detection"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 125]
	      DstBlock		      "3AHP-Kstyle"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      Points		      [-390, 0; 0, 60]
	      DstBlock		      "ProximalDendrite"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "ProximalDendrite"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -70]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [10, 0; 0, -35]
	  DstBlock		  "DistalDendrite"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [180, 0; 0, -40]
	  DstBlock		  "ProximalDendrite"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "v"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Soma"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  DstBlock		  "Add"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3AHP-Kstyle"
	  SrcPort		  1
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Isyn"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  2
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  3
	  DstBlock		  "Mux2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  4
	  DstBlock		  "Mux2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  5
	  DstBlock		  "Mux2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Is"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3AHP-Kstyle"
	  SrcPort		  2
	  DstBlock		  "Iahp"
	  DstPort		  1
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [216, 142]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_p/dt = ..."
	  Position		  [401, 137]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [606, 137]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendritic Tree"
	  Position		  [301, 87]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [591, 82]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Outputs"
	  Position		  [826, 132]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Input"
	  Position		  [71, 202]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Pyr 3C AHP-Diff"
      SID		      "315"
      Ports		      [1, 4]
      Position		      [555, 302, 670, 378]
      AttributesFormatString  "%<AncestorBlock>"
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Soma Params [C1 V01 gNa1 ENa1 gK1 EK1 gL1 EL1 gA1 d1 L1]|Prox Dend Params [C2 V02 gL2 EL"
      "2 gA2 d2 L2]|Dist Dend Params [C3 V03 gL3 EL3 gA3 d3 L3]|fAHP Params [EfAHP gfAHP RTfAHP FTfAHP]|mAHP Params [Em"
      "AHP gmAHP RTmAHP FTmAHP]|sAHP Params [EsAHP gsAHP RTsAHP FTsAHP]|Spike Detection Voltage Threshold"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "PSoma1=@1;PDend2=@2;PDend3=@3;PfAHP=@4;PmAHP=@5;PsAHP=@6;spikeThreshold=@7;"
      MaskTunableValueString  "on,on,on,on,on,on,on"
      MaskCallbackString      "||||||"
      MaskEnableString	      "on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[1 -65 45 50 16 -100 0.1 -65 0.28 0.1 0.15]|[1 -65 0.03 -65 0.28 0.06 0.4]|[1 -65 0.03 -6"
      "5 0.28 0.06 0.5]|[-65 0.8 0.1 2.0]|[-97 0.04 18 164]|[-100 0.02 225 2200]|10"
      System {
	Name			"Pyr 3C AHP-Diff"
	Location		[282, 312, 1182, 777]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Isyn"
	  SID			  "339"
	  Position		  [260, 343, 290, 357]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "3AHPCurrents-Diffstyle"
	  SID			  "331"
	  Ports			  [2, 3]
	  Position		  [540, 309, 650, 371]
	  BlockMirror		  on
	  LibraryVersion	  "1.1071"
	  SourceBlock		  "CurrentsLib/3AHPCurrents-Diffstyle"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EfAHP			  "PfAHP(1)"
	  gfAHP			  "PfAHP(2)"
	  tauRfAHP		  "PfAHP(3)"
	  tauFfAHP		  "PfAHP(4)"
	  EmAHP			  "PmAHP(1)"
	  gmAHP			  "PmAHP(2)"
	  tauRmAHP		  "PmAHP(3)"
	  tauFmAHP		  "PmAHP(4)"
	  EsAHP			  "PsAHP(1)"
	  gsAHP			  "PsAHP(2)"
	  tauRsAHP		  "PsAHP(3)"
	  tauFsAHP		  "PsAHP(4)"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Ad"
	  SID			  "338"
	  Ports			  [2, 1]
	  Position		  [437, 295, 473, 305]
	  BlockRotation		  270
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "468"
	  Ports			  [1, 3]
	  Position		  [84, 330, 516, 335]
	  BlockRotation		  270
	  ForegroundColor	  "gray"
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "320"
	  Ports			  [2, 3]
	  Position		  [170, 211, 285, 289]
	  BackgroundColor	  "green"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend3(1)"
	  V0			  "PDend3(2)"
	  gA			  "PDend3(5)"
	  d			  "PDend3(6)"
	  L			  "PDend3(7)"
	  gL			  "PDend3(3)"
	  EL			  "PDend3(4)"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "321"
	  Ports			  [4, 1]
	  Position		  [610, 226, 615, 279]
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "322"
	  Ports			  [3, 1]
	  Position		  [225, 165, 685, 170]
	  BlockRotation		  270
	  ForegroundColor	  "gray"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ProximalDendrite"
	  SID			  "323"
	  Ports			  [3, 3]
	  Position		  [325, 211, 440, 289]
	  BackgroundColor	  "green"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend2(1)"
	  V0			  "PDend2(2)"
	  gA			  "PDend2(5)"
	  d			  "PDend2(6)"
	  L			  "PDend2(7)"
	  gL			  "PDend2(3)"
	  EL			  "PDend2(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Soma"
	  SID			  "324"
	  Ports			  [2, 5]
	  Position		  [475, 205, 595, 285]
	  BackgroundColor	  "lightBlue"
	  LibraryVersion	  "1.396"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/ActiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PSoma1(1)"
	  V0			  "PSoma1(2)"
	  gA			  "PSoma1(9)"
	  d			  "PSoma1(10)"
	  L			  "PSoma1(11)"
	  gNa			  "PSoma1(3)"
	  ENa			  "PSoma1(4)"
	  gK			  "PSoma1(5)"
	  EK			  "PSoma1(6)"
	  gL			  "PSoma1(7)"
	  EL			  "PSoma1(8)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "325"
	  Ports			  [1, 1]
	  Position		  [710, 212, 780, 278]
	  LibraryVersion	  "1.321"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "spike"
	  SID			  "330"
	  Position		  [820, 238, 850, 252]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "v"
	  SID			  "327"
	  Position		  [490, 148, 520, 162]
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Is"
	  SID			  "469"
	  Position		  [630, 248, 660, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Iahp"
	  SID			  "329"
	  Position		  [585, 393, 615, 407]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "3AHPCurrents-Diffstyle"
	  SrcPort		  2
	  Points		  [-10, 0; 0, 60]
	  DstBlock		  "Iahp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "ProximalDendrite"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, -20]
	    Branch {
	      Points		      [-300, 0]
	      DstBlock		      "ProximalDendrite"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [60, 0; 0, 30]
	    Branch {
	      Points		      [0, 110]
	      DstBlock		      "3AHPCurrents-Diffstyle"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "Spike Detection"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "3AHPCurrents-Diffstyle"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "spike"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ProximalDendrite"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "Soma"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40]
	    Branch {
	      Points		      [-300, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Isyn"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  DstBlock		  "DistalDendrite"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  3
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  4
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  5
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Is"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [0, -50]
	  DstBlock		  "ProximalDendrite"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  DstBlock		  "Ad"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ad"
	  SrcPort		  1
	  Points		  [0, -25]
	  DstBlock		  "Soma"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "3AHPCurrents-Diffstyle"
	  SrcPort		  1
	  DstBlock		  "Ad"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "v"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [581, 72]
	  ForegroundColor	  "lightBlue"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendritic Tree"
	  Position		  [291, 77]
	  ForegroundColor	  "green"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [586, 122]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_p/dt = ..."
	  Position		  [391, 127]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [206, 132]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Pyramidal, L3-4 ACx (Soto et al, 06)"
      SID		      "51"
      Ports		      [2, 5]
      Position		      [130, 569, 315, 671]
      PermitHierarchicalResolution "ExplicitOnly"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Author: Jesse Palma"
      MaskHelp		      "Author: Jesse Palma"
      MaskPromptString	      "Soma Params [C1 V01 gNa1 ENa1 gK1 EK1 gL1 EL1 gA1 d1 L1]|Prox Dend Params [C2 V02 gL2 EL"
      "2 gA2 d2 L2]|Dist Dend Params [C3 V03 gL3 EL3 gA3 d3 L3]|fAHP Params [EfAHP gfAHP RTfAHP FTfAHP]|mAHP Params [Em"
      "AHP gmAHP RTmAHP FTmAHP]|sAHP Params [EsAHP gsAHP RTsAHP FTsAHP]|AMPA Params [EAmpa gAmpa RTampa FTampa]|Spike D"
      "etection Voltage Threshold"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
      MaskVariables	      "PSoma1=@1;PDend2=@2;PDend3=@3;PfAHP=@4;PmAHP=@5;PsAHP=@6;PAmpa=@7;spikeThreshold=@8;"
      MaskTunableValueString  "on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on"
      MaskDisplay	      "image(imread('../Libs/icons/Cell.jpg'),'center');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[1 -65 45 50 16 -100 0.1 -65 0.28 0.1 0.15]|[1 -65 0.03 -65 0.28 0.06 0.4]|[1 -65 0.03 -6"
      "5 0.28 0.06 0.5]|[-65 0.8 0.1 2.0]|[-97 0.04 18 164]|[-100 0.02 225 2200]|[0 1 0.76 6.5]|10"
      System {
	Name			"Pyramidal, L3-4 ACx (Soto et al, 06)"
	Location		[319, 148, 1577, 764]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "SpikesS1"
	  SID			  "52"
	  Position		  [65, 253, 95, 267]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "IProx"
	  SID			  "53"
	  Position		  [65, 403, 95, 417]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "\"AMPA\" CompoundDiffSynapse1"
	  SID			  "54"
	  Ports			  [2, 3]
	  Position		  [155, 232, 325, 348]
	  BackgroundColor	  "[0.901961, 1.000000, 0.901961]"
	  LibraryVersion	  "1.52"
	  FontName		  "Arial"
	  SourceBlock		  "SynapsesLib/CompoundDiffSynapse"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EZ			  "PAmpa(1)"
	  gZ			  "PAmpa(2)"
	  tauRZ			  "PAmpa(3)"
	  tauFZ			  "PAmpa(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "3AHPCurrents-Kstyle"
	  SID			  "55"
	  Ports			  [2, 3]
	  Position		  [865, 398, 995, 472]
	  BlockMirror		  on
	  BackgroundColor	  "[0.925490, 1.000000, 0.941176]"
	  LibraryVersion	  "1.111"
	  SourceBlock		  "CurrentsLib/3AHPCurrents-Kstyle"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  EfAHP			  "PfAHP(1)"
	  gfAHP			  "PfAHP(2)"
	  tauRfAHP		  "PfAHP(3)"
	  tauFfAHP		  "PfAHP(4)"
	  EmAHP			  "PmAHP(1)"
	  gmAHP			  "PmAHP(2)"
	  tauRmAHP		  "PmAHP(3)"
	  tauFmAHP		  "PmAHP(4)"
	  EsAHP			  "PsAHP(1)"
	  gsAHP			  "PsAHP(2)"
	  tauRsAHP		  "PsAHP(3)"
	  tauFsAHP		  "PsAHP(4)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DistalDendrite"
	  SID			  "56"
	  Ports			  [2, 1]
	  Position		  [400, 235, 555, 350]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.306"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveEndCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend3(1)"
	  V0			  "PDend3(2)"
	  gL			  "PDend3(3)"
	  EL			  "PDend3(4)"
	  gA			  "PDend3(5)"
	  d			  "PDend3(6)"
	  L			  "PDend3(7)"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "57"
	  Ports			  [3, 1]
	  Position		  [360, 506, 365, 544]
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "58"
	  Ports			  [2, 1]
	  Position		  [735, 508, 740, 537]
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ProximalDendrite"
	  SID			  "59"
	  Ports			  [3, 1]
	  Position		  [615, 233, 755, 347]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  LibraryVersion	  "1.306"
	  FontName		  "Arial"
	  SourceBlock		  "CompartmentsLib/PassiveCompartment"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  C			  "PDend2(1)"
	  V0			  "PDend2(2)"
	  gL			  "PDend2(3)"
	  EL			  "PDend2(4)"
	  gA			  "PDend2(5)"
	  d			  "PDend2(6)"
	  L			  "PDend2(7)"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Soma"
	  SID			  "60"
	  Ports			  [2, 5]
	  Position		  [855, 236, 1000, 354]
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  FontName		  "Arial"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskDescription	  "Author: Jesse Palma"
	  MaskHelp		  "Author: Jesse Palma"
	  MaskPromptString	  "Capacitance, C|Initial Voltage, V0|Na Conductance, gNa|Na Eq Voltage, ENa|K Conductance, gK|K E"
	  "q Voltage, EK|Leak Conductance, gL|Leak Eq Voltage, EL|Axial Conductance, gA|Comp Diameter, d|Comp Length, L"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskVariables		  "C=@1;V0=@2;gNa=@3;ENa=@4;gK=@5;EK=@6;gL=@7;EL=@8;gA=@9;d=@10;L=@11;"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskDisplay		  "image(imread('..\\Libs\\icons\\Compartment.jpg'),'center');"
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "PSoma1(1)|PSoma1(2)|PSoma1(3)|PSoma1(4)|PSoma1(5)|PSoma1(6)|PSoma1(7)|PSoma1(8)|PSoma1(9)|PSoma1"
	  "(10)|PSoma1(11)"
	  System {
	    Name		    "Soma"
	    Location		    [1736, 143, 3013, 853]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AdjVoltage"
	      SID		      "61"
	      Position		      [1175, 463, 1205, 477]
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "AddlCurrent"
	      SID		      "62"
	      Position		      [1180, 553, 1210, 567]
	      BlockMirror	      on
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      " "
	      SID		      "63"
	      Position		      [895, 388, 925, 412]
	      BlockMirror	      on
	      Value		      "EL"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "  "
	      SID		      "64"
	      Position		      [585, 259, 620, 281]
	      BlockMirror	      on
	      Value		      "ENa"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "   "
	      SID		      "65"
	      Position		      [780, 344, 810, 366]
	      BlockMirror	      on
	      Value		      "EK"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      " 3"
	      SID		      "66"
	      Position		      [555, 169, 575, 191]
	      BlockMirror	      on
	      Value		      "3"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "3rd"
	      SID		      "67"
	      Ports		      [2, 1]
	      Position		      [505, 159, 530, 186]
	      BlockMirror	      on
	      Operator		      "pow"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "4"
	      SID		      "68"
	      Position		      [735, 316, 755, 334]
	      BlockMirror	      on
	      Value		      "4"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "4th"
	      SID		      "69"
	      Ports		      [2, 1]
	      Position		      [690, 308, 710, 332]
	      BlockMirror	      on
	      Operator		      "pow"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "CapacitanceGain"
	      SID		      "70"
	      Position		      [230, 397, 285, 443]
	      BlockMirror	      on
	      Gain		      "1/C"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      "71"
	      Position		      [900, 460, 995, 520]
	      BlockMirror	      on
	      Gain		      "(gA*d)/(4*L^2)"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "H-gate"
	      SID		      "72"
	      Ports		      [1, 1]
	      Position		      [535, 208, 575, 232]
	      BlockMirror	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"H-gate"
		Location		[1781, 317, 2467, 750]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "V"
		  SID			  "73"
		  Position		  [75, 143, 105, 157]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Constant
		  Name			  "1"
		  SID			  "74"
		  Position		  [150, 274, 170, 296]
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "75"
		  Ports			  [2, 1]
		  Position		  [395, 162, 410, 193]
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Integrator
		  Name			  "Integrator"
		  SID			  "76"
		  Ports			  [1, 1]
		  Position		  [450, 162, 500, 198]
		  InitialCondition	  "1"
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  "77"
		  Ports			  [2, 1]
		  Position		  [320, 216, 345, 249]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  "78"
		  Ports			  [2, 1]
		  Position		  [325, 126, 350, 159]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Subtract"
		  SID			  "79"
		  Ports			  [2, 1]
		  Position		  [260, 278, 290, 307]
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MATLABFcn
		  Name			  "alphaH"
		  SID			  "80"
		  Ports			  [1, 1]
		  Position		  [200, 210, 260, 240]
		  MATLABFcn		  "0.128 * exp( -(50+u) / 18)"
		}
		Block {
		  BlockType		  MATLABFcn
		  Name			  "betaH"
		  SID			  "81"
		  Ports			  [1, 1]
		  Position		  [200, 135, 260, 165]
		  MATLABFcn		  "4 ./ (exp(- (27+u)/5 ) + 1)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "82"
		  Position		  [585, 173, 615, 187]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "Integrator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 155; -305, 0; 0, -35]
		    DstBlock		    "Subtract"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70; -210, 0]
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "1"
		  SrcPort		  1
		  DstBlock		  "Subtract"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Subtract"
		  SrcPort		  1
		  Points		  [0, -55]
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  Points		  [15, 0; 0, -50]
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "alphaH"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "V"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "betaH"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 75]
		    DstBlock		    "alphaH"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "betaH"
		  SrcPort		  1
		  DstBlock		  "Product1"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "KEq"
	      SID		      "83"
	      Ports		      [2, 1]
	      Position		      [695, 355, 725, 390]
	      BlockMirror	      on
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "KGain"
	      SID		      "84"
	      Position		      [535, 333, 580, 367]
	      BlockMirror	      on
	      Gain		      "gK"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "LeakEq"
	      SID		      "85"
	      Ports		      [2, 1]
	      Position		      [825, 404, 855, 431]
	      BlockMirror	      on
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "LeakGain"
	      SID		      "86"
	      Position		      [730, 403, 775, 437]
	      BlockMirror	      on
	      Gain		      "gL"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "M-gate"
	      SID		      "87"
	      Ports		      [1, 1]
	      Position		      [570, 128, 610, 152]
	      BlockMirror	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"M-gate"
		Location		[784, 518, 1524, 904]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "V"
		  SID			  "88"
		  Position		  [150, 113, 180, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Constant
		  Name			  "1"
		  SID			  "89"
		  Position		  [215, 249, 235, 271]
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "90"
		  Ports			  [2, 1]
		  Position		  [435, 137, 450, 168]
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Integrator
		  Name			  "Integrator"
		  SID			  "91"
		  Ports			  [1, 1]
		  Position		  [490, 137, 540, 173]
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  "92"
		  Ports			  [2, 1]
		  Position		  [360, 191, 385, 224]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  "93"
		  Ports			  [2, 1]
		  Position		  [370, 96, 395, 129]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Subtract"
		  SID			  "94"
		  Ports			  [2, 1]
		  Position		  [300, 253, 330, 282]
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MATLABFcn
		  Name			  "alphaM"
		  SID			  "95"
		  Ports			  [1, 1]
		  Position		  [265, 170, 325, 200]
		  MATLABFcn		  "0.32 .* (50+u) ./ (1-exp(-(50+u) ./ 4 ))"
		}
		Block {
		  BlockType		  MATLABFcn
		  Name			  "betaM"
		  SID			  "96"
		  Ports			  [1, 1]
		  Position		  [265, 105, 325, 135]
		  MATLABFcn		  "0.28 .* (27+u) ./ (exp( (27+u) ./5 ) - 1)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  SID			  "97"
		  Position		  [605, 148, 635, 162]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "Integrator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 155; -285, 0; 0, -35]
		    DstBlock		    "Subtract"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -85; -205, 0]
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "1"
		  SrcPort		  1
		  DstBlock		  "Subtract"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Subtract"
		  SrcPort		  1
		  Points		  [0, -55]
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  Points		  [15, 0; 0, -50]
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "V"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "betaM"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "alphaM"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "alphaM"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Product"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 30]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "betaM"
		  SrcPort		  1
		  DstBlock		  "Product1"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "N-gate"
	      SID		      "98"
	      Ports		      [1, 1]
	      Position		      [745, 263, 780, 287]
	      BlockMirror	      on
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"N-gate"
		Location		[1791, 238, 2487, 642]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  SID			  "99"
		  Position		  [80, 113, 110, 127]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Sum
		  Name			  "Add"
		  SID			  "100"
		  Ports			  [2, 1]
		  Position		  [395, 132, 410, 163]
		  Inputs		  "-+"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  SID			  "101"
		  Position		  [175, 244, 195, 266]
		}
		Block {
		  BlockType		  Integrator
		  Name			  "Integrator"
		  SID			  "102"
		  Ports			  [1, 1]
		  Position		  [450, 132, 500, 168]
		}
		Block {
		  BlockType		  Product
		  Name			  "Product"
		  SID			  "103"
		  Ports			  [2, 1]
		  Position		  [320, 186, 345, 219]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Product
		  Name			  "Product1"
		  SID			  "104"
		  Ports			  [2, 1]
		  Position		  [315, 96, 340, 129]
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Sum
		  Name			  "Subtract"
		  SID			  "105"
		  Ports			  [2, 1]
		  Position		  [260, 248, 290, 277]
		  Inputs		  "+-"
		  InputSameDT		  off
		  OutDataTypeStr	  "Inherit: Inherit via internal rule"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  MATLABFcn
		  Name			  "alphaN"
		  SID			  "106"
		  Ports			  [1, 1]
		  Position		  [210, 180, 270, 210]
		  MATLABFcn		  "0.032 .* (52+u) ./ (1 - exp( -(52+u) ./ 5 ) )"
		}
		Block {
		  BlockType		  MATLABFcn
		  Name			  "betaN"
		  SID			  "107"
		  Ports			  [1, 1]
		  Position		  [205, 105, 265, 135]
		  MATLABFcn		  "0.5 .* exp(-(57+u) ./ 40)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  SID			  "108"
		  Position		  [585, 143, 615, 157]
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "betaN"
		  SrcPort		  1
		  DstBlock		  "Product1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Add"
		  SrcPort		  1
		  DstBlock		  "Integrator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Integrator"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 155; -305, 0; 0, -35]
		    DstBlock		    "Subtract"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Out1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70; -225, 0; 0, 25]
		    DstBlock		    "Product1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Subtract"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Subtract"
		  SrcPort		  1
		  Points		  [5, 0; 0, -55]
		  DstBlock		  "Product"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product"
		  SrcPort		  1
		  Points		  [20, 0; 0, -50]
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Product1"
		  SrcPort		  1
		  Points		  [25, 0; 0, 25]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    Points		    [0, 75]
		    DstBlock		    "alphaN"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "betaN"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "alphaN"
		  SrcPort		  1
		  DstBlock		  "Product"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "NaEq"
	      SID		      "109"
	      Ports		      [2, 1]
	      Position		      [515, 271, 545, 304]
	      BlockMirror	      on
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "NaGain"
	      SID		      "110"
	      Position		      [395, 203, 440, 237]
	      BlockMirror	      on
	      Gain		      "gNa"
	      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product"
	      SID		      "111"
	      Ports		      [3, 1]
	      Position		      [465, 149, 480, 291]
	      BlockMirror	      on
	      Inputs		      "3"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Product
	      Name		      "Product1"
	      SID		      "112"
	      Ports		      [2, 1]
	      Position		      [650, 320, 660, 375]
	      BlockMirror	      on
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Subtract5"
	      SID		      "113"
	      Ports		      [2, 1]
	      Position		      [1045, 452, 1065, 523]
	      BlockMirror	      on
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      "114"
	      Ports		      [5, 1]
	      Position		      [320, 238, 335, 602]
	      BlockMirror	      on
	      Inputs		      "+++++"
	      InputSameDT	      off
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Integrator
	      Name		      "VIntegrate"
	      SID		      "115"
	      Ports		      [1, 1]
	      Position		      [155, 400, 200, 440]
	      BlockMirror	      on
	      InitialCondition	      "V0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Voltage"
	      SID		      "116"
	      Position		      [65, 615, 80, 645]
	      BlockMirror	      on
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "INa"
	      SID		      "117"
	      Position		      [360, 290, 375, 320]
	      BlockMirror	      on
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "IK"
	      SID		      "118"
	      Position		      [360, 360, 375, 390]
	      BlockMirror	      on
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ILk"
	      SID		      "119"
	      Position		      [360, 430, 375, 460]
	      BlockMirror	      on
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "IAdj"
	      SID		      "120"
	      Position		      [360, 500, 375, 530]
	      BlockMirror	      on
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "AdjVoltage"
	      SrcPort		      1
	      DstBlock		      "Subtract5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Subtract5"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "LeakGain"
	      SrcPort		      1
	      Points		      [-335, 0]
	      Branch {
		DstBlock		"ILk"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Sum"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "LeakEq"
	      SrcPort		      1
	      DstBlock		      "LeakGain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " "
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "LeakEq"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "CapacitanceGain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CapacitanceGain"
	      SrcPort		      1
	      DstBlock		      "VIntegrate"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "VIntegrate"
	      SrcPort		      1
	      Points		      [-20, 0; 0, 210]
	      Branch {
		Points			[960, 0; 0, -125]
		Branch {
		  DstBlock		  "Subtract5"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -80]
		  Branch {
		    DstBlock		    "LeakEq"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -150; -255, 0]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "N-gate"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "KEq"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -55; -180, 0; 0, 0]
		    Branch {
		    DstBlock		    "H-gate"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "M-gate"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 75]
		    DstBlock		    "NaEq"
		    DstPort		    2
		    }
		    }
		  }
		}
	      }
	      Branch {
		DstBlock		"Voltage"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddlCurrent"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      Points		      [-505, 0]
	      Branch {
		DstBlock		"IAdj"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Sum"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "4"
	      SrcPort		      1
	      DstBlock		      "4th"
	      DstPort		      2
	    }
	    Line {
	      Labels		      [1, 0]
	      SrcBlock		      "N-gate"
	      SrcPort		      1
	      Points		      [-15, 0]
	      DstBlock		      "4th"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " 3"
	      SrcPort		      1
	      DstBlock		      "3rd"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "M-gate"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "3rd"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "3rd"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "H-gate"
	      SrcPort		      1
	      DstBlock		      "Product"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "   "
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "KEq"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "NaEq"
	      SrcPort		      1
	      Points		      [-10, 0; 0, -25]
	      DstBlock		      "Product"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Product"
	      SrcPort		      1
	      DstBlock		      "NaGain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Product1"
	      SrcPort		      1
	      DstBlock		      "KGain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "NaGain"
	      SrcPort		      1
	      Points		      [0, 60]
	      Branch {
		DstBlock		"INa"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "KGain"
	      SrcPort		      1
	      Points		      [-140, 0]
	      Branch {
		DstBlock		"IK"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Sum"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "4th"
	      SrcPort		      1
	      Points		      [-5, 0; 0, 15]
	      DstBlock		      "Product1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "KEq"
	      SrcPort		      1
	      Points		      [-5, 0; 0, -15]
	      DstBlock		      "Product1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "  "
	      SrcPort		      1
	      Points		      [-10, 0; 0, 10]
	      DstBlock		      "NaEq"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "C dV/dt =  g_{Na} m^3 h (E_{Na} - V) + g_K n^4 (E_K - V) + gL (E_L - V) + (g_Ad / 4L^2) * (V_{adj}"
	      " - V) + I_{additonal}"
	      Position		      [686, 77]
	      ForegroundColor	      "red"
	      Interpreter	      "tex"
	      FontName		      "Arial"
	      FontSize		      16
	      FontWeight	      "bold"
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spike Detection"
	  SID			  "121"
	  Ports			  [1, 1]
	  Position		  [1050, 262, 1120, 328]
	  LibraryVersion	  "1.300"
	  FontName		  "Arial"
	  SourceBlock		  "SpikingLib/Spike Detection"
	  SourceType		  "Unknown"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData "off"
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SpikeVoltageThreshold	  "spikeThreshold"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TgISynapse1"
	  SID			  "122"
	  Position		  [385, 518, 415, 532]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "VDendrite"
	  SID			  "123"
	  Position		  [770, 518, 800, 532]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "VSoma"
	  SID			  "124"
	  Position		  [1170, 443, 1200, 457]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "IAHP"
	  SID			  "125"
	  Position		  [910, 518, 940, 532]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "SpikesAxon"
	  SID			  "126"
	  Position		  [1165, 288, 1195, 302]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "VDendrite"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "3AHPCurrents-Kstyle"
	  SrcPort		  1
	  Points		  [0, 25; -25, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "IAHP"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -110]
	    DstBlock		    "Soma"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse1"
	  SrcPort		  1
	  Points		  [10, 0; 0, 265]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "TgISynapse1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse1"
	  SrcPort		  3
	  Points		  [0, 0]
	  Branch {
	    Points		    [0, 205]
	    DstBlock		    "Mux"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [55, 0]
	    DstBlock		    "DistalDendrite"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "IProx"
	  SrcPort		  1
	  Points		  [500, 0]
	  DstBlock		  "ProximalDendrite"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "\"AMPA\" CompoundDiffSynapse1"
	  SrcPort		  2
	  Points		  [5, 0; 0, 235]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SpikesS1"
	  SrcPort		  1
	  DstBlock		  "\"AMPA\" CompoundDiffSynapse1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Spike Detection"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "3AHPCurrents-Kstyle"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "SpikesAxon"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Soma"
	  SrcPort		  1
	  Points		  [10, 0; 0, 50; 15, 0]
	  Branch {
	    Points		    [0, -70; -430, 0]
	    DstBlock		    "ProximalDendrite"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [0, 0; 0, 155]
	      Branch {
		DstBlock		"3AHPCurrents-Kstyle"
		DstPort			2
	      }
	      Branch {
		DstBlock		"VSoma"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Spike Detection"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "ProximalDendrite"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 105; -50, 0; 0, 135]
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 0]
	    Branch {
	      Points		      [75, 0]
	      DstBlock		      "Soma"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -80; -380, 0]
	      DstBlock		      "DistalDendrite"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "DistalDendrite"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 220]
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    Branch {
	      DstBlock		      "ProximalDendrite"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -30; -430, 0]
	      DstBlock		      "\"AMPA\" CompoundDiffSynapse1"
	      DstPort		      2
	    }
	  }
	}
	Annotation {
	  Name			  "Inputs"
	  Position		  [76, 207]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Outputs"
	  Position		  [1181, 222]
	  ForegroundColor	  "gray"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Soma"
	  Position		  [926, 77]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Dendritic Tree"
	  Position		  [581, 82]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "Synaptic"
	  Position		  [236, 87]
	  ForegroundColor	  "darkGreen"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "g_{ampa} = ..."
	  Position		  [246, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_s/dt = ..."
	  Position		  [941, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_p/dt = ..."
	  Position		  [696, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "dV_d/dt = ..."
	  Position		  [481, 147]
	  ForegroundColor	  "red"
	  Interpreter		  "tex"
	  FontName		  "Arial"
	  FontSize		  16
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Shunting Neuron"
      SID		      "127"
      Ports		      [3, 1]
      Position		      [150, 85, 300, 175]
      LibraryVersion	      "1.168"
      SourceBlock	      "RateBasedLib/Shunting Neuron"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      A			      "0.1"
      B			      "1"
      tau		      "1"
    }
  }
}
