Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  2 16:07:19 2020
| Host         : LAPTOP-AHOKB06N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.825        0.000                      0                  449        0.092        0.000                      0                  449        4.500        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.825        0.000                      0                  449        0.092        0.000                      0                  449        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_singal_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 1.016ns (16.755%)  route 5.048ns (83.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.626     5.210    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/Q
                         net (fo=158, routed)         3.624     9.352    system_fsm/M_testInput_q[2]
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.502 r  system_fsm/M_register_singal_q[5]_i_2/O
                         net (fo=6, routed)           1.424    10.926    system_fsm/M_register_singal_q[5]_i_2_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I2_O)        0.348    11.274 r  system_fsm/M_register_singal_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.274    system_fsm/M_register_singal_q[0]_i_1_n_0
    SLICE_X58Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[0]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y47         FDSE (Setup_fdse_C_D)        0.031    15.099    system_fsm/M_register_singal_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_singal_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 1.016ns (17.481%)  route 4.796ns (82.519%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.626     5.210    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/Q
                         net (fo=158, routed)         3.624     9.352    system_fsm/M_testInput_q[2]
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.502 r  system_fsm/M_register_singal_q[5]_i_2/O
                         net (fo=6, routed)           1.172    10.674    system_fsm/M_register_singal_q[5]_i_2_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I2_O)        0.348    11.022 r  system_fsm/M_register_singal_q[4]_i_1/O
                         net (fo=1, routed)           0.000    11.022    system_fsm/M_register_singal_q[4]_i_1_n_0
    SLICE_X57Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.454    14.859    system_fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[4]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y47         FDSE (Setup_fdse_C_D)        0.031    15.034    system_fsm/M_register_singal_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.022    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_singal_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 1.016ns (18.096%)  route 4.599ns (81.904%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.626     5.210    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/Q
                         net (fo=158, routed)         3.624     9.352    system_fsm/M_testInput_q[2]
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.502 r  system_fsm/M_register_singal_q[5]_i_2/O
                         net (fo=6, routed)           0.975    10.477    system_fsm/M_register_singal_q[5]_i_2_n_0
    SLICE_X57Y47         LUT5 (Prop_lut5_I2_O)        0.348    10.825 r  system_fsm/M_register_singal_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.825    system_fsm/M_register_singal_q[1]_i_1_n_0
    SLICE_X57Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.454    14.859    system_fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[1]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y47         FDSE (Setup_fdse_C_D)        0.032    15.035    system_fsm/M_register_singal_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_singal_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.016ns (17.907%)  route 4.658ns (82.093%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.626     5.210    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/Q
                         net (fo=158, routed)         3.624     9.352    system_fsm/M_testInput_q[2]
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.502 r  system_fsm/M_register_singal_q[5]_i_2/O
                         net (fo=6, routed)           1.034    10.536    system_fsm/M_register_singal_q[5]_i_2_n_0
    SLICE_X58Y47         LUT5 (Prop_lut5_I2_O)        0.348    10.884 r  system_fsm/M_register_singal_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.884    system_fsm/M_register_singal_q[5]_i_1_n_0
    SLICE_X58Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[5]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y47         FDSE (Setup_fdse_C_D)        0.031    15.099    system_fsm/M_register_singal_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_singal_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.016ns (18.068%)  route 4.607ns (81.932%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.626     5.210    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  system_fsm/FSM_sequential_M_testInput_q_reg[2]/Q
                         net (fo=158, routed)         3.624     9.352    system_fsm/M_testInput_q[2]
    SLICE_X56Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.502 r  system_fsm/M_register_singal_q[5]_i_2/O
                         net (fo=6, routed)           0.983    10.485    system_fsm/M_register_singal_q[5]_i_2_n_0
    SLICE_X59Y47         LUT5 (Prop_lut5_I2_O)        0.348    10.833 r  system_fsm/M_register_singal_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.833    system_fsm/M_register_singal_q[2]_i_1_n_0
    SLICE_X59Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X59Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[2]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y47         FDSE (Setup_fdse_C_D)        0.031    15.099    system_fsm/M_register_singal_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_singal_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.334ns (24.161%)  route 4.187ns (75.839%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.557     5.141    buttons/left_button/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  buttons/left_button/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  buttons/left_button/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.788     6.447    buttons/left_button/M_ctr_q_reg[19]
    SLICE_X57Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.571 r  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.505     7.075    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.433     7.632    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.756 f  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.646     8.402    buttons/left_ed/M_left_button_out
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.118     8.520 r  buttons/left_ed/M_register_a_q[15]_i_2/O
                         net (fo=39, routed)          1.816    10.336    system_fsm/M_register_a_q_reg[15]_0
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.326    10.662 r  system_fsm/M_register_singal_q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.662    system_fsm/M_register_singal_q[3]_i_1_n_0
    SLICE_X57Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.454    14.859    system_fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDSE                                         r  system_fsm/M_register_singal_q_reg[3]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y47         FDSE (Setup_fdse_C_D)        0.029    15.032    system_fsm/M_register_singal_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.458ns (26.102%)  route 4.128ns (73.898%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.557     5.141    buttons/left_button/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  buttons/left_button/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttons/left_button/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.788     6.447    buttons/left_button/M_ctr_q_reg[19]
    SLICE_X57Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.505     7.075    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.199 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.433     7.632    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.756 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.646     8.402    buttons/left_ed/M_left_button_out
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.118     8.520 f  buttons/left_ed/M_register_a_q[15]_i_2/O
                         net (fo=39, routed)          0.670     9.191    buttons/up_ed/M_register_a_q_reg[15]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.326     9.517 r  buttons/up_ed/M_register_a_q[15]_i_3/O
                         net (fo=38, routed)          1.086    10.603    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.727 r  system_fsm/M_register_a_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.727    system_fsm/M_register_a_q[2]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.518    14.923    system_fsm/clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[2]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)        0.031    15.098    system_fsm/M_register_a_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 1.458ns (26.392%)  route 4.067ns (73.608%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.557     5.141    buttons/left_button/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  buttons/left_button/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttons/left_button/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.788     6.447    buttons/left_button/M_ctr_q_reg[19]
    SLICE_X57Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.505     7.075    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.199 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.433     7.632    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.756 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.646     8.402    buttons/left_ed/M_left_button_out
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.118     8.520 f  buttons/left_ed/M_register_a_q[15]_i_2/O
                         net (fo=39, routed)          0.670     9.191    buttons/up_ed/M_register_a_q_reg[15]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.326     9.517 r  buttons/up_ed/M_register_a_q[15]_i_3/O
                         net (fo=38, routed)          1.025    10.542    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X58Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.666 r  system_fsm/M_register_a_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.666    system_fsm/M_register_a_q[4]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.518    14.923    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[4]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)        0.029    15.096    system_fsm/M_register_a_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.458ns (26.406%)  route 4.064ns (73.594%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.557     5.141    buttons/left_button/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  buttons/left_button/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttons/left_button/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.788     6.447    buttons/left_button/M_ctr_q_reg[19]
    SLICE_X57Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.505     7.075    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.199 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.433     7.632    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.756 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.646     8.402    buttons/left_ed/M_left_button_out
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.118     8.520 f  buttons/left_ed/M_register_a_q[15]_i_2/O
                         net (fo=39, routed)          0.670     9.191    buttons/up_ed/M_register_a_q_reg[15]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.326     9.517 r  buttons/up_ed/M_register_a_q[15]_i_3/O
                         net (fo=38, routed)          1.022    10.539    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X58Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.663 r  system_fsm/M_register_a_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.663    system_fsm/M_register_a_q[5]_i_1_n_0
    SLICE_X58Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.518    14.923    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[5]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_D)        0.031    15.098    system_fsm/M_register_a_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 buttons/left_button/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.458ns (26.427%)  route 4.059ns (73.573%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.557     5.141    buttons/left_button/clk_IBUF_BUFG
    SLICE_X56Y60         FDRE                                         r  buttons/left_button/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  buttons/left_button/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.788     6.447    buttons/left_button/M_ctr_q_reg[19]
    SLICE_X57Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.571 f  buttons/left_button/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.505     7.075    buttons/left_button/M_last_q_i_5__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.199 f  buttons/left_button/M_last_q_i_3__1/O
                         net (fo=1, routed)           0.433     7.632    buttons/left_button/M_last_q_i_3__1_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.756 r  buttons/left_button/M_last_q_i_1__1/O
                         net (fo=3, routed)           0.646     8.402    buttons/left_ed/M_left_button_out
    SLICE_X59Y56         LUT2 (Prop_lut2_I1_O)        0.118     8.520 f  buttons/left_ed/M_register_a_q[15]_i_2/O
                         net (fo=39, routed)          0.670     9.191    buttons/up_ed/M_register_a_q_reg[15]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.326     9.517 r  buttons/up_ed/M_register_a_q[15]_i_3/O
                         net (fo=38, routed)          1.018    10.534    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X59Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.658 r  system_fsm/M_register_a_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.658    system_fsm/M_register_a_q[1]_i_1_n_0
    SLICE_X59Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.518    14.923    system_fsm/clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[1]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y45         FDRE (Setup_fdre_C_D)        0.029    15.096    system_fsm/M_register_a_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                  4.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.513    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  seven_seg_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.762    seven_seg_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.923    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.977    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_7
    SLICE_X57Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     2.025    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    seven_seg_counter/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.513    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  seven_seg_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.762    seven_seg_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.923    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.988    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_5
    SLICE_X57Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     2.025    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    seven_seg_counter/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.513    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  seven_seg_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.762    seven_seg_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.923    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.013    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_4
    SLICE_X57Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     2.025    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    seven_seg_counter/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.569     1.513    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  seven_seg_counter/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.762    seven_seg_counter/M_ctr_q_reg_n_0_[7]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.923    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.013    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_6
    SLICE_X57Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.835     2.025    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    seven_seg_counter/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 buttons/right_ed/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/FSM_sequential_M_testInput_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.537    buttons/right_ed/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  buttons/right_ed/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  buttons/right_ed/M_last_q_reg/Q
                         net (fo=3, routed)           0.110     1.788    buttons/right_ed/M_last_q
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  buttons/right_ed/FSM_sequential_M_testInput_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    system_fsm/FSM_sequential_M_testInput_q_reg[0]_0
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.052    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[0]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.120     1.670    system_fsm/FSM_sequential_M_testInput_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 buttons/right_ed/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/FSM_sequential_M_testInput_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.537    buttons/right_ed/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  buttons/right_ed/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  buttons/right_ed/M_last_q_reg/Q
                         net (fo=3, routed)           0.114     1.792    buttons/right_ed/M_last_q
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  buttons/right_ed/FSM_sequential_M_testInput_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    system_fsm/FSM_sequential_M_testInput_q_reg[1]_0
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.052    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[1]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.121     1.671    system_fsm/FSM_sequential_M_testInput_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 system_fsm/FSM_sequential_M_testInput_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_signal_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.258ns (43.743%)  route 0.332ns (56.257%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.537    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.701 f  system_fsm/FSM_sequential_M_testInput_q_reg[0]/Q
                         net (fo=157, routed)         0.127     1.828    buttons/down_button/M_testInput_q[0]
    SLICE_X61Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  buttons/down_button/M_counter_signal_q[2]_i_3/O
                         net (fo=3, routed)           0.204     2.078    system_fsm/M_counter_signal_d
    SLICE_X58Y48         LUT5 (Prop_lut5_I3_O)        0.049     2.127 r  system_fsm/M_counter_signal_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.127    system_fsm/M_counter_signal_q[2]_i_1_n_0
    SLICE_X58Y48         FDRE                                         r  system_fsm/M_counter_signal_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.865     2.055    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  system_fsm/M_counter_signal_q_reg[2]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y48         FDRE (Hold_fdre_C_D)         0.107     1.916    system_fsm/M_counter_signal_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 buttons/middle_ed/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_b_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.235ns (39.452%)  route 0.361ns (60.548%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.594     1.538    buttons/middle_ed/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  buttons/middle_ed/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  buttons/middle_ed/M_last_q_reg/Q
                         net (fo=4, routed)           0.098     1.777    buttons/middle_button/M_last_q
    SLICE_X63Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  buttons/middle_button/M_counter_signal_q[2]_i_2/O
                         net (fo=8, routed)           0.263     2.084    system_fsm/M_counter_signal_q_reg[2]_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I1_O)        0.049     2.133 r  system_fsm/M_counter_b_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.133    system_fsm/M_counter_b_q[2]_i_1_n_0
    SLICE_X62Y47         FDRE                                         r  system_fsm/M_counter_b_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     2.057    system_fsm/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  system_fsm/M_counter_b_q_reg[2]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.107     1.918    system_fsm/M_counter_b_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 system_fsm/FSM_sequential_M_testInput_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_signal_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.254ns (43.433%)  route 0.331ns (56.567%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.537    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.701 f  system_fsm/FSM_sequential_M_testInput_q_reg[0]/Q
                         net (fo=157, routed)         0.127     1.828    buttons/down_button/M_testInput_q[0]
    SLICE_X61Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  buttons/down_button/M_counter_signal_q[2]_i_3/O
                         net (fo=3, routed)           0.203     2.077    system_fsm/M_counter_signal_d
    SLICE_X58Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.122 r  system_fsm/M_counter_signal_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.122    system_fsm/M_counter_signal_q[0]_i_1_n_0
    SLICE_X58Y48         FDRE                                         r  system_fsm/M_counter_signal_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.865     2.055    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  system_fsm/M_counter_signal_q_reg[0]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y48         FDRE (Hold_fdre_C_D)         0.091     1.900    system_fsm/M_counter_signal_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 system_fsm/FSM_sequential_M_testInput_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_signal_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.254ns (43.359%)  route 0.332ns (56.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.593     1.537    system_fsm/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.701 f  system_fsm/FSM_sequential_M_testInput_q_reg[0]/Q
                         net (fo=157, routed)         0.127     1.828    buttons/down_button/M_testInput_q[0]
    SLICE_X61Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  buttons/down_button/M_counter_signal_q[2]_i_3/O
                         net (fo=3, routed)           0.204     2.078    system_fsm/M_counter_signal_d
    SLICE_X58Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.123 r  system_fsm/M_counter_signal_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.123    system_fsm/M_counter_signal_q[1]_i_1_n_0
    SLICE_X58Y48         FDRE                                         r  system_fsm/M_counter_signal_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.865     2.055    system_fsm/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  system_fsm/M_counter_signal_q_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X58Y48         FDRE (Hold_fdre_C_D)         0.092     1.901    system_fsm/M_counter_signal_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   buttons/down_button/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   buttons/down_button/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   buttons/down_button/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y62   buttons/down_button/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y62   buttons/down_button/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y62   buttons/down_button/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y62   buttons/down_button/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y63   buttons/down_button/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y63   buttons/down_button/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   buttons/left_ed/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/right_button/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/right_button/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/right_button/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttons/right_button/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/right_button/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/right_button/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/right_button/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/right_button/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   buttons/up_button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   buttons/down_ed/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   buttons/left_button/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   buttons/left_button/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   buttons/left_button/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   buttons/left_button/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   buttons/left_button/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   buttons/left_button/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   buttons/left_button/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y60   buttons/left_button/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   buttons/left_ed/M_last_q_reg/C



