#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 18 11:13:24 2024
# Process ID: 51803
# Current directory: /home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.runs/design_1_gray2rgb_0_0_synth_1
# Command line: vivado -log design_1_gray2rgb_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_gray2rgb_0_0.tcl
# Log file: /home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.runs/design_1_gray2rgb_0_0_synth_1/design_1_gray2rgb_0_0.vds
# Journal file: /home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.runs/design_1_gray2rgb_0_0_synth_1/vivado.jou
# Running On: adrian, OS: Linux, CPU Frequency: 2487.242 MHz, CPU Physical cores: 4, Host memory: 16477 MB
#-----------------------------------------------------------
source design_1_gray2rgb_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1340.410 ; gain = 0.023 ; free physical = 5597 ; free virtual = 10608
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adrian/github_repos/OV7670-PynqZ2/Progetto/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adrian/github_repos/OV7670-PynqZ2/Progetto/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/adrian/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_gray2rgb_0_0
Command: synth_design -top design_1_gray2rgb_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52109
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2120.289 ; gain = 404.629 ; free physical = 2910 ; free virtual = 7888
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_gray2rgb_0_0' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_gray2rgb_0_0_1/synth/design_1_gray2rgb_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'gray2rgb' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/gray2rgb.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/fifo_w11_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w11_d2_A_shiftReg' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/fifo_w11_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A_shiftReg' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/fifo_w11_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w11_d2_A' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/fifo_w11_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColobkb' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_CvtColobkb.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColobkb_shiftReg' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_CvtColobkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColobkb_shiftReg' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_CvtColobkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColobkb' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_CvtColobkb.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIcud' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_Mat2AXIcud.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIcud_shiftReg' [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_Mat2AXIcud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIcud_shiftReg' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_Mat2AXIcud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIcud' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_Mat2AXIcud.v:42]
INFO: [Synth 8-6155] done synthesizing module 'gray2rgb' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/gray2rgb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_gray2rgb_0_0' (0#1) [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_gray2rgb_0_0_1/synth/design_1_gray2rgb_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Mat2AXIvideo.v:252]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Mat2AXIvideo.v:278]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Mat2AXIvideo.v:304]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Mat2AXIvideo.v:366]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/gray2rgb.v:445]
WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/gray2rgb.v:453]
WARNING: [Synth 8-7129] Port inStream_TKEEP[0] in module AXIvideo2Mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[0] in module AXIvideo2Mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[0] in module AXIvideo2Mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[0] in module AXIvideo2Mat is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2219.227 ; gain = 503.566 ; free physical = 2539 ; free virtual = 7525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2234.070 ; gain = 518.410 ; free physical = 2526 ; free virtual = 7513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2234.070 ; gain = 518.410 ; free physical = 2526 ; free virtual = 7513
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2234.070 ; gain = 0.000 ; free physical = 2498 ; free virtual = 7486
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_gray2rgb_0_0_1/constraints/gray2rgb_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_gray2rgb_0_0_1/constraints/gray2rgb_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.runs/design_1_gray2rgb_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.runs/design_1_gray2rgb_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.852 ; gain = 0.000 ; free physical = 2174 ; free virtual = 7162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2374.887 ; gain = 0.000 ; free physical = 2161 ; free virtual = 7149
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 649 ; free virtual = 5634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 647 ; free virtual = 5632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.runs/design_1_gray2rgb_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 645 ; free virtual = 5630
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 458 ; free virtual = 5444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 74    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 32    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 93    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port inStream_TKEEP[0] in module gray2rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[0] in module gray2rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[0] in module gray2rgb is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[0] in module gray2rgb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 226 ; free virtual = 5285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 233 ; free virtual = 5256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 232 ; free virtual = 5256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |    18|
|3     |LUT2   |    37|
|4     |LUT3   |   109|
|5     |LUT4   |    77|
|6     |LUT5   |    73|
|7     |LUT6   |    66|
|8     |FDRE   |   392|
|9     |FDSE   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2374.887 ; gain = 518.410 ; free physical = 197 ; free virtual = 5258
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2374.887 ; gain = 659.227 ; free physical = 197 ; free virtual = 5258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2374.887 ; gain = 0.000 ; free physical = 422 ; free virtual = 5483
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.887 ; gain = 0.000 ; free physical = 505 ; free virtual = 5550
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e18ac97b
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 2374.887 ; gain = 1006.727 ; free physical = 504 ; free virtual = 5549
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1754.574; main = 1441.488; forked = 328.260
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3332.004; main = 2374.855; forked = 989.164
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.863 ; gain = 0.000 ; free physical = 504 ; free virtual = 5549
INFO: [Common 17-1381] The checkpoint '/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.runs/design_1_gray2rgb_0_0_synth_1/design_1_gray2rgb_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_gray2rgb_0_0, cache-ID = bd0e33cfb8374c9f
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.863 ; gain = 0.000 ; free physical = 461 ; free virtual = 5514
INFO: [Common 17-1381] The checkpoint '/home/adrian/github_repos/OV7670-PynqZ2/Progetto/OV7670-pynq/OV7670-pynq.runs/design_1_gray2rgb_0_0_synth_1/design_1_gray2rgb_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_gray2rgb_0_0_utilization_synth.rpt -pb design_1_gray2rgb_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 11:14:20 2024...
