# configuration file for uwfdtool 

Log:
{
	File = "";	// Log file name, stdout if empty
	Mask = 0x1F;	// Log mask: 1 - Fatal, 2 - Error, 4 - Warning, 8 - Info, 16 - Debug
};

#default module configuration
Def:
{
	MasterClockMux = 0;	// master clock multiplexer setting 
	MasterTrigMux = 0;	// master trigger multiplexer setting 
	MasterInhMux = 0;	// master inhibit multiplexer setting
	MasterClockDiv = 0;	// Mater clock divider (0 - 1, 1 - 2, 2 - 4, 3 - 8)
	MasterClockErc = 0;	// Mater clock edge control (0 - fast, 1 - medium, 2 - slow)
	AuxTrigOut = 0;		// Enable pulse trigger + inhibit on the auxillary FP output pair
	TokenSync = 1;		// Enable type=5 records on tokens 0, 256, 512 and 768
	SlaveClockFile = "Si5338-125MHz.h";	// Si5338 .h configuration file
	DAC = 0x2000;		// DAC setting
	TrigGenMask = 1;	// Mask of slave xilinxes participating in trigger generation
	TrigOrTime = 10;	// Number of clocks to OR trigger sources
	TrigBlkTime = 75;	// Number of clocks to block trigger production
	TrigUserWord = 0;	// 15-bit user word to be put to trigger block
	FifoBegin = 0;		// Main FIFO start address in 8k blocks
	FifoEnd = 0x8000;	// Main FIFO end address in 8k blocks
	IODelay = 26;		// ADC data delay setting, must be error free +-5 delay taps
	ZeroSupThreshold = 500;	// Threshold for zero suppression in master trigger
	SelfTrigThreshold = 500;	// Threshold for self trigger
	SelfTriggerPrescale = 10;	// Self trigger prescale
	WinLen = 50;		// Waveform window length
	TrigWinBegin = 75;	// Master trigger window begin delay
	SelfWinBegin = 25;	// Self trigger window begin delay
	SumWinBegin = 40;	// Trigger sum window begin delay
	ZSWinBegin = 0;		// Zero suppression window begin (from TrigWinBegin)
	ZSWinEnd = 50;		// Zero suppression window end (from TrigWinBegin)
	SumDelay = 23;		// Delay of this X sum to be summed with other 3 X's
	MainTrigMask = [0x8000, 0x8000, 0x8000, 0x8000];	// Mask channels from master trigger
	SelfTrigMask = [0x8000, 0x8000, 0x8000, 0x8000];	// Mask channels from self trigger
	TrigSumMask = [0x8000, 0x8000, 0x8000, 0x8000];		// Mask channels from trigger production sum
	InvertMask = [0, 0, 0, 0];	// Mask channels for invertion
	TrigHistMask = 1;
	MasterTrigThreshold = 20;	// Threshold for master trigger production (1/2 of ADC units sum)
	TrigCoef = [1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000,
		    1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000, 1.000];
};

Dev055:
{
	MasterTrigMux = 3;	// master trigger multiplexer setting 
	MasterInhMux = 3;	// master inhibit multiplexer setting
	TrigGenMask = 1;	// Mask of slave xilinxes participating in trigger generation
	MasterTrig2FIFO = 1;	// Enable (1) master trigger records (type 2)
	AuxTrigIn = 0;		// Get auxillary triggers to trigger mixture
	AuxTrigOut = 0;		// Enable pulse trigger + inhibit on the auxillary FP output pair
	TrigOrTime = 7;		// Number of clocks to OR trigger sources
	ZeroSupThreshold = 4;	// Threshold for zero suppression in master trigger
	SelfTrigThreshold = 40;	// Threshold for self trigger
	SelfTriggerPrescale = 10000;	// Self trigger prescale
	WinLen = 64;		// Waveform window length
	TrigWinBegin = 85;	// Master trigger window begin delay
	SumWinBegin = 50;	// Trigger sum window begin delay
	ZSWinBegin = 7;		// Zero suppression window begin (from TrigWinBegin)		
	ZSWinEnd = 35;		// Zero suppression window end (from TrigWinBegin)
	SumDelay = 20;		// Delay of this X sum to be summed with other 3 X's
	MainTrigMask = [0xFFFF, 0x9327, 0x8000, 0x0000];	// Mask channels from master trigger
	SelfTrigMask = [0xFFFF, 0x9327, 0x8000, 0x0000];	// Mask channels from self trigger
	TrigSumMask =  [0xFFFF, 0x9327, 0x8000, 0x0000];	// Mask channels from trigger production sum
	TrigHistMask = 1;
//	Active channels MIP: 610, 563, 670
//	500, 455, 840, 790, 640, 520, 800, 850
//		Coefs to make MIP = 500
//	InvertMask = [0, 0, 0, 0];	// Mask channels for invertion
	MasterTrigThreshold = 10;	// Threshold for master trigger production - 4 MIP out of 11
};


Dev035:
{
	AuxTrigOut = 1;
	TrigHistMask = 1;
	MasterTrigThreshold = 200;	// Threshold for master trigger production (1/2 of ADC units sum)
	TrigGenMask = 1;		// Mask of slave xilinxes participating in trigger generation
};

Dev026:
{
	IODelay = 32;		// ADC data delay setting, must be error free +-5 delay taps
};

Dev027:
{
	IODelay = 30;		// ADC data delay setting, must be error free +-5 delay taps
};

Dev042:
{
	IODelay = 28;		// ADC data delay setting, must be error free +-5 delay taps
};
