{
  "design": {
    "design_info": {
      "boundary_crc": "0x58583F6058583F6",
      "device": "xc7a35tcpg236-1",
      "name": "InlabGlitchFixed",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "xup_and2_0": "",
      "xup_and2_1": "",
      "xup_inv_0": "",
      "xup_inv_1": "",
      "xup_or2_0": "",
      "xup_or2_1": "",
      "xup_or2_2": "",
      "xup_and2_2": "",
      "xup_or2_3": ""
    },
    "ports": {
      "A": {
        "direction": "I"
      },
      "B": {
        "direction": "I"
      },
      "C": {
        "direction": "I"
      },
      "D": {
        "direction": "I"
      },
      "F": {
        "direction": "O"
      }
    },
    "components": {
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "InlabGlitchFixed_xup_and2_0_0",
        "parameters": {
          "DELAY": {
            "value": "0"
          }
        }
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "InlabGlitchFixed_xup_and2_1_0",
        "parameters": {
          "DELAY": {
            "value": "5"
          }
        }
      },
      "xup_inv_0": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "InlabGlitchFixed_xup_inv_0_0",
        "parameters": {
          "DELAY": {
            "value": "0"
          }
        }
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "InlabGlitchFixed_xup_inv_1_0",
        "parameters": {
          "DELAY": {
            "value": "3"
          }
        }
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:xup:xup_or2:1.0",
        "xci_name": "InlabGlitchFixed_xup_or2_0_0",
        "parameters": {
          "DELAY": {
            "value": "3"
          }
        }
      },
      "xup_or2_1": {
        "vlnv": "xilinx.com:xup:xup_or2:1.0",
        "xci_name": "InlabGlitchFixed_xup_or2_1_0",
        "parameters": {
          "DELAY": {
            "value": "3"
          }
        }
      },
      "xup_or2_2": {
        "vlnv": "xilinx.com:xup:xup_or2:1.0",
        "xci_name": "InlabGlitchFixed_xup_or2_2_0",
        "parameters": {
          "DELAY": {
            "value": "5"
          }
        }
      },
      "xup_and2_2": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "InlabGlitchFixed_xup_and2_0_1",
        "parameters": {
          "DELAY": {
            "value": "0"
          }
        }
      },
      "xup_or2_3": {
        "vlnv": "xilinx.com:xup:xup_or2:1.0",
        "xci_name": "InlabGlitchFixed_xup_or2_1_2",
        "parameters": {
          "DELAY": {
            "value": "3"
          }
        }
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "A",
          "xup_inv_0/a",
          "xup_or2_2/a"
        ]
      },
      "a_0_2": {
        "ports": [
          "B",
          "xup_or2_0/a",
          "xup_or2_2/b"
        ]
      },
      "a_0_3": {
        "ports": [
          "D",
          "xup_and2_1/a",
          "xup_and2_2/a"
        ]
      },
      "a_1_1": {
        "ports": [
          "C",
          "xup_inv_1/a"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or2_1/b"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_or2_1/a"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "xup_inv_0/y",
          "xup_and2_0/a"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_or2_0/b",
          "xup_and2_2/b"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "xup_and2_0/b"
        ]
      },
      "xup_or2_2_y": {
        "ports": [
          "xup_or2_2/y",
          "xup_and2_1/b"
        ]
      },
      "xup_or2_1_y": {
        "ports": [
          "xup_or2_1/y",
          "xup_or2_3/a"
        ]
      },
      "xup_or2_3_y": {
        "ports": [
          "xup_or2_3/y",
          "F"
        ]
      },
      "xup_and2_2_y": {
        "ports": [
          "xup_and2_2/y",
          "xup_or2_3/b"
        ]
      }
    }
  }
}