from prototypes import (PackageDIP16, Pin, Test)

class Part74170(PackageDIP16):
    name = "74170"
    desc = "4-by-4 register file with open-collector outputs"
    pin_cfg = {
        1: Pin("D2", Pin.IN),
        2: Pin("D3", Pin.IN),
        3: Pin("D4", Pin.IN),
        4: Pin("RB", Pin.IN),
        5: Pin("RA", Pin.IN),
        6: Pin("Q4", Pin.OC),
        7: Pin("Q3", Pin.OC),
        9: Pin("Q2", Pin.OC),
        10: Pin("Q1", Pin.OC),
        11: Pin("~GR", Pin.IN),
        12: Pin("~GW", Pin.IN),
        13: Pin("WB", Pin.IN),
        14: Pin("WA", Pin.IN),
        15: Pin("D1", Pin.IN),
    }
    test_bits = Test(
        name="Bit storage test",
        inputs=[13, 14, 12,  4, 5, 11,  15, 1, 2, 3],
        outputs=[10, 9, 7, 6],
        ttype=Test.COMB,
        body=[
            # R/W 0's
            [[0, 0, 0,  0, 0, 1,  0, 0, 0, 0], [1, 1, 1, 1]],
            [[0, 0, 1,  0, 0, 0,  0, 0, 0, 0], [0, 0, 0, 0]],

            [[0, 1, 0,  0, 0, 1,  0, 0, 0, 0], [1, 1, 1, 1]],
            [[0, 0, 1,  0, 1, 0,  0, 0, 0, 0], [0, 0, 0, 0]],

            [[1, 0, 0,  0, 0, 1,  0, 0, 0, 0], [1, 1, 1, 1]],
            [[0, 0, 1,  1, 0, 0,  0, 0, 0, 0], [0, 0, 0, 0]],

            [[1, 1, 0,  0, 0, 1,  0, 0, 0, 0], [1, 1, 1, 1]],
            [[0, 0, 1,  1, 1, 0,  0, 0, 0, 0], [0, 0, 0, 0]],

            # R/W 1's
            [[0, 0, 0,  0, 0, 1,  1, 1, 1, 1], [1, 1, 1, 1]],
            [[0, 0, 1,  0, 0, 0,  0, 0, 0, 0], [1, 1, 1, 1]],

            [[0, 1, 0,  0, 0, 1,  1, 1, 1, 1], [1, 1, 1, 1]],
            [[0, 0, 1,  0, 1, 0,  0, 0, 0, 0], [1, 1, 1, 1]],

            [[1, 0, 0,  0, 0, 1,  1, 1, 1, 1], [1, 1, 1, 1]],
            [[0, 0, 1,  1, 0, 0,  0, 0, 0, 0], [1, 1, 1, 1]],

            [[1, 1, 0,  0, 0, 1,  1, 1, 1, 1], [1, 1, 1, 1]],
            [[0, 0, 1,  1, 1, 0,  0, 0, 0, 0], [1, 1, 1, 1]],
        ]
    )

    test_addr = Test(
        name="Addressing test",
        inputs=[13, 14, 12,  4, 5, 11,  15, 1, 2, 3],
        outputs=[10, 9, 7, 6],
        ttype=Test.COMB,
        body=[
            # W: 0 0 0 0
            [[0, 0, 0,  0, 0, 1,  0, 0, 0, 0], [1, 1, 1, 1]],
            [[0, 1, 0,  0, 0, 1,  0, 0, 0, 0], [1, 1, 1, 1]],
            [[1, 0, 0,  0, 0, 1,  0, 0, 0, 0], [1, 1, 1, 1]],
            [[1, 1, 0,  0, 0, 1,  0, 0, 0, 0], [1, 1, 1, 1]],
            # W: 1 2 4 8
            [[0, 0, 1,  0, 0, 1,  0, 0, 0, 1], [1, 1, 1, 1]],
            [[0, 0, 0,  0, 0, 1,  0, 0, 0, 1], [1, 1, 1, 1]],
            [[0, 1, 1,  0, 0, 1,  0, 0, 1, 0], [1, 1, 1, 1]],
            [[0, 1, 0,  0, 0, 1,  0, 0, 1, 0], [1, 1, 1, 1]],
            [[1, 0, 1,  0, 0, 1,  0, 1, 0, 0], [1, 1, 1, 1]],
            [[1, 0, 0,  0, 0, 1,  0, 1, 0, 0], [1, 1, 1, 1]],
            [[1, 1, 1,  0, 0, 1,  1, 0, 0, 0], [1, 1, 1, 1]],
            [[1, 1, 0,  0, 0, 1,  1, 0, 0, 0], [1, 1, 1, 1]],
            # R: 1 2 4 8
            [[0, 0, 1,  0, 0, 0,  0, 0, 0, 0], [0, 0, 0, 1]],
            [[0, 0, 1,  0, 1, 0,  0, 0, 0, 0], [0, 0, 1, 0]],
            [[0, 0, 1,  1, 0, 0,  0, 0, 0, 0], [0, 1, 0, 0]],
            [[0, 0, 1,  1, 1, 0,  0, 0, 0, 0], [1, 0, 0, 0]],
        ]
    )
    test_rw = Test(
        name="Simultaneous read/write",
        inputs=[13, 14, 12,  4, 5, 11,  15, 1, 2, 3],
        outputs=[10, 9, 7, 6],
        ttype=Test.COMB,
        body=[
            [[0, 0, 0,  0, 0, 1,  0, 0, 0, 1], [1, 1, 1, 1]],
            [[0, 0, 1,  0, 0, 0,  0, 0, 0, 0], [0, 0, 0, 1]],

            [[0, 1, 0,  0, 0, 0,  0, 0, 1, 0], [0, 0, 0, 1]],
            [[0, 1, 1,  0, 1, 0,  0, 0, 0, 0], [0, 0, 1, 0]],

            [[1, 0, 0,  0, 1, 0,  0, 1, 0, 0], [0, 0, 1, 0]],
            [[1, 0, 1,  1, 0, 0,  0, 0, 0, 0], [0, 1, 0, 0]],

            [[1, 1, 0,  1, 0, 0,  1, 0, 0, 0], [0, 1, 0, 0]],
            [[1, 1, 1,  1, 1, 0,  0, 0, 0, 0], [1, 0, 0, 0]],

            [[0, 0, 0,  1, 1, 0,  0, 0, 0, 1], [1, 0, 0, 0]],
            [[0, 0, 1,  0, 0, 0,  0, 0, 0, 0], [0, 0, 0, 1]],
        ]
    )

    tests = [test_bits, test_addr, test_rw]
