{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629905448356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629905448359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 12:30:48 2021 " "Processing started: Wed Aug 25 12:30:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629905448359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905448359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905448365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629905449041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629905449044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-CPU " "Found design unit 1: Processador-CPU" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629905455703 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629905455703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905455703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629905455990 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out Processador.vhd(13) " "VHDL Signal Declaration warning at Processador.vhd(13): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NUMERO Processador.vhd(44) " "VHDL Signal Declaration warning at Processador.vhd(44): used explicit default value for signal \"NUMERO\" because signal was never assigned a value" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador Processador.vhd(75) " "VHDL Process Statement warning at Processador.vhd(75): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(78) " "VHDL Process Statement warning at Processador.vhd(78): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria Processador.vhd(84) " "VHDL Process Statement warning at Processador.vhd(84): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(84) " "VHDL Process Statement warning at Processador.vhd(84): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux Processador.vhd(85) " "VHDL Process Statement warning at Processador.vhd(85): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux Processador.vhd(86) " "VHDL Process Statement warning at Processador.vhd(86): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC Processador.vhd(89) " "VHDL Process Statement warning at Processador.vhd(89): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(91) " "VHDL Process Statement warning at Processador.vhd(91): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456020 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(91) " "VHDL Process Statement warning at Processador.vhd(91): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(94) " "VHDL Process Statement warning at Processador.vhd(94): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(95) " "VHDL Process Statement warning at Processador.vhd(95): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(112) " "VHDL Process Statement warning at Processador.vhd(112): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(112) " "VHDL Process Statement warning at Processador.vhd(112): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(113) " "VHDL Process Statement warning at Processador.vhd(113): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(114) " "VHDL Process Statement warning at Processador.vhd(114): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(129) " "VHDL Process Statement warning at Processador.vhd(129): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(129) " "VHDL Process Statement warning at Processador.vhd(129): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(130) " "VHDL Process Statement warning at Processador.vhd(130): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(131) " "VHDL Process Statement warning at Processador.vhd(131): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(146) " "VHDL Process Statement warning at Processador.vhd(146): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(146) " "VHDL Process Statement warning at Processador.vhd(146): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(147) " "VHDL Process Statement warning at Processador.vhd(147): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(148) " "VHDL Process Statement warning at Processador.vhd(148): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(163) " "VHDL Process Statement warning at Processador.vhd(163): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(163) " "VHDL Process Statement warning at Processador.vhd(163): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(168) " "VHDL Process Statement warning at Processador.vhd(168): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(169) " "VHDL Process Statement warning at Processador.vhd(169): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(184) " "VHDL Process Statement warning at Processador.vhd(184): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(184) " "VHDL Process Statement warning at Processador.vhd(184): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(189) " "VHDL Process Statement warning at Processador.vhd(189): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(190) " "VHDL Process Statement warning at Processador.vhd(190): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(205) " "VHDL Process Statement warning at Processador.vhd(205): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(205) " "VHDL Process Statement warning at Processador.vhd(205): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(210) " "VHDL Process Statement warning at Processador.vhd(210): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(211) " "VHDL Process Statement warning at Processador.vhd(211): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(226) " "VHDL Process Statement warning at Processador.vhd(226): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456021 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(226) " "VHDL Process Statement warning at Processador.vhd(226): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(231) " "VHDL Process Statement warning at Processador.vhd(231): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(232) " "VHDL Process Statement warning at Processador.vhd(232): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(247) " "VHDL Process Statement warning at Processador.vhd(247): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(247) " "VHDL Process Statement warning at Processador.vhd(247): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(253) " "VHDL Process Statement warning at Processador.vhd(253): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(254) " "VHDL Process Statement warning at Processador.vhd(254): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Processador.vhd(269) " "VHDL Process Statement warning at Processador.vhd(269): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Processador.vhd(269) " "VHDL Process Statement warning at Processador.vhd(269): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resultado Processador.vhd(274) " "VHDL Process Statement warning at Processador.vhd(274): signal \"resultado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int Processador.vhd(275) " "VHDL Process Statement warning at Processador.vhd(275): signal \"aux_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria Processador.vhd(294) " "VHDL Process Statement warning at Processador.vhd(294): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(294) " "VHDL Process Statement warning at Processador.vhd(294): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux Processador.vhd(295) " "VHDL Process Statement warning at Processador.vhd(295): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux Processador.vhd(296) " "VHDL Process Statement warning at Processador.vhd(296): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int_A Processador.vhd(298) " "VHDL Process Statement warning at Processador.vhd(298): signal \"aux_int_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_int_B Processador.vhd(313) " "VHDL Process Statement warning at Processador.vhd(313): signal \"aux_int_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMERO Processador.vhd(328) " "VHDL Process Statement warning at Processador.vhd(328): signal \"NUMERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(328) " "VHDL Process Statement warning at Processador.vhd(328): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endereco Processador.vhd(329) " "VHDL Process Statement warning at Processador.vhd(329): signal \"endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador Processador.vhd(334) " "VHDL Process Statement warning at Processador.vhd(334): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registrador Processador.vhd(335) " "VHDL Process Statement warning at Processador.vhd(335): signal \"registrador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_aux Processador.vhd(336) " "VHDL Process Statement warning at Processador.vhd(336): signal \"register_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memoria Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"memoria\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_int Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"aux_int\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"DISPLAY\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_int_A Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"aux_int_A\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_int_B Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"aux_int_B\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629905456022 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "register_aux Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"register_aux\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registrador Processador.vhd(72) " "VHDL Process Statement warning at Processador.vhd(72): inferring latch(es) for signal or variable \"registrador\", which holds its previous value in one or more paths through the process" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[0\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[1\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[2\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[3\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[4\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[5\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[6\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[7\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[8\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[8\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[9\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[9\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[10\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[10\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[11\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[11\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[12\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[12\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[13\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[13\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[14\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[14\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[15\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[15\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[16\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[16\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[17\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[17\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[18\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[18\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[19\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[19\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[20\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[20\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[21\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[21\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[22\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[22\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[23\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[23\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[24\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[24\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[25\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[25\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[26\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[26\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[27\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[27\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[28\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[28\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[29\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[29\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[30\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[30\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_B\[31\] Processador.vhd(72) " "Inferred latch for \"aux_int_B\[31\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[0\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[1\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456023 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[2\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[3\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[4\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[5\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[6\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[7\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[8\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[8\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[9\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[9\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[10\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[10\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[11\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[11\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[12\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[12\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[13\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[13\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[14\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[14\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[15\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[15\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[16\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[16\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[17\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[17\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[18\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[18\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[19\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[19\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[20\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[20\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[21\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[21\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[22\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[22\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[23\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[23\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[24\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[24\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[25\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[25\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[26\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[26\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[27\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[27\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[28\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[28\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[29\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[29\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[30\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[30\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int_A\[31\] Processador.vhd(72) " "Inferred latch for \"aux_int_A\[31\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[0\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[1\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[2\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[3\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[4\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[5\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456024 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[6\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[7\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[8\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[8\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[9\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[9\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[10\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[10\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[11\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[11\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[12\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[12\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[13\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[13\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[14\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[14\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[15\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[15\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[16\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[16\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[17\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[17\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[18\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[18\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[19\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[19\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[20\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[20\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[21\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[21\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[22\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[22\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[23\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[23\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[24\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[24\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[25\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[25\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[26\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[26\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[27\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[27\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[28\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[28\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[29\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[29\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[30\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[30\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[31\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[31\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[32\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[32\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[33\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[33\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY\[34\] Processador.vhd(72) " "Inferred latch for \"DISPLAY\[34\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[0\] Processador.vhd(72) " "Inferred latch for \"aux_int\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[1\] Processador.vhd(72) " "Inferred latch for \"aux_int\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[2\] Processador.vhd(72) " "Inferred latch for \"aux_int\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[3\] Processador.vhd(72) " "Inferred latch for \"aux_int\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[4\] Processador.vhd(72) " "Inferred latch for \"aux_int\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[5\] Processador.vhd(72) " "Inferred latch for \"aux_int\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456025 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[6\] Processador.vhd(72) " "Inferred latch for \"aux_int\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[7\] Processador.vhd(72) " "Inferred latch for \"aux_int\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[8\] Processador.vhd(72) " "Inferred latch for \"aux_int\[8\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[9\] Processador.vhd(72) " "Inferred latch for \"aux_int\[9\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[10\] Processador.vhd(72) " "Inferred latch for \"aux_int\[10\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[11\] Processador.vhd(72) " "Inferred latch for \"aux_int\[11\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[12\] Processador.vhd(72) " "Inferred latch for \"aux_int\[12\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[13\] Processador.vhd(72) " "Inferred latch for \"aux_int\[13\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[14\] Processador.vhd(72) " "Inferred latch for \"aux_int\[14\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[15\] Processador.vhd(72) " "Inferred latch for \"aux_int\[15\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[16\] Processador.vhd(72) " "Inferred latch for \"aux_int\[16\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[17\] Processador.vhd(72) " "Inferred latch for \"aux_int\[17\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[18\] Processador.vhd(72) " "Inferred latch for \"aux_int\[18\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[19\] Processador.vhd(72) " "Inferred latch for \"aux_int\[19\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[20\] Processador.vhd(72) " "Inferred latch for \"aux_int\[20\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[21\] Processador.vhd(72) " "Inferred latch for \"aux_int\[21\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[22\] Processador.vhd(72) " "Inferred latch for \"aux_int\[22\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[23\] Processador.vhd(72) " "Inferred latch for \"aux_int\[23\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[24\] Processador.vhd(72) " "Inferred latch for \"aux_int\[24\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[25\] Processador.vhd(72) " "Inferred latch for \"aux_int\[25\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[26\] Processador.vhd(72) " "Inferred latch for \"aux_int\[26\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[27\] Processador.vhd(72) " "Inferred latch for \"aux_int\[27\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[28\] Processador.vhd(72) " "Inferred latch for \"aux_int\[28\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[29\] Processador.vhd(72) " "Inferred latch for \"aux_int\[29\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[30\] Processador.vhd(72) " "Inferred latch for \"aux_int\[30\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_int\[31\] Processador.vhd(72) " "Inferred latch for \"aux_int\[31\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Processador.vhd(72) " "Inferred latch for \"resultado\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Processador.vhd(72) " "Inferred latch for \"resultado\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Processador.vhd(72) " "Inferred latch for \"resultado\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Processador.vhd(72) " "Inferred latch for \"resultado\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[4\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456026 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[3\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[2\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[1\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[0\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[0\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[1\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[1\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[2\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[2\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[3\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[3\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[4\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[4\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[5\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[5\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[6\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[6\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[7\] Processador.vhd(72) " "Inferred latch for \"memoria\[0\]\[7\]\" at Processador.vhd(72)" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905456027 "|Processador"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "Processador.vhd" "Mult0" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629905456944 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Processador.vhd" "Div0" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629905456944 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629905456944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629905457109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457116 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629905457116 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629905457143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629905457159 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629905457205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8mg " "Found entity 1: add_sub_8mg" {  } { { "db/add_sub_8mg.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/add_sub_8mg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629905457405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905457405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629905457420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629905457491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457491 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629905457491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5sl " "Found entity 1: lpm_divide_5sl" {  } { { "db/lpm_divide_5sl.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/lpm_divide_5sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629905457551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905457551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629905457563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905457563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629905457576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905457576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629905457617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905457617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629905457658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905457658 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memoria\[0\]\[1\] memoria\[0\]\[6\] " "Duplicate LATCH primitive \"memoria\[0\]\[1\]\" merged with LATCH primitive \"memoria\[0\]\[6\]\"" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457968 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "memoria\[4\]\[1\] memoria\[4\]\[6\] " "Duplicate LATCH primitive \"memoria\[4\]\[1\]\" merged with LATCH primitive \"memoria\[4\]\[6\]\"" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1629905457968 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1629905457968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[0\]\$latch " "Latch DISPLAY\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457968 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[1\]\$latch " "Latch DISPLAY\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457968 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[2\]\$latch " "Latch DISPLAY\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457968 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[3\]\$latch " "Latch DISPLAY\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457968 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[4\]\$latch " "Latch DISPLAY\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457968 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[5\]\$latch " "Latch DISPLAY\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[6\]\$latch " "Latch DISPLAY\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[7\]\$latch " "Latch DISPLAY\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[8\]\$latch " "Latch DISPLAY\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[9\]\$latch " "Latch DISPLAY\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[10\]\$latch " "Latch DISPLAY\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[11\]\$latch " "Latch DISPLAY\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[12\]\$latch " "Latch DISPLAY\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor3 " "Ports D and ENA on the latch are fed by the same signal WideNor3" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[13\]\$latch " "Latch DISPLAY\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[14\]\$latch " "Latch DISPLAY\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[15\]\$latch " "Latch DISPLAY\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457969 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[16\]\$latch " "Latch DISPLAY\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[17\]\$latch " "Latch DISPLAY\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[18\]\$latch " "Latch DISPLAY\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[19\]\$latch " "Latch DISPLAY\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_int\[1\] " "Ports D and ENA on the latch are fed by the same signal aux_int\[1\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DISPLAY\[20\]\$latch " "Latch DISPLAY\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[3\] " "Latch resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[1\] " "Latch resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[2\] " "Latch resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resultado\[0\] " "Latch resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria\[0\]\[6\] " "Latch memoria\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria\[4\]\[6\] " "Latch memoria\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria\[0\]\[0\] " "Latch memoria\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457970 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoria\[4\]\[0\] " "Latch memoria\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA data_in\[0\] " "Ports D and ENA on the latch are fed by the same signal data_in\[0\]" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1629905457971 ""}  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1629905457971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[21\] VCC " "Pin \"DISPLAY\[21\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[22\] VCC " "Pin \"DISPLAY\[22\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[23\] VCC " "Pin \"DISPLAY\[23\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[24\] VCC " "Pin \"DISPLAY\[24\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[25\] VCC " "Pin \"DISPLAY\[25\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[26\] VCC " "Pin \"DISPLAY\[26\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[27\] VCC " "Pin \"DISPLAY\[27\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[28\] VCC " "Pin \"DISPLAY\[28\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[29\] VCC " "Pin \"DISPLAY\[29\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[30\] VCC " "Pin \"DISPLAY\[30\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[31\] VCC " "Pin \"DISPLAY\[31\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[32\] VCC " "Pin \"DISPLAY\[32\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[33\] VCC " "Pin \"DISPLAY\[33\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY\[34\] VCC " "Pin \"DISPLAY\[34\]\" is stuck at VCC" {  } { { "Processador.vhd" "" { Text "C:/Users/GMLF/Documents/GitHub/DE10-LITE-PROCESSADOR/PROCESSADOR DJONGA/PROCESSADOR 02/Processador.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629905458059 "|Processador|DISPLAY[34]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629905458059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629905458204 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629905458811 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[0\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[0\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[0\]" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629905458811 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629905458811 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[0\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[0\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[0\]" { Text "d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 252 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629905458811 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1629905458811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629905459345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629905459345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629905459818 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629905459818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629905459818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629905459818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629905459838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 12:30:59 2021 " "Processing ended: Wed Aug 25 12:30:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629905459838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629905459838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629905459838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629905459838 ""}
