
RFM73_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c94  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08000d54  08000d54  00010d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000dd8  08000dd8  00010dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000ddc  08000ddc  00010ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000008  20000000  08000de0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000028  20000008  08000de8  00020008  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  20000030  08000de8  00020030  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000ad9  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000031c  00000000  00000000  00020b09  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000000d8  00000000  00000000  00020e28  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000b0  00000000  00000000  00020f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000006e6  00000000  00000000  00020fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000003bd  00000000  00000000  00021696  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00021a53  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000248  00000000  00000000  00021ad0  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00021d18  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000d3c 	.word	0x08000d3c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	08000d3c 	.word	0x08000d3c

08000108 <RFM_write_reg>:

const uint8_t RX0_Address[] = {0x34,0x43,0x10,0x10,0x01};//Receive address data pipe 0
const uint8_t RX1_Address[] = {0x39,0x38,0x37,0x36,0xc2};//Receive address data pipe 1

//returns "status" reg
uint8_t RFM_write_reg( uint8_t reg , uint8_t value ){
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
 800010e:	0002      	movs	r2, r0
 8000110:	1dfb      	adds	r3, r7, #7
 8000112:	701a      	strb	r2, [r3, #0]
 8000114:	1dbb      	adds	r3, r7, #6
 8000116:	1c0a      	adds	r2, r1, #0
 8000118:	701a      	strb	r2, [r3, #0]
	RFM_CSN_LOW;
 800011a:	2390      	movs	r3, #144	; 0x90
 800011c:	05db      	lsls	r3, r3, #23
 800011e:	2290      	movs	r2, #144	; 0x90
 8000120:	05d2      	lsls	r2, r2, #23
 8000122:	6992      	ldr	r2, [r2, #24]
 8000124:	2180      	movs	r1, #128	; 0x80
 8000126:	02c9      	lsls	r1, r1, #11
 8000128:	430a      	orrs	r2, r1
 800012a:	619a      	str	r2, [r3, #24]
	SPI1->DR = (uint16_t)(value<<8)+reg;
 800012c:	4b0f      	ldr	r3, [pc, #60]	; (800016c <RFM_write_reg+0x64>)
 800012e:	1dba      	adds	r2, r7, #6
 8000130:	7812      	ldrb	r2, [r2, #0]
 8000132:	b292      	uxth	r2, r2
 8000134:	0212      	lsls	r2, r2, #8
 8000136:	b292      	uxth	r2, r2
 8000138:	0011      	movs	r1, r2
 800013a:	1dfa      	adds	r2, r7, #7
 800013c:	7812      	ldrb	r2, [r2, #0]
 800013e:	188a      	adds	r2, r1, r2
 8000140:	60da      	str	r2, [r3, #12]
	while(SPI1->SR & SPI_SR_BSY);
 8000142:	46c0      	nop			; (mov r8, r8)
 8000144:	4b09      	ldr	r3, [pc, #36]	; (800016c <RFM_write_reg+0x64>)
 8000146:	689b      	ldr	r3, [r3, #8]
 8000148:	2280      	movs	r2, #128	; 0x80
 800014a:	4013      	ands	r3, r2
 800014c:	d1fa      	bne.n	8000144 <RFM_write_reg+0x3c>
	RFM_CSN_HIGH;
 800014e:	2390      	movs	r3, #144	; 0x90
 8000150:	05db      	lsls	r3, r3, #23
 8000152:	2290      	movs	r2, #144	; 0x90
 8000154:	05d2      	lsls	r2, r2, #23
 8000156:	6992      	ldr	r2, [r2, #24]
 8000158:	2104      	movs	r1, #4
 800015a:	430a      	orrs	r2, r1
 800015c:	619a      	str	r2, [r3, #24]
	return SPI1->DR;
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <RFM_write_reg+0x64>)
 8000160:	68db      	ldr	r3, [r3, #12]
 8000162:	b2db      	uxtb	r3, r3
}
 8000164:	0018      	movs	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	b002      	add	sp, #8
 800016a:	bd80      	pop	{r7, pc}
 800016c:	40013000 	.word	0x40013000

08000170 <RFM_write_buf>:

void RFM_write_buf(uint8_t reg, uint8_t *pBuf, uint8_t len) {
 8000170:	b580      	push	{r7, lr}
 8000172:	b084      	sub	sp, #16
 8000174:	af00      	add	r7, sp, #0
 8000176:	6039      	str	r1, [r7, #0]
 8000178:	0011      	movs	r1, r2
 800017a:	1dfb      	adds	r3, r7, #7
 800017c:	1c02      	adds	r2, r0, #0
 800017e:	701a      	strb	r2, [r3, #0]
 8000180:	1dbb      	adds	r3, r7, #6
 8000182:	1c0a      	adds	r2, r1, #0
 8000184:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0; i<len; i++){
 8000186:	230f      	movs	r3, #15
 8000188:	18fb      	adds	r3, r7, r3
 800018a:	2200      	movs	r2, #0
 800018c:	701a      	strb	r2, [r3, #0]
 800018e:	e016      	b.n	80001be <RFM_write_buf+0x4e>
		RFM_write_reg(i+reg,pBuf[i]);
 8000190:	230f      	movs	r3, #15
 8000192:	18fa      	adds	r2, r7, r3
 8000194:	1dfb      	adds	r3, r7, #7
 8000196:	7812      	ldrb	r2, [r2, #0]
 8000198:	781b      	ldrb	r3, [r3, #0]
 800019a:	18d3      	adds	r3, r2, r3
 800019c:	b2d8      	uxtb	r0, r3
 800019e:	230f      	movs	r3, #15
 80001a0:	18fb      	adds	r3, r7, r3
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	683a      	ldr	r2, [r7, #0]
 80001a6:	18d3      	adds	r3, r2, r3
 80001a8:	781b      	ldrb	r3, [r3, #0]
 80001aa:	0019      	movs	r1, r3
 80001ac:	f7ff ffac 	bl	8000108 <RFM_write_reg>
	for(uint8_t i=0; i<len; i++){
 80001b0:	230f      	movs	r3, #15
 80001b2:	18fb      	adds	r3, r7, r3
 80001b4:	781a      	ldrb	r2, [r3, #0]
 80001b6:	230f      	movs	r3, #15
 80001b8:	18fb      	adds	r3, r7, r3
 80001ba:	3201      	adds	r2, #1
 80001bc:	701a      	strb	r2, [r3, #0]
 80001be:	230f      	movs	r3, #15
 80001c0:	18fa      	adds	r2, r7, r3
 80001c2:	1dbb      	adds	r3, r7, #6
 80001c4:	7812      	ldrb	r2, [r2, #0]
 80001c6:	781b      	ldrb	r3, [r3, #0]
 80001c8:	429a      	cmp	r2, r3
 80001ca:	d3e1      	bcc.n	8000190 <RFM_write_buf+0x20>
	}
}
 80001cc:	46c0      	nop			; (mov r8, r8)
 80001ce:	46bd      	mov	sp, r7
 80001d0:	b004      	add	sp, #16
 80001d2:	bd80      	pop	{r7, pc}

080001d4 <RFM_read_reg>:

uint8_t RFM_read_reg( uint8_t reg ){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
 80001da:	0002      	movs	r2, r0
 80001dc:	1dfb      	adds	r3, r7, #7
 80001de:	701a      	strb	r2, [r3, #0]
	RFM_CSN_LOW;
 80001e0:	2390      	movs	r3, #144	; 0x90
 80001e2:	05db      	lsls	r3, r3, #23
 80001e4:	2290      	movs	r2, #144	; 0x90
 80001e6:	05d2      	lsls	r2, r2, #23
 80001e8:	6992      	ldr	r2, [r2, #24]
 80001ea:	2180      	movs	r1, #128	; 0x80
 80001ec:	02c9      	lsls	r1, r1, #11
 80001ee:	430a      	orrs	r2, r1
 80001f0:	619a      	str	r2, [r3, #24]
	SPI1->DR = (uint16_t)(0<<8)+reg;
 80001f2:	4b0d      	ldr	r3, [pc, #52]	; (8000228 <RFM_read_reg+0x54>)
 80001f4:	1dfa      	adds	r2, r7, #7
 80001f6:	7812      	ldrb	r2, [r2, #0]
 80001f8:	60da      	str	r2, [r3, #12]
	while(SPI1->SR & SPI_SR_BSY);
 80001fa:	46c0      	nop			; (mov r8, r8)
 80001fc:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <RFM_read_reg+0x54>)
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	2280      	movs	r2, #128	; 0x80
 8000202:	4013      	ands	r3, r2
 8000204:	d1fa      	bne.n	80001fc <RFM_read_reg+0x28>
	RFM_CSN_HIGH;
 8000206:	2390      	movs	r3, #144	; 0x90
 8000208:	05db      	lsls	r3, r3, #23
 800020a:	2290      	movs	r2, #144	; 0x90
 800020c:	05d2      	lsls	r2, r2, #23
 800020e:	6992      	ldr	r2, [r2, #24]
 8000210:	2104      	movs	r1, #4
 8000212:	430a      	orrs	r2, r1
 8000214:	619a      	str	r2, [r3, #24]
	return SPI1->DR >> 8;
 8000216:	4b04      	ldr	r3, [pc, #16]	; (8000228 <RFM_read_reg+0x54>)
 8000218:	68db      	ldr	r3, [r3, #12]
 800021a:	0a1b      	lsrs	r3, r3, #8
 800021c:	b2db      	uxtb	r3, r3
}
 800021e:	0018      	movs	r0, r3
 8000220:	46bd      	mov	sp, r7
 8000222:	b002      	add	sp, #8
 8000224:	bd80      	pop	{r7, pc}
 8000226:	46c0      	nop			; (mov r8, r8)
 8000228:	40013000 	.word	0x40013000

0800022c <RFM_read_buf>:

void RFM_read_buf(uint8_t reg, uint8_t *pBuf, uint8_t len) {
 800022c:	b590      	push	{r4, r7, lr}
 800022e:	b085      	sub	sp, #20
 8000230:	af00      	add	r7, sp, #0
 8000232:	6039      	str	r1, [r7, #0]
 8000234:	0011      	movs	r1, r2
 8000236:	1dfb      	adds	r3, r7, #7
 8000238:	1c02      	adds	r2, r0, #0
 800023a:	701a      	strb	r2, [r3, #0]
 800023c:	1dbb      	adds	r3, r7, #6
 800023e:	1c0a      	adds	r2, r1, #0
 8000240:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i=0;i<len;i++){
 8000242:	230f      	movs	r3, #15
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	2200      	movs	r2, #0
 8000248:	701a      	strb	r2, [r3, #0]
 800024a:	e017      	b.n	800027c <RFM_read_buf+0x50>
		pBuf[i] = RFM_read_reg(i+reg);
 800024c:	230f      	movs	r3, #15
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	781b      	ldrb	r3, [r3, #0]
 8000252:	683a      	ldr	r2, [r7, #0]
 8000254:	18d4      	adds	r4, r2, r3
 8000256:	230f      	movs	r3, #15
 8000258:	18fa      	adds	r2, r7, r3
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	7812      	ldrb	r2, [r2, #0]
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	18d3      	adds	r3, r2, r3
 8000262:	b2db      	uxtb	r3, r3
 8000264:	0018      	movs	r0, r3
 8000266:	f7ff ffb5 	bl	80001d4 <RFM_read_reg>
 800026a:	0003      	movs	r3, r0
 800026c:	7023      	strb	r3, [r4, #0]
	for(i=0;i<len;i++){
 800026e:	230f      	movs	r3, #15
 8000270:	18fb      	adds	r3, r7, r3
 8000272:	781a      	ldrb	r2, [r3, #0]
 8000274:	230f      	movs	r3, #15
 8000276:	18fb      	adds	r3, r7, r3
 8000278:	3201      	adds	r2, #1
 800027a:	701a      	strb	r2, [r3, #0]
 800027c:	230f      	movs	r3, #15
 800027e:	18fa      	adds	r2, r7, r3
 8000280:	1dbb      	adds	r3, r7, #6
 8000282:	7812      	ldrb	r2, [r2, #0]
 8000284:	781b      	ldrb	r3, [r3, #0]
 8000286:	429a      	cmp	r2, r3
 8000288:	d3e0      	bcc.n	800024c <RFM_read_buf+0x20>
	}
}
 800028a:	46c0      	nop			; (mov r8, r8)
 800028c:	46bd      	mov	sp, r7
 800028e:	b005      	add	sp, #20
 8000290:	bd90      	pop	{r4, r7, pc}

08000292 <RFM_is_connected>:

uint8_t RFM_is_connected(){
 8000292:	b590      	push	{r4, r7, lr}
 8000294:	b083      	sub	sp, #12
 8000296:	af00      	add	r7, sp, #0
	uint8_t old = RFM_read_reg(0x00);
 8000298:	1dfc      	adds	r4, r7, #7
 800029a:	2000      	movs	r0, #0
 800029c:	f7ff ff9a 	bl	80001d4 <RFM_read_reg>
 80002a0:	0003      	movs	r3, r0
 80002a2:	7023      	strb	r3, [r4, #0]

	RFM_write_reg(0x20, 0x0f);
 80002a4:	210f      	movs	r1, #15
 80002a6:	2020      	movs	r0, #32
 80002a8:	f7ff ff2e 	bl	8000108 <RFM_write_reg>
	uint8_t read = RFM_read_reg(0x00);
 80002ac:	1dbc      	adds	r4, r7, #6
 80002ae:	2000      	movs	r0, #0
 80002b0:	f7ff ff90 	bl	80001d4 <RFM_read_reg>
 80002b4:	0003      	movs	r3, r0
 80002b6:	7023      	strb	r3, [r4, #0]

	RFM_write_reg(0x20, old);
 80002b8:	1dfb      	adds	r3, r7, #7
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	0019      	movs	r1, r3
 80002be:	2020      	movs	r0, #32
 80002c0:	f7ff ff22 	bl	8000108 <RFM_write_reg>

	if(read == 0x0f){
 80002c4:	1dbb      	adds	r3, r7, #6
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	2b0f      	cmp	r3, #15
 80002ca:	d101      	bne.n	80002d0 <RFM_is_connected+0x3e>
		return 1;
 80002cc:	2301      	movs	r3, #1
 80002ce:	e000      	b.n	80002d2 <RFM_is_connected+0x40>
	}else{
		return 0;
 80002d0:	2300      	movs	r3, #0
	}

}
 80002d2:	0018      	movs	r0, r3
 80002d4:	46bd      	mov	sp, r7
 80002d6:	b003      	add	sp, #12
 80002d8:	bd90      	pop	{r4, r7, pc}

080002da <RFM_RX_mode>:
	RFM_write_reg(WRITE_REGISTER| CONFIG, value);

	RFM_CE_HIGH;
}

void RFM_RX_mode() {
 80002da:	b590      	push	{r4, r7, lr}
 80002dc:	b083      	sub	sp, #12
 80002de:	af00      	add	r7, sp, #0
	uint8_t value;

	RFM_write_reg(FLUSH_RX,0);
 80002e0:	2100      	movs	r1, #0
 80002e2:	20e2      	movs	r0, #226	; 0xe2
 80002e4:	f7ff ff10 	bl	8000108 <RFM_write_reg>

	value = RFM_read_reg(STATUS);
 80002e8:	1dfc      	adds	r4, r7, #7
 80002ea:	2007      	movs	r0, #7
 80002ec:	f7ff ff72 	bl	80001d4 <RFM_read_reg>
 80002f0:	0003      	movs	r3, r0
 80002f2:	7023      	strb	r3, [r4, #0]
	RFM_write_reg(WRITE_REGISTER|STATUS,value);
 80002f4:	1dfb      	adds	r3, r7, #7
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	0019      	movs	r1, r3
 80002fa:	2027      	movs	r0, #39	; 0x27
 80002fc:	f7ff ff04 	bl	8000108 <RFM_write_reg>

	RFM_CE_LOW;
 8000300:	2390      	movs	r3, #144	; 0x90
 8000302:	05db      	lsls	r3, r3, #23
 8000304:	2290      	movs	r2, #144	; 0x90
 8000306:	05d2      	lsls	r2, r2, #23
 8000308:	6992      	ldr	r2, [r2, #24]
 800030a:	2180      	movs	r1, #128	; 0x80
 800030c:	0309      	lsls	r1, r1, #12
 800030e:	430a      	orrs	r2, r1
 8000310:	619a      	str	r2, [r3, #24]

	value = RFM_read_reg(CONFIG);
 8000312:	1dfc      	adds	r4, r7, #7
 8000314:	2000      	movs	r0, #0
 8000316:	f7ff ff5d 	bl	80001d4 <RFM_read_reg>
 800031a:	0003      	movs	r3, r0
 800031c:	7023      	strb	r3, [r4, #0]
	value = value | 0x01;
 800031e:	1dfb      	adds	r3, r7, #7
 8000320:	1dfa      	adds	r2, r7, #7
 8000322:	7812      	ldrb	r2, [r2, #0]
 8000324:	2101      	movs	r1, #1
 8000326:	430a      	orrs	r2, r1
 8000328:	701a      	strb	r2, [r3, #0]
	RFM_write_reg(WRITE_REGISTER | CONFIG, value);
 800032a:	1dfb      	adds	r3, r7, #7
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	0019      	movs	r1, r3
 8000330:	2020      	movs	r0, #32
 8000332:	f7ff fee9 	bl	8000108 <RFM_write_reg>

  	RFM_CE_HIGH;
 8000336:	2390      	movs	r3, #144	; 0x90
 8000338:	05db      	lsls	r3, r3, #23
 800033a:	2290      	movs	r2, #144	; 0x90
 800033c:	05d2      	lsls	r2, r2, #23
 800033e:	6992      	ldr	r2, [r2, #24]
 8000340:	2108      	movs	r1, #8
 8000342:	430a      	orrs	r2, r1
 8000344:	619a      	str	r2, [r3, #24]
}
 8000346:	46c0      	nop			; (mov r8, r8)
 8000348:	46bd      	mov	sp, r7
 800034a:	b003      	add	sp, #12
 800034c:	bd90      	pop	{r4, r7, pc}

0800034e <RFM_TX_mode>:

void RFM_TX_mode() {
 800034e:	b590      	push	{r4, r7, lr}
 8000350:	b083      	sub	sp, #12
 8000352:	af00      	add	r7, sp, #0
	uint8_t value;

	RFM_CE_LOW;
 8000354:	2390      	movs	r3, #144	; 0x90
 8000356:	05db      	lsls	r3, r3, #23
 8000358:	2290      	movs	r2, #144	; 0x90
 800035a:	05d2      	lsls	r2, r2, #23
 800035c:	6992      	ldr	r2, [r2, #24]
 800035e:	2180      	movs	r1, #128	; 0x80
 8000360:	0309      	lsls	r1, r1, #12
 8000362:	430a      	orrs	r2, r1
 8000364:	619a      	str	r2, [r3, #24]

	RFM_write_reg(FLUSH_TX,0);
 8000366:	2100      	movs	r1, #0
 8000368:	20e1      	movs	r0, #225	; 0xe1
 800036a:	f7ff fecd 	bl	8000108 <RFM_write_reg>
	value = RFM_read_reg(CONFIG);
 800036e:	1dfc      	adds	r4, r7, #7
 8000370:	2000      	movs	r0, #0
 8000372:	f7ff ff2f 	bl	80001d4 <RFM_read_reg>
 8000376:	0003      	movs	r3, r0
 8000378:	7023      	strb	r3, [r4, #0]
	value = value & 0xfe;
 800037a:	1dfb      	adds	r3, r7, #7
 800037c:	1dfa      	adds	r2, r7, #7
 800037e:	7812      	ldrb	r2, [r2, #0]
 8000380:	2101      	movs	r1, #1
 8000382:	438a      	bics	r2, r1
 8000384:	701a      	strb	r2, [r3, #0]
	RFM_write_reg(WRITE_REGISTER | CONFIG, value);
 8000386:	1dfb      	adds	r3, r7, #7
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	0019      	movs	r1, r3
 800038c:	2020      	movs	r0, #32
 800038e:	f7ff febb 	bl	8000108 <RFM_write_reg>

	RFM_CE_HIGH;
 8000392:	2390      	movs	r3, #144	; 0x90
 8000394:	05db      	lsls	r3, r3, #23
 8000396:	2290      	movs	r2, #144	; 0x90
 8000398:	05d2      	lsls	r2, r2, #23
 800039a:	6992      	ldr	r2, [r2, #24]
 800039c:	2108      	movs	r1, #8
 800039e:	430a      	orrs	r2, r1
 80003a0:	619a      	str	r2, [r3, #24]
}
 80003a2:	46c0      	nop			; (mov r8, r8)
 80003a4:	46bd      	mov	sp, r7
 80003a6:	b003      	add	sp, #12
 80003a8:	bd90      	pop	{r4, r7, pc}

080003aa <RFM_Switch_CFG>:

void RFM_Switch_CFG(char cfg) {
 80003aa:	b590      	push	{r4, r7, lr}
 80003ac:	b085      	sub	sp, #20
 80003ae:	af00      	add	r7, sp, #0
 80003b0:	0002      	movs	r2, r0
 80003b2:	1dfb      	adds	r3, r7, #7
 80003b4:	701a      	strb	r2, [r3, #0]
	uint8_t Tmp;

	Tmp = RFM_read_reg(7);
 80003b6:	230f      	movs	r3, #15
 80003b8:	18fc      	adds	r4, r7, r3
 80003ba:	2007      	movs	r0, #7
 80003bc:	f7ff ff0a 	bl	80001d4 <RFM_read_reg>
 80003c0:	0003      	movs	r3, r0
 80003c2:	7023      	strb	r3, [r4, #0]
	Tmp = Tmp & 0x80;
 80003c4:	230f      	movs	r3, #15
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	220f      	movs	r2, #15
 80003ca:	18ba      	adds	r2, r7, r2
 80003cc:	7812      	ldrb	r2, [r2, #0]
 80003ce:	217f      	movs	r1, #127	; 0x7f
 80003d0:	438a      	bics	r2, r1
 80003d2:	701a      	strb	r2, [r3, #0]

	if( ( (Tmp)&&(cfg==0) ) || ( ((Tmp)==0)&&(cfg) ) )
 80003d4:	230f      	movs	r3, #15
 80003d6:	18fb      	adds	r3, r7, r3
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d003      	beq.n	80003e6 <RFM_Switch_CFG+0x3c>
 80003de:	1dfb      	adds	r3, r7, #7
 80003e0:	781b      	ldrb	r3, [r3, #0]
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d008      	beq.n	80003f8 <RFM_Switch_CFG+0x4e>
 80003e6:	230f      	movs	r3, #15
 80003e8:	18fb      	adds	r3, r7, r3
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d107      	bne.n	8000400 <RFM_Switch_CFG+0x56>
 80003f0:	1dfb      	adds	r3, r7, #7
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d003      	beq.n	8000400 <RFM_Switch_CFG+0x56>
		RFM_write_reg(ACTIVATE_CMD,0x53);
 80003f8:	2153      	movs	r1, #83	; 0x53
 80003fa:	2050      	movs	r0, #80	; 0x50
 80003fc:	f7ff fe84 	bl	8000108 <RFM_write_reg>
}
 8000400:	46c0      	nop			; (mov r8, r8)
 8000402:	46bd      	mov	sp, r7
 8000404:	b005      	add	sp, #20
 8000406:	bd90      	pop	{r4, r7, pc}

08000408 <RFM_set_channel>:

void RFM_set_channel(uint8_t ch) {
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	0002      	movs	r2, r0
 8000410:	1dfb      	adds	r3, r7, #7
 8000412:	701a      	strb	r2, [r3, #0]
	RFM_write_reg((uint8_t)(WRITE_REGISTER|5),(uint8_t)(ch));
 8000414:	1dfb      	adds	r3, r7, #7
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	0019      	movs	r1, r3
 800041a:	2025      	movs	r0, #37	; 0x25
 800041c:	f7ff fe74 	bl	8000108 <RFM_write_reg>
}
 8000420:	46c0      	nop			; (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	b002      	add	sp, #8
 8000426:	bd80      	pop	{r7, pc}

08000428 <RFM_Init>:

void RFM_Init() {
 8000428:	b590      	push	{r4, r7, lr}
 800042a:	b085      	sub	sp, #20
 800042c:	af00      	add	r7, sp, #0
//	GICR 		|= (1<<INT0); //(1<<INT1);
//	MCUCR 		&= ~(1<<ISC01); //(1<<ISC11);	// zbocze opadaj¹ce

#endif

	RFM_Switch_CFG(0);
 800042e:	2000      	movs	r0, #0
 8000430:	f7ff ffbb 	bl	80003aa <RFM_Switch_CFG>

	for(i=0;i<20;i++) {
 8000434:	230f      	movs	r3, #15
 8000436:	18fb      	adds	r3, r7, r3
 8000438:	2200      	movs	r2, #0
 800043a:	701a      	strb	r2, [r3, #0]
 800043c:	e01a      	b.n	8000474 <RFM_Init+0x4c>
		RFM_write_reg((WRITE_REGISTER | Bank0_Reg[i][0] ),Bank0_Reg[i][1] );
 800043e:	230f      	movs	r3, #15
 8000440:	18fb      	adds	r3, r7, r3
 8000442:	781a      	ldrb	r2, [r3, #0]
 8000444:	4bcc      	ldr	r3, [pc, #816]	; (8000778 <RFM_Init+0x350>)
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	5cd3      	ldrb	r3, [r2, r3]
 800044a:	2220      	movs	r2, #32
 800044c:	4313      	orrs	r3, r2
 800044e:	b2d8      	uxtb	r0, r3
 8000450:	230f      	movs	r3, #15
 8000452:	18fb      	adds	r3, r7, r3
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	4ac8      	ldr	r2, [pc, #800]	; (8000778 <RFM_Init+0x350>)
 8000458:	005b      	lsls	r3, r3, #1
 800045a:	18d3      	adds	r3, r2, r3
 800045c:	3301      	adds	r3, #1
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	0019      	movs	r1, r3
 8000462:	f7ff fe51 	bl	8000108 <RFM_write_reg>
	for(i=0;i<20;i++) {
 8000466:	230f      	movs	r3, #15
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	781a      	ldrb	r2, [r3, #0]
 800046c:	230f      	movs	r3, #15
 800046e:	18fb      	adds	r3, r7, r3
 8000470:	3201      	adds	r2, #1
 8000472:	701a      	strb	r2, [r3, #0]
 8000474:	230f      	movs	r3, #15
 8000476:	18fb      	adds	r3, r7, r3
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	2b13      	cmp	r3, #19
 800047c:	d9df      	bls.n	800043e <RFM_Init+0x16>
	}

//reg 10 - Rx0 addr
	for(j=0;j<5;j++) {
 800047e:	230e      	movs	r3, #14
 8000480:	18fb      	adds	r3, r7, r3
 8000482:	2200      	movs	r2, #0
 8000484:	701a      	strb	r2, [r3, #0]
 8000486:	e010      	b.n	80004aa <RFM_Init+0x82>
		WriteArr[j] = RX0_Address[j];
 8000488:	230e      	movs	r3, #14
 800048a:	18fb      	adds	r3, r7, r3
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	220e      	movs	r2, #14
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	7812      	ldrb	r2, [r2, #0]
 8000494:	49b9      	ldr	r1, [pc, #740]	; (800077c <RFM_Init+0x354>)
 8000496:	5c89      	ldrb	r1, [r1, r2]
 8000498:	003a      	movs	r2, r7
 800049a:	54d1      	strb	r1, [r2, r3]
	for(j=0;j<5;j++) {
 800049c:	230e      	movs	r3, #14
 800049e:	18fb      	adds	r3, r7, r3
 80004a0:	781a      	ldrb	r2, [r3, #0]
 80004a2:	230e      	movs	r3, #14
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	3201      	adds	r2, #1
 80004a8:	701a      	strb	r2, [r3, #0]
 80004aa:	230e      	movs	r3, #14
 80004ac:	18fb      	adds	r3, r7, r3
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	2b04      	cmp	r3, #4
 80004b2:	d9e9      	bls.n	8000488 <RFM_Init+0x60>
	}
	RFM_write_buf((WRITE_REGISTER|10),&(WriteArr[0]),5);
 80004b4:	003b      	movs	r3, r7
 80004b6:	2205      	movs	r2, #5
 80004b8:	0019      	movs	r1, r3
 80004ba:	202a      	movs	r0, #42	; 0x2a
 80004bc:	f7ff fe58 	bl	8000170 <RFM_write_buf>

//REG 11 - Rx1 addr
	for(j=0;j<5;j++) {
 80004c0:	230e      	movs	r3, #14
 80004c2:	18fb      	adds	r3, r7, r3
 80004c4:	2200      	movs	r2, #0
 80004c6:	701a      	strb	r2, [r3, #0]
 80004c8:	e010      	b.n	80004ec <RFM_Init+0xc4>
		WriteArr[j] = RX1_Address[j];
 80004ca:	230e      	movs	r3, #14
 80004cc:	18fb      	adds	r3, r7, r3
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	220e      	movs	r2, #14
 80004d2:	18ba      	adds	r2, r7, r2
 80004d4:	7812      	ldrb	r2, [r2, #0]
 80004d6:	49aa      	ldr	r1, [pc, #680]	; (8000780 <RFM_Init+0x358>)
 80004d8:	5c89      	ldrb	r1, [r1, r2]
 80004da:	003a      	movs	r2, r7
 80004dc:	54d1      	strb	r1, [r2, r3]
	for(j=0;j<5;j++) {
 80004de:	230e      	movs	r3, #14
 80004e0:	18fb      	adds	r3, r7, r3
 80004e2:	781a      	ldrb	r2, [r3, #0]
 80004e4:	230e      	movs	r3, #14
 80004e6:	18fb      	adds	r3, r7, r3
 80004e8:	3201      	adds	r2, #1
 80004ea:	701a      	strb	r2, [r3, #0]
 80004ec:	230e      	movs	r3, #14
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	2b04      	cmp	r3, #4
 80004f4:	d9e9      	bls.n	80004ca <RFM_Init+0xa2>
	}
	RFM_write_buf((WRITE_REGISTER|11),&(WriteArr[0]),5);
 80004f6:	003b      	movs	r3, r7
 80004f8:	2205      	movs	r2, #5
 80004fa:	0019      	movs	r1, r3
 80004fc:	202b      	movs	r0, #43	; 0x2b
 80004fe:	f7ff fe37 	bl	8000170 <RFM_write_buf>

//REG 16 - TX addr
	for(j=0;j<5;j++) {
 8000502:	230e      	movs	r3, #14
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	2200      	movs	r2, #0
 8000508:	701a      	strb	r2, [r3, #0]
 800050a:	e010      	b.n	800052e <RFM_Init+0x106>
		WriteArr[j] = RX0_Address[j];
 800050c:	230e      	movs	r3, #14
 800050e:	18fb      	adds	r3, r7, r3
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	220e      	movs	r2, #14
 8000514:	18ba      	adds	r2, r7, r2
 8000516:	7812      	ldrb	r2, [r2, #0]
 8000518:	4998      	ldr	r1, [pc, #608]	; (800077c <RFM_Init+0x354>)
 800051a:	5c89      	ldrb	r1, [r1, r2]
 800051c:	003a      	movs	r2, r7
 800051e:	54d1      	strb	r1, [r2, r3]
	for(j=0;j<5;j++) {
 8000520:	230e      	movs	r3, #14
 8000522:	18fb      	adds	r3, r7, r3
 8000524:	781a      	ldrb	r2, [r3, #0]
 8000526:	230e      	movs	r3, #14
 8000528:	18fb      	adds	r3, r7, r3
 800052a:	3201      	adds	r2, #1
 800052c:	701a      	strb	r2, [r3, #0]
 800052e:	230e      	movs	r3, #14
 8000530:	18fb      	adds	r3, r7, r3
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b04      	cmp	r3, #4
 8000536:	d9e9      	bls.n	800050c <RFM_Init+0xe4>
	}
	RFM_write_buf((WRITE_REGISTER|16),&(WriteArr[0]),5);
 8000538:	003b      	movs	r3, r7
 800053a:	2205      	movs	r2, #5
 800053c:	0019      	movs	r1, r3
 800053e:	2030      	movs	r0, #48	; 0x30
 8000540:	f7ff fe16 	bl	8000170 <RFM_write_buf>


	i=RFM_read_reg(29);
 8000544:	230f      	movs	r3, #15
 8000546:	18fc      	adds	r4, r7, r3
 8000548:	201d      	movs	r0, #29
 800054a:	f7ff fe43 	bl	80001d4 <RFM_read_reg>
 800054e:	0003      	movs	r3, r0
 8000550:	7023      	strb	r3, [r4, #0]
	if(i==0) RFM_write_reg(ACTIVATE_CMD,0x73);// Active
 8000552:	230f      	movs	r3, #15
 8000554:	18fb      	adds	r3, r7, r3
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d103      	bne.n	8000564 <RFM_Init+0x13c>
 800055c:	2173      	movs	r1, #115	; 0x73
 800055e:	2050      	movs	r0, #80	; 0x50
 8000560:	f7ff fdd2 	bl	8000108 <RFM_write_reg>
	for(i=22;i>=21;i--)	{
 8000564:	230f      	movs	r3, #15
 8000566:	18fb      	adds	r3, r7, r3
 8000568:	2216      	movs	r2, #22
 800056a:	701a      	strb	r2, [r3, #0]
 800056c:	e01a      	b.n	80005a4 <RFM_Init+0x17c>
		RFM_write_reg((WRITE_REGISTER|Bank0_Reg[i][0] ),Bank0_Reg[i][1]);
 800056e:	230f      	movs	r3, #15
 8000570:	18fb      	adds	r3, r7, r3
 8000572:	781a      	ldrb	r2, [r3, #0]
 8000574:	4b80      	ldr	r3, [pc, #512]	; (8000778 <RFM_Init+0x350>)
 8000576:	0052      	lsls	r2, r2, #1
 8000578:	5cd3      	ldrb	r3, [r2, r3]
 800057a:	2220      	movs	r2, #32
 800057c:	4313      	orrs	r3, r2
 800057e:	b2d8      	uxtb	r0, r3
 8000580:	230f      	movs	r3, #15
 8000582:	18fb      	adds	r3, r7, r3
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	4a7c      	ldr	r2, [pc, #496]	; (8000778 <RFM_Init+0x350>)
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	18d3      	adds	r3, r2, r3
 800058c:	3301      	adds	r3, #1
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	0019      	movs	r1, r3
 8000592:	f7ff fdb9 	bl	8000108 <RFM_write_reg>
	for(i=22;i>=21;i--)	{
 8000596:	230f      	movs	r3, #15
 8000598:	18fb      	adds	r3, r7, r3
 800059a:	781a      	ldrb	r2, [r3, #0]
 800059c:	230f      	movs	r3, #15
 800059e:	18fb      	adds	r3, r7, r3
 80005a0:	3a01      	subs	r2, #1
 80005a2:	701a      	strb	r2, [r3, #0]
 80005a4:	230f      	movs	r3, #15
 80005a6:	18fb      	adds	r3, r7, r3
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	2b14      	cmp	r3, #20
 80005ac:	d8df      	bhi.n	800056e <RFM_Init+0x146>
	}

	RFM_Switch_CFG(1);
 80005ae:	2001      	movs	r0, #1
 80005b0:	f7ff fefb 	bl	80003aa <RFM_Switch_CFG>
	//reverse
	for(i=0;i<=8;i++) {
 80005b4:	230f      	movs	r3, #15
 80005b6:	18fb      	adds	r3, r7, r3
 80005b8:	2200      	movs	r2, #0
 80005ba:	701a      	strb	r2, [r3, #0]
 80005bc:	e034      	b.n	8000628 <RFM_Init+0x200>
		for(j=0;j<4;j++) WriteArr[j] = (Bank1_Reg0_13[i] >> (8*(j) ) )&0xff;
 80005be:	230e      	movs	r3, #14
 80005c0:	18fb      	adds	r3, r7, r3
 80005c2:	2200      	movs	r2, #0
 80005c4:	701a      	strb	r2, [r3, #0]
 80005c6:	e018      	b.n	80005fa <RFM_Init+0x1d2>
 80005c8:	230e      	movs	r3, #14
 80005ca:	18fb      	adds	r3, r7, r3
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	220f      	movs	r2, #15
 80005d0:	18ba      	adds	r2, r7, r2
 80005d2:	7811      	ldrb	r1, [r2, #0]
 80005d4:	4a6b      	ldr	r2, [pc, #428]	; (8000784 <RFM_Init+0x35c>)
 80005d6:	0089      	lsls	r1, r1, #2
 80005d8:	5889      	ldr	r1, [r1, r2]
 80005da:	220e      	movs	r2, #14
 80005dc:	18ba      	adds	r2, r7, r2
 80005de:	7812      	ldrb	r2, [r2, #0]
 80005e0:	00d2      	lsls	r2, r2, #3
 80005e2:	40d1      	lsrs	r1, r2
 80005e4:	000a      	movs	r2, r1
 80005e6:	b2d1      	uxtb	r1, r2
 80005e8:	003a      	movs	r2, r7
 80005ea:	54d1      	strb	r1, [r2, r3]
 80005ec:	230e      	movs	r3, #14
 80005ee:	18fb      	adds	r3, r7, r3
 80005f0:	781a      	ldrb	r2, [r3, #0]
 80005f2:	230e      	movs	r3, #14
 80005f4:	18fb      	adds	r3, r7, r3
 80005f6:	3201      	adds	r2, #1
 80005f8:	701a      	strb	r2, [r3, #0]
 80005fa:	230e      	movs	r3, #14
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b03      	cmp	r3, #3
 8000602:	d9e1      	bls.n	80005c8 <RFM_Init+0x1a0>
		RFM_write_buf((WRITE_REGISTER|i),&(WriteArr[0]),4);
 8000604:	230f      	movs	r3, #15
 8000606:	18fb      	adds	r3, r7, r3
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	2220      	movs	r2, #32
 800060c:	4313      	orrs	r3, r2
 800060e:	b2db      	uxtb	r3, r3
 8000610:	0039      	movs	r1, r7
 8000612:	2204      	movs	r2, #4
 8000614:	0018      	movs	r0, r3
 8000616:	f7ff fdab 	bl	8000170 <RFM_write_buf>
	for(i=0;i<=8;i++) {
 800061a:	230f      	movs	r3, #15
 800061c:	18fb      	adds	r3, r7, r3
 800061e:	781a      	ldrb	r2, [r3, #0]
 8000620:	230f      	movs	r3, #15
 8000622:	18fb      	adds	r3, r7, r3
 8000624:	3201      	adds	r2, #1
 8000626:	701a      	strb	r2, [r3, #0]
 8000628:	230f      	movs	r3, #15
 800062a:	18fb      	adds	r3, r7, r3
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2b08      	cmp	r3, #8
 8000630:	d9c5      	bls.n	80005be <RFM_Init+0x196>
	}

	for(i=9;i<=13;i++) {
 8000632:	230f      	movs	r3, #15
 8000634:	18fb      	adds	r3, r7, r3
 8000636:	2209      	movs	r2, #9
 8000638:	701a      	strb	r2, [r3, #0]
 800063a:	e036      	b.n	80006aa <RFM_Init+0x282>
		for(j=0;j<4;j++) WriteArr[j]=( Bank1_Reg0_13[i]  >> (8*(3-j) ) )&0xff;
 800063c:	230e      	movs	r3, #14
 800063e:	18fb      	adds	r3, r7, r3
 8000640:	2200      	movs	r2, #0
 8000642:	701a      	strb	r2, [r3, #0]
 8000644:	e01a      	b.n	800067c <RFM_Init+0x254>
 8000646:	230e      	movs	r3, #14
 8000648:	18fb      	adds	r3, r7, r3
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	220f      	movs	r2, #15
 800064e:	18ba      	adds	r2, r7, r2
 8000650:	7811      	ldrb	r1, [r2, #0]
 8000652:	4a4c      	ldr	r2, [pc, #304]	; (8000784 <RFM_Init+0x35c>)
 8000654:	0089      	lsls	r1, r1, #2
 8000656:	5889      	ldr	r1, [r1, r2]
 8000658:	220e      	movs	r2, #14
 800065a:	18ba      	adds	r2, r7, r2
 800065c:	7812      	ldrb	r2, [r2, #0]
 800065e:	2003      	movs	r0, #3
 8000660:	1a82      	subs	r2, r0, r2
 8000662:	00d2      	lsls	r2, r2, #3
 8000664:	40d1      	lsrs	r1, r2
 8000666:	000a      	movs	r2, r1
 8000668:	b2d1      	uxtb	r1, r2
 800066a:	003a      	movs	r2, r7
 800066c:	54d1      	strb	r1, [r2, r3]
 800066e:	230e      	movs	r3, #14
 8000670:	18fb      	adds	r3, r7, r3
 8000672:	781a      	ldrb	r2, [r3, #0]
 8000674:	230e      	movs	r3, #14
 8000676:	18fb      	adds	r3, r7, r3
 8000678:	3201      	adds	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
 800067c:	230e      	movs	r3, #14
 800067e:	18fb      	adds	r3, r7, r3
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b03      	cmp	r3, #3
 8000684:	d9df      	bls.n	8000646 <RFM_Init+0x21e>
		RFM_write_buf((WRITE_REGISTER|i),&(WriteArr[0]),4);
 8000686:	230f      	movs	r3, #15
 8000688:	18fb      	adds	r3, r7, r3
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2220      	movs	r2, #32
 800068e:	4313      	orrs	r3, r2
 8000690:	b2db      	uxtb	r3, r3
 8000692:	0039      	movs	r1, r7
 8000694:	2204      	movs	r2, #4
 8000696:	0018      	movs	r0, r3
 8000698:	f7ff fd6a 	bl	8000170 <RFM_write_buf>
	for(i=9;i<=13;i++) {
 800069c:	230f      	movs	r3, #15
 800069e:	18fb      	adds	r3, r7, r3
 80006a0:	781a      	ldrb	r2, [r3, #0]
 80006a2:	230f      	movs	r3, #15
 80006a4:	18fb      	adds	r3, r7, r3
 80006a6:	3201      	adds	r2, #1
 80006a8:	701a      	strb	r2, [r3, #0]
 80006aa:	230f      	movs	r3, #15
 80006ac:	18fb      	adds	r3, r7, r3
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b0d      	cmp	r3, #13
 80006b2:	d9c3      	bls.n	800063c <RFM_Init+0x214>
	}

	for(j=0;j<11;j++) {
 80006b4:	230e      	movs	r3, #14
 80006b6:	18fb      	adds	r3, r7, r3
 80006b8:	2200      	movs	r2, #0
 80006ba:	701a      	strb	r2, [r3, #0]
 80006bc:	e010      	b.n	80006e0 <RFM_Init+0x2b8>
		WriteArr[j] = Bank1_Reg14[j];
 80006be:	230e      	movs	r3, #14
 80006c0:	18fb      	adds	r3, r7, r3
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	220e      	movs	r2, #14
 80006c6:	18ba      	adds	r2, r7, r2
 80006c8:	7812      	ldrb	r2, [r2, #0]
 80006ca:	492f      	ldr	r1, [pc, #188]	; (8000788 <RFM_Init+0x360>)
 80006cc:	5c89      	ldrb	r1, [r1, r2]
 80006ce:	003a      	movs	r2, r7
 80006d0:	54d1      	strb	r1, [r2, r3]
	for(j=0;j<11;j++) {
 80006d2:	230e      	movs	r3, #14
 80006d4:	18fb      	adds	r3, r7, r3
 80006d6:	781a      	ldrb	r2, [r3, #0]
 80006d8:	230e      	movs	r3, #14
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	3201      	adds	r2, #1
 80006de:	701a      	strb	r2, [r3, #0]
 80006e0:	230e      	movs	r3, #14
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b0a      	cmp	r3, #10
 80006e8:	d9e9      	bls.n	80006be <RFM_Init+0x296>
	}
	RFM_write_buf((WRITE_REGISTER|14),&(WriteArr[0]),11);
 80006ea:	003b      	movs	r3, r7
 80006ec:	220b      	movs	r2, #11
 80006ee:	0019      	movs	r1, r3
 80006f0:	202e      	movs	r0, #46	; 0x2e
 80006f2:	f7ff fd3d 	bl	8000170 <RFM_write_buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++) WriteArr[j]=(Bank1_Reg0_13[4] >> (8*(j) ) )&0xff;
 80006f6:	230e      	movs	r3, #14
 80006f8:	18fb      	adds	r3, r7, r3
 80006fa:	2200      	movs	r2, #0
 80006fc:	701a      	strb	r2, [r3, #0]
 80006fe:	e013      	b.n	8000728 <RFM_Init+0x300>
 8000700:	230e      	movs	r3, #14
 8000702:	18fb      	adds	r3, r7, r3
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	4921      	ldr	r1, [pc, #132]	; (800078c <RFM_Init+0x364>)
 8000708:	220e      	movs	r2, #14
 800070a:	18ba      	adds	r2, r7, r2
 800070c:	7812      	ldrb	r2, [r2, #0]
 800070e:	00d2      	lsls	r2, r2, #3
 8000710:	40d1      	lsrs	r1, r2
 8000712:	000a      	movs	r2, r1
 8000714:	b2d1      	uxtb	r1, r2
 8000716:	003a      	movs	r2, r7
 8000718:	54d1      	strb	r1, [r2, r3]
 800071a:	230e      	movs	r3, #14
 800071c:	18fb      	adds	r3, r7, r3
 800071e:	781a      	ldrb	r2, [r3, #0]
 8000720:	230e      	movs	r3, #14
 8000722:	18fb      	adds	r3, r7, r3
 8000724:	3201      	adds	r2, #1
 8000726:	701a      	strb	r2, [r3, #0]
 8000728:	230e      	movs	r3, #14
 800072a:	18fb      	adds	r3, r7, r3
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b03      	cmp	r3, #3
 8000730:	d9e6      	bls.n	8000700 <RFM_Init+0x2d8>

	WriteArr[0]=WriteArr[0]|0x06;
 8000732:	003b      	movs	r3, r7
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2206      	movs	r2, #6
 8000738:	4313      	orrs	r3, r2
 800073a:	b2da      	uxtb	r2, r3
 800073c:	003b      	movs	r3, r7
 800073e:	701a      	strb	r2, [r3, #0]
	RFM_write_buf((WRITE_REGISTER|4),&(WriteArr[0]),4);
 8000740:	003b      	movs	r3, r7
 8000742:	2204      	movs	r2, #4
 8000744:	0019      	movs	r1, r3
 8000746:	2024      	movs	r0, #36	; 0x24
 8000748:	f7ff fd12 	bl	8000170 <RFM_write_buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 800074c:	003b      	movs	r3, r7
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	2206      	movs	r2, #6
 8000752:	4393      	bics	r3, r2
 8000754:	b2da      	uxtb	r2, r3
 8000756:	003b      	movs	r3, r7
 8000758:	701a      	strb	r2, [r3, #0]
	RFM_write_buf((WRITE_REGISTER|4),&(WriteArr[0]),4);
 800075a:	003b      	movs	r3, r7
 800075c:	2204      	movs	r2, #4
 800075e:	0019      	movs	r1, r3
 8000760:	2024      	movs	r0, #36	; 0x24
 8000762:	f7ff fd05 	bl	8000170 <RFM_write_buf>

	RFM_Switch_CFG(0);
 8000766:	2000      	movs	r0, #0
 8000768:	f7ff fe1f 	bl	80003aa <RFM_Switch_CFG>
	RFM_RX_mode();
 800076c:	f7ff fdb5 	bl	80002da <RFM_RX_mode>
}
 8000770:	46c0      	nop			; (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	b005      	add	sp, #20
 8000776:	bd90      	pop	{r4, r7, pc}
 8000778:	08000d98 	.word	0x08000d98
 800077c:	08000dc8 	.word	0x08000dc8
 8000780:	08000dd0 	.word	0x08000dd0
 8000784:	08000d54 	.word	0x08000d54
 8000788:	08000d8c 	.word	0x08000d8c
 800078c:	1b8296d9 	.word	0x1b8296d9

08000790 <Send_Packet>:

uint8_t Send_Packet(uint8_t type, void* pbuf, uint8_t len) {
 8000790:	b590      	push	{r4, r7, lr}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6039      	str	r1, [r7, #0]
 8000798:	0011      	movs	r1, r2
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	1c02      	adds	r2, r0, #0
 800079e:	701a      	strb	r2, [r3, #0]
 80007a0:	1dbb      	adds	r3, r7, #6
 80007a2:	1c0a      	adds	r2, r1, #0
 80007a4:	701a      	strb	r2, [r3, #0]
	uint16_t tmo=0xffff;
 80007a6:	230e      	movs	r3, #14
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	2201      	movs	r2, #1
 80007ac:	4252      	negs	r2, r2
 80007ae:	801a      	strh	r2, [r3, #0]

	while( (RFM_read_reg(FIFO_STATUS) & FIFO_STATUS_TX_FULL) && tmo-- );
 80007b0:	46c0      	nop			; (mov r8, r8)
 80007b2:	2017      	movs	r0, #23
 80007b4:	f7ff fd0e 	bl	80001d4 <RFM_read_reg>
 80007b8:	0003      	movs	r3, r0
 80007ba:	001a      	movs	r2, r3
 80007bc:	2320      	movs	r3, #32
 80007be:	4013      	ands	r3, r2
 80007c0:	d008      	beq.n	80007d4 <Send_Packet+0x44>
 80007c2:	230e      	movs	r3, #14
 80007c4:	18fb      	adds	r3, r7, r3
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	220e      	movs	r2, #14
 80007ca:	18ba      	adds	r2, r7, r2
 80007cc:	1e59      	subs	r1, r3, #1
 80007ce:	8011      	strh	r1, [r2, #0]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d1ee      	bne.n	80007b2 <Send_Packet+0x22>

	RFM_TX_mode();  //switch to tx mode
 80007d4:	f7ff fdbb 	bl	800034e <RFM_TX_mode>

#if RFM7x_UseIRQ == 1
	rfm7x_TX_flag=1;
#endif

	RFM_write_buf(type, pbuf, len); // Writes data to buffer
 80007d8:	1dbb      	adds	r3, r7, #6
 80007da:	781a      	ldrb	r2, [r3, #0]
 80007dc:	6839      	ldr	r1, [r7, #0]
 80007de:	1dfb      	adds	r3, r7, #7
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	0018      	movs	r0, r3
 80007e4:	f7ff fcc4 	bl	8000170 <RFM_write_buf>
	while( rfm7x_TX_flag && tmo-- );
#else
	//---- right way for RFM70 and RFM73 without using external IRQ
	uint8_t value;
	do {
		value = RFM_read_reg(READ_REGISTER|STATUS);
 80007e8:	230d      	movs	r3, #13
 80007ea:	18fc      	adds	r4, r7, r3
 80007ec:	2007      	movs	r0, #7
 80007ee:	f7ff fcf1 	bl	80001d4 <RFM_read_reg>
 80007f2:	0003      	movs	r3, r0
 80007f4:	7023      	strb	r3, [r4, #0]
	} while( !(value & STATUS_TX_DS) );
 80007f6:	230d      	movs	r3, #13
 80007f8:	18fb      	adds	r3, r7, r3
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2220      	movs	r2, #32
 80007fe:	4013      	ands	r3, r2
 8000800:	d0f2      	beq.n	80007e8 <Send_Packet+0x58>

	RFM_write_reg(WRITE_REGISTER | STATUS, value|STATUS_TX_DS);
 8000802:	230d      	movs	r3, #13
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2220      	movs	r2, #32
 800080a:	4313      	orrs	r3, r2
 800080c:	b2db      	uxtb	r3, r3
 800080e:	0019      	movs	r1, r3
 8000810:	2027      	movs	r0, #39	; 0x27
 8000812:	f7ff fc79 	bl	8000108 <RFM_write_reg>
#endif

	RFM_RX_mode();
 8000816:	f7ff fd60 	bl	80002da <RFM_RX_mode>

	return 0;
 800081a:	2300      	movs	r3, #0
}
 800081c:	0018      	movs	r0, r3
 800081e:	46bd      	mov	sp, r7
 8000820:	b005      	add	sp, #20
 8000822:	bd90      	pop	{r4, r7, pc}

08000824 <Receive_Packet>:

uint8_t Receive_Packet(void * pBuf) {
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b087      	sub	sp, #28
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]

	uint8_t len, len1=0, sta, fifo_sta;
 800082c:	2317      	movs	r3, #23
 800082e:	18fb      	adds	r3, r7, r3
 8000830:	2200      	movs	r2, #0
 8000832:	701a      	strb	r2, [r3, #0]
	uint8_t *wsk = pBuf;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	613b      	str	r3, [r7, #16]

	sta = RFM_read_reg( READ_REGISTER|STATUS );
 8000838:	230f      	movs	r3, #15
 800083a:	18fc      	adds	r4, r7, r3
 800083c:	2007      	movs	r0, #7
 800083e:	f7ff fcc9 	bl	80001d4 <RFM_read_reg>
 8000842:	0003      	movs	r3, r0
 8000844:	7023      	strb	r3, [r4, #0]

	if( (sta & STATUS_RX_DR) == STATUS_RX_DR ) {
 8000846:	230f      	movs	r3, #15
 8000848:	18fb      	adds	r3, r7, r3
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2240      	movs	r2, #64	; 0x40
 800084e:	4013      	ands	r3, r2
 8000850:	d039      	beq.n	80008c6 <Receive_Packet+0xa2>

		do {
			len=RFM_read_reg(R_RX_PL_WID_CMD);	// read len
 8000852:	230e      	movs	r3, #14
 8000854:	18fc      	adds	r4, r7, r3
 8000856:	2060      	movs	r0, #96	; 0x60
 8000858:	f7ff fcbc 	bl	80001d4 <RFM_read_reg>
 800085c:	0003      	movs	r3, r0
 800085e:	7023      	strb	r3, [r4, #0]

			if(len<=32) {
 8000860:	230e      	movs	r3, #14
 8000862:	18fb      	adds	r3, r7, r3
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	2b20      	cmp	r3, #32
 8000868:	d80e      	bhi.n	8000888 <Receive_Packet+0x64>
				RFM_read_buf(RD_RX_PLOAD, pBuf, len);// read receive payload from RX_FIFO buffer
 800086a:	230e      	movs	r3, #14
 800086c:	18fb      	adds	r3, r7, r3
 800086e:	781a      	ldrb	r2, [r3, #0]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	0019      	movs	r1, r3
 8000874:	2061      	movs	r0, #97	; 0x61
 8000876:	f7ff fcd9 	bl	800022c <RFM_read_buf>
				len1=len;
 800087a:	2317      	movs	r3, #23
 800087c:	18fb      	adds	r3, r7, r3
 800087e:	220e      	movs	r2, #14
 8000880:	18ba      	adds	r2, r7, r2
 8000882:	7812      	ldrb	r2, [r2, #0]
 8000884:	701a      	strb	r2, [r3, #0]
 8000886:	e003      	b.n	8000890 <Receive_Packet+0x6c>
			} else {
				RFM_write_reg( FLUSH_RX, 0);//flush Rx
 8000888:	2100      	movs	r1, #0
 800088a:	20e2      	movs	r0, #226	; 0xe2
 800088c:	f7ff fc3c 	bl	8000108 <RFM_write_reg>
			}

			fifo_sta=RFM_read_reg( READ_REGISTER|FIFO_STATUS );	// read register FIFO_STATUS's value
 8000890:	230d      	movs	r3, #13
 8000892:	18fc      	adds	r4, r7, r3
 8000894:	2017      	movs	r0, #23
 8000896:	f7ff fc9d 	bl	80001d4 <RFM_read_reg>
 800089a:	0003      	movs	r3, r0
 800089c:	7023      	strb	r3, [r4, #0]

		} while( (fifo_sta&FIFO_STATUS_RX_EMPTY)==0 ); //while not empty
 800089e:	230d      	movs	r3, #13
 80008a0:	18fb      	adds	r3, r7, r3
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	2201      	movs	r2, #1
 80008a6:	4013      	ands	r3, r2
 80008a8:	d0d3      	beq.n	8000852 <Receive_Packet+0x2e>

		wsk[len1]=0;  // automatycznie zapisanie zera na potrzeby transmisji tekstu
 80008aa:	2317      	movs	r3, #23
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	693a      	ldr	r2, [r7, #16]
 80008b2:	18d3      	adds	r3, r2, r3
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]

		RFM_write_reg( WRITE_REGISTER|STATUS, sta );// clear RX_DR or TX_DS or MAX_RT interrupt flag
 80008b8:	230f      	movs	r3, #15
 80008ba:	18fb      	adds	r3, r7, r3
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	0019      	movs	r1, r3
 80008c0:	2027      	movs	r0, #39	; 0x27
 80008c2:	f7ff fc21 	bl	8000108 <RFM_write_reg>

	}

	return len1;
 80008c6:	2317      	movs	r3, #23
 80008c8:	18fb      	adds	r3, r7, r3
 80008ca:	781b      	ldrb	r3, [r3, #0]
}
 80008cc:	0018      	movs	r0, r3
 80008ce:	46bd      	mov	sp, r7
 80008d0:	b007      	add	sp, #28
 80008d2:	bd90      	pop	{r4, r7, pc}

080008d4 <main>:

uint8_t rfm7x_RX_buf[10];

int main(void){
 80008d4:	b590      	push	{r4, r7, lr}
 80008d6:	b089      	sub	sp, #36	; 0x24
 80008d8:	af00      	add	r7, sp, #0

	RCC->CR |= RCC_CR_HSION;
 80008da:	4bc1      	ldr	r3, [pc, #772]	; (8000be0 <main+0x30c>)
 80008dc:	4ac0      	ldr	r2, [pc, #768]	; (8000be0 <main+0x30c>)
 80008de:	6812      	ldr	r2, [r2, #0]
 80008e0:	2101      	movs	r1, #1
 80008e2:	430a      	orrs	r2, r1
 80008e4:	601a      	str	r2, [r3, #0]
	while(!(RCC->CR & RCC_CR_HSIRDY));
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	4bbd      	ldr	r3, [pc, #756]	; (8000be0 <main+0x30c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2202      	movs	r2, #2
 80008ee:	4013      	ands	r3, r2
 80008f0:	d0fa      	beq.n	80008e8 <main+0x14>

	RCC->CFGR &= ~(RCC_CFGR_SW_HSI);
 80008f2:	4bbb      	ldr	r3, [pc, #748]	; (8000be0 <main+0x30c>)
 80008f4:	4aba      	ldr	r2, [pc, #744]	; (8000be0 <main+0x30c>)
 80008f6:	6852      	ldr	r2, [r2, #4]
 80008f8:	605a      	str	r2, [r3, #4]
	while((RCC->CR & RCC_CFGR_SWS));
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	4bb8      	ldr	r3, [pc, #736]	; (8000be0 <main+0x30c>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	220c      	movs	r2, #12
 8000902:	4013      	ands	r3, r2
 8000904:	d1fa      	bne.n	80008fc <main+0x28>

	RCC->CR &= ~(RCC_CR_PLLON);
 8000906:	4bb6      	ldr	r3, [pc, #728]	; (8000be0 <main+0x30c>)
 8000908:	4ab5      	ldr	r2, [pc, #724]	; (8000be0 <main+0x30c>)
 800090a:	6812      	ldr	r2, [r2, #0]
 800090c:	49b5      	ldr	r1, [pc, #724]	; (8000be4 <main+0x310>)
 800090e:	400a      	ands	r2, r1
 8000910:	601a      	str	r2, [r3, #0]
	RCC->CFGR &= ~(RCC_CFGR_PLLSRC);
 8000912:	4bb3      	ldr	r3, [pc, #716]	; (8000be0 <main+0x30c>)
 8000914:	4ab2      	ldr	r2, [pc, #712]	; (8000be0 <main+0x30c>)
 8000916:	6852      	ldr	r2, [r2, #4]
 8000918:	49b3      	ldr	r1, [pc, #716]	; (8000be8 <main+0x314>)
 800091a:	400a      	ands	r2, r1
 800091c:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (RCC_CFGR_PLLSRC_HSI_DIV2);
 800091e:	4bb0      	ldr	r3, [pc, #704]	; (8000be0 <main+0x30c>)
 8000920:	4aaf      	ldr	r2, [pc, #700]	; (8000be0 <main+0x30c>)
 8000922:	6852      	ldr	r2, [r2, #4]
 8000924:	605a      	str	r2, [r3, #4]
	RCC->CFGR &= ~(RCC_CFGR_PLLMUL);
 8000926:	4bae      	ldr	r3, [pc, #696]	; (8000be0 <main+0x30c>)
 8000928:	4aad      	ldr	r2, [pc, #692]	; (8000be0 <main+0x30c>)
 800092a:	6852      	ldr	r2, [r2, #4]
 800092c:	49af      	ldr	r1, [pc, #700]	; (8000bec <main+0x318>)
 800092e:	400a      	ands	r2, r1
 8000930:	605a      	str	r2, [r3, #4]
	RCC->CFGR |= (RCC_CFGR_PLLMUL12);
 8000932:	4bab      	ldr	r3, [pc, #684]	; (8000be0 <main+0x30c>)
 8000934:	4aaa      	ldr	r2, [pc, #680]	; (8000be0 <main+0x30c>)
 8000936:	6852      	ldr	r2, [r2, #4]
 8000938:	21a0      	movs	r1, #160	; 0xa0
 800093a:	0389      	lsls	r1, r1, #14
 800093c:	430a      	orrs	r2, r1
 800093e:	605a      	str	r2, [r3, #4]
	RCC->CR |= RCC_CR_PLLON;
 8000940:	4ba7      	ldr	r3, [pc, #668]	; (8000be0 <main+0x30c>)
 8000942:	4aa7      	ldr	r2, [pc, #668]	; (8000be0 <main+0x30c>)
 8000944:	6812      	ldr	r2, [r2, #0]
 8000946:	2180      	movs	r1, #128	; 0x80
 8000948:	0449      	lsls	r1, r1, #17
 800094a:	430a      	orrs	r2, r1
 800094c:	601a      	str	r2, [r3, #0]
	while(!(RCC->CR& RCC_CR_PLLRDY));
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	4ba3      	ldr	r3, [pc, #652]	; (8000be0 <main+0x30c>)
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	2380      	movs	r3, #128	; 0x80
 8000956:	049b      	lsls	r3, r3, #18
 8000958:	4013      	ands	r3, r2
 800095a:	d0f9      	beq.n	8000950 <main+0x7c>

	RCC->CFGR |= (RCC_CFGR_SW_PLL);				//now clock is 48Mhz
 800095c:	4ba0      	ldr	r3, [pc, #640]	; (8000be0 <main+0x30c>)
 800095e:	4aa0      	ldr	r2, [pc, #640]	; (8000be0 <main+0x30c>)
 8000960:	6852      	ldr	r2, [r2, #4]
 8000962:	2102      	movs	r1, #2
 8000964:	430a      	orrs	r2, r1
 8000966:	605a      	str	r2, [r3, #4]

	RCC->CFGR |= (RCC_CFGR_MCO_SYSCLK);			//set MCO to output sysclk
 8000968:	4b9d      	ldr	r3, [pc, #628]	; (8000be0 <main+0x30c>)
 800096a:	4a9d      	ldr	r2, [pc, #628]	; (8000be0 <main+0x30c>)
 800096c:	6852      	ldr	r2, [r2, #4]
 800096e:	2180      	movs	r1, #128	; 0x80
 8000970:	04c9      	lsls	r1, r1, #19
 8000972:	430a      	orrs	r2, r1
 8000974:	605a      	str	r2, [r3, #4]

	RCC->AHBENR |= (RCC_AHBENR_GPIOAEN);		//enable clock for PORTA peripherial
 8000976:	4b9a      	ldr	r3, [pc, #616]	; (8000be0 <main+0x30c>)
 8000978:	4a99      	ldr	r2, [pc, #612]	; (8000be0 <main+0x30c>)
 800097a:	6952      	ldr	r2, [r2, #20]
 800097c:	2180      	movs	r1, #128	; 0x80
 800097e:	0289      	lsls	r1, r1, #10
 8000980:	430a      	orrs	r2, r1
 8000982:	615a      	str	r2, [r3, #20]
	RCC->AHBENR |= (RCC_AHBENR_GPIOCEN);		//enable clock for PORTC peripherial
 8000984:	4b96      	ldr	r3, [pc, #600]	; (8000be0 <main+0x30c>)
 8000986:	4a96      	ldr	r2, [pc, #600]	; (8000be0 <main+0x30c>)
 8000988:	6952      	ldr	r2, [r2, #20]
 800098a:	2180      	movs	r1, #128	; 0x80
 800098c:	0309      	lsls	r1, r1, #12
 800098e:	430a      	orrs	r2, r1
 8000990:	615a      	str	r2, [r3, #20]
	RCC->APB2ENR |= (RCC_APB2ENR_SPI1EN);		//enable clock for SPI peripherial
 8000992:	4b93      	ldr	r3, [pc, #588]	; (8000be0 <main+0x30c>)
 8000994:	4a92      	ldr	r2, [pc, #584]	; (8000be0 <main+0x30c>)
 8000996:	6992      	ldr	r2, [r2, #24]
 8000998:	2180      	movs	r1, #128	; 0x80
 800099a:	0149      	lsls	r1, r1, #5
 800099c:	430a      	orrs	r2, r1
 800099e:	619a      	str	r2, [r3, #24]

	//mco
	GPIOA->MODER &= ~(GPIO_MODER_MODER8);
 80009a0:	2390      	movs	r3, #144	; 0x90
 80009a2:	05db      	lsls	r3, r3, #23
 80009a4:	2290      	movs	r2, #144	; 0x90
 80009a6:	05d2      	lsls	r2, r2, #23
 80009a8:	6812      	ldr	r2, [r2, #0]
 80009aa:	4991      	ldr	r1, [pc, #580]	; (8000bf0 <main+0x31c>)
 80009ac:	400a      	ands	r2, r1
 80009ae:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER8_1;		//set PA8 as alternate funcion
 80009b0:	2390      	movs	r3, #144	; 0x90
 80009b2:	05db      	lsls	r3, r3, #23
 80009b4:	2290      	movs	r2, #144	; 0x90
 80009b6:	05d2      	lsls	r2, r2, #23
 80009b8:	6812      	ldr	r2, [r2, #0]
 80009ba:	2180      	movs	r1, #128	; 0x80
 80009bc:	0289      	lsls	r1, r1, #10
 80009be:	430a      	orrs	r2, r1
 80009c0:	601a      	str	r2, [r3, #0]
	GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_8);		//set PA8 to push-pull
 80009c2:	2390      	movs	r3, #144	; 0x90
 80009c4:	05db      	lsls	r3, r3, #23
 80009c6:	2290      	movs	r2, #144	; 0x90
 80009c8:	05d2      	lsls	r2, r2, #23
 80009ca:	6852      	ldr	r2, [r2, #4]
 80009cc:	4989      	ldr	r1, [pc, #548]	; (8000bf4 <main+0x320>)
 80009ce:	400a      	ands	r2, r1
 80009d0:	605a      	str	r2, [r3, #4]
	GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR8);	//set PA8 as high-speed i/o
 80009d2:	2390      	movs	r3, #144	; 0x90
 80009d4:	05db      	lsls	r3, r3, #23
 80009d6:	2290      	movs	r2, #144	; 0x90
 80009d8:	05d2      	lsls	r2, r2, #23
 80009da:	6892      	ldr	r2, [r2, #8]
 80009dc:	21c0      	movs	r1, #192	; 0xc0
 80009de:	0289      	lsls	r1, r1, #10
 80009e0:	430a      	orrs	r2, r1
 80009e2:	609a      	str	r2, [r3, #8]

	//led
	GPIOC->MODER &= ~(GPIO_MODER_MODER8);
 80009e4:	4b84      	ldr	r3, [pc, #528]	; (8000bf8 <main+0x324>)
 80009e6:	4a84      	ldr	r2, [pc, #528]	; (8000bf8 <main+0x324>)
 80009e8:	6812      	ldr	r2, [r2, #0]
 80009ea:	4981      	ldr	r1, [pc, #516]	; (8000bf0 <main+0x31c>)
 80009ec:	400a      	ands	r2, r1
 80009ee:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= GPIO_MODER_MODER8_0;		//set PC8 as output
 80009f0:	4b81      	ldr	r3, [pc, #516]	; (8000bf8 <main+0x324>)
 80009f2:	4a81      	ldr	r2, [pc, #516]	; (8000bf8 <main+0x324>)
 80009f4:	6812      	ldr	r2, [r2, #0]
 80009f6:	2180      	movs	r1, #128	; 0x80
 80009f8:	0249      	lsls	r1, r1, #9
 80009fa:	430a      	orrs	r2, r1
 80009fc:	601a      	str	r2, [r3, #0]
	GPIOC->OTYPER &= ~(GPIO_OTYPER_OT_8);		//set PC8 to push-pull
 80009fe:	4b7e      	ldr	r3, [pc, #504]	; (8000bf8 <main+0x324>)
 8000a00:	4a7d      	ldr	r2, [pc, #500]	; (8000bf8 <main+0x324>)
 8000a02:	6852      	ldr	r2, [r2, #4]
 8000a04:	497b      	ldr	r1, [pc, #492]	; (8000bf4 <main+0x320>)
 8000a06:	400a      	ands	r2, r1
 8000a08:	605a      	str	r2, [r3, #4]
	GPIOC->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR8);	//set PC8 as high-speed i/o
 8000a0a:	4b7b      	ldr	r3, [pc, #492]	; (8000bf8 <main+0x324>)
 8000a0c:	4a7a      	ldr	r2, [pc, #488]	; (8000bf8 <main+0x324>)
 8000a0e:	6892      	ldr	r2, [r2, #8]
 8000a10:	21c0      	movs	r1, #192	; 0xc0
 8000a12:	0289      	lsls	r1, r1, #10
 8000a14:	430a      	orrs	r2, r1
 8000a16:	609a      	str	r2, [r3, #8]

	//spi to alternate
	GPIOA->MODER &= ~((GPIO_MODER_MODER5) | (GPIO_MODER_MODER6) | (GPIO_MODER_MODER7));
 8000a18:	2390      	movs	r3, #144	; 0x90
 8000a1a:	05db      	lsls	r3, r3, #23
 8000a1c:	2290      	movs	r2, #144	; 0x90
 8000a1e:	05d2      	lsls	r2, r2, #23
 8000a20:	6812      	ldr	r2, [r2, #0]
 8000a22:	4976      	ldr	r1, [pc, #472]	; (8000bfc <main+0x328>)
 8000a24:	400a      	ands	r2, r1
 8000a26:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (GPIO_MODER_MODER5_1) | (GPIO_MODER_MODER6_1) | (GPIO_MODER_MODER7_1);
 8000a28:	2390      	movs	r3, #144	; 0x90
 8000a2a:	05db      	lsls	r3, r3, #23
 8000a2c:	2290      	movs	r2, #144	; 0x90
 8000a2e:	05d2      	lsls	r2, r2, #23
 8000a30:	6812      	ldr	r2, [r2, #0]
 8000a32:	21a8      	movs	r1, #168	; 0xa8
 8000a34:	0209      	lsls	r1, r1, #8
 8000a36:	430a      	orrs	r2, r1
 8000a38:	601a      	str	r2, [r3, #0]
	GPIOA->OTYPER &= ~((GPIO_OTYPER_OT_5) | (GPIO_OTYPER_OT_6) | (GPIO_OTYPER_OT_7));
 8000a3a:	2390      	movs	r3, #144	; 0x90
 8000a3c:	05db      	lsls	r3, r3, #23
 8000a3e:	2290      	movs	r2, #144	; 0x90
 8000a40:	05d2      	lsls	r2, r2, #23
 8000a42:	6852      	ldr	r2, [r2, #4]
 8000a44:	21e0      	movs	r1, #224	; 0xe0
 8000a46:	438a      	bics	r2, r1
 8000a48:	605a      	str	r2, [r3, #4]
	GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5) | (GPIO_OSPEEDER_OSPEEDR6) | (GPIO_OSPEEDER_OSPEEDR7);
 8000a4a:	2390      	movs	r3, #144	; 0x90
 8000a4c:	05db      	lsls	r3, r3, #23
 8000a4e:	2290      	movs	r2, #144	; 0x90
 8000a50:	05d2      	lsls	r2, r2, #23
 8000a52:	6892      	ldr	r2, [r2, #8]
 8000a54:	21fc      	movs	r1, #252	; 0xfc
 8000a56:	0209      	lsls	r1, r1, #8
 8000a58:	430a      	orrs	r2, r1
 8000a5a:	609a      	str	r2, [r3, #8]

	//ce and csn to out
	GPIOA->MODER &= ~((GPIO_MODER_MODER2) | (GPIO_MODER_MODER3));
 8000a5c:	2390      	movs	r3, #144	; 0x90
 8000a5e:	05db      	lsls	r3, r3, #23
 8000a60:	2290      	movs	r2, #144	; 0x90
 8000a62:	05d2      	lsls	r2, r2, #23
 8000a64:	6812      	ldr	r2, [r2, #0]
 8000a66:	21f0      	movs	r1, #240	; 0xf0
 8000a68:	438a      	bics	r2, r1
 8000a6a:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (GPIO_MODER_MODER2_0) | (GPIO_MODER_MODER3_0);
 8000a6c:	2390      	movs	r3, #144	; 0x90
 8000a6e:	05db      	lsls	r3, r3, #23
 8000a70:	2290      	movs	r2, #144	; 0x90
 8000a72:	05d2      	lsls	r2, r2, #23
 8000a74:	6812      	ldr	r2, [r2, #0]
 8000a76:	2150      	movs	r1, #80	; 0x50
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	601a      	str	r2, [r3, #0]
	GPIOA->OTYPER &= ~((GPIO_OTYPER_OT_2) | (GPIO_OTYPER_OT_3));
 8000a7c:	2390      	movs	r3, #144	; 0x90
 8000a7e:	05db      	lsls	r3, r3, #23
 8000a80:	2290      	movs	r2, #144	; 0x90
 8000a82:	05d2      	lsls	r2, r2, #23
 8000a84:	6852      	ldr	r2, [r2, #4]
 8000a86:	210c      	movs	r1, #12
 8000a88:	438a      	bics	r2, r1
 8000a8a:	605a      	str	r2, [r3, #4]
	GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR2) | (GPIO_OSPEEDER_OSPEEDR3);
 8000a8c:	2390      	movs	r3, #144	; 0x90
 8000a8e:	05db      	lsls	r3, r3, #23
 8000a90:	2290      	movs	r2, #144	; 0x90
 8000a92:	05d2      	lsls	r2, r2, #23
 8000a94:	6892      	ldr	r2, [r2, #8]
 8000a96:	21f0      	movs	r1, #240	; 0xf0
 8000a98:	430a      	orrs	r2, r1
 8000a9a:	609a      	str	r2, [r3, #8]

	//spi config
	SPI1->CR1 &= ~((SPI_CR1_CPHA) | (SPI_CR1_CPOL) | (SPI_CR1_CRCEN) );						//set phase and polarity to 0
 8000a9c:	4b58      	ldr	r3, [pc, #352]	; (8000c00 <main+0x32c>)
 8000a9e:	4a58      	ldr	r2, [pc, #352]	; (8000c00 <main+0x32c>)
 8000aa0:	6812      	ldr	r2, [r2, #0]
 8000aa2:	4958      	ldr	r1, [pc, #352]	; (8000c04 <main+0x330>)
 8000aa4:	400a      	ands	r2, r1
 8000aa6:	601a      	str	r2, [r3, #0]
	SPI1->CR1 |= (SPI_CR1_MSTR) | (SPI_CR1_BR_1) | (SPI_CR1_SSM) | (SPI_CR1_SSI);			//set spi to master and clock to /8 and software slave to 1
 8000aa8:	4b55      	ldr	r3, [pc, #340]	; (8000c00 <main+0x32c>)
 8000aaa:	4a55      	ldr	r2, [pc, #340]	; (8000c00 <main+0x32c>)
 8000aac:	6812      	ldr	r2, [r2, #0]
 8000aae:	21c5      	movs	r1, #197	; 0xc5
 8000ab0:	0089      	lsls	r1, r1, #2
 8000ab2:	430a      	orrs	r2, r1
 8000ab4:	601a      	str	r2, [r3, #0]

	SPI1->CR2 = (SPI1->CR2 & (~SPI_CR2_DS)) | (SPI_CR2_DS_2) | (SPI_CR2_DS_1) | (SPI_CR2_DS_0); 	//spi 8-bit															//turn on spi
 8000ab6:	4b52      	ldr	r3, [pc, #328]	; (8000c00 <main+0x32c>)
 8000ab8:	4a51      	ldr	r2, [pc, #324]	; (8000c00 <main+0x32c>)
 8000aba:	6852      	ldr	r2, [r2, #4]
 8000abc:	4952      	ldr	r1, [pc, #328]	; (8000c08 <main+0x334>)
 8000abe:	400a      	ands	r2, r1
 8000ac0:	21e0      	movs	r1, #224	; 0xe0
 8000ac2:	00c9      	lsls	r1, r1, #3
 8000ac4:	430a      	orrs	r2, r1
 8000ac6:	605a      	str	r2, [r3, #4]

	SPI_ON;
 8000ac8:	4b4d      	ldr	r3, [pc, #308]	; (8000c00 <main+0x32c>)
 8000aca:	4a4d      	ldr	r2, [pc, #308]	; (8000c00 <main+0x32c>)
 8000acc:	6812      	ldr	r2, [r2, #0]
 8000ace:	2140      	movs	r1, #64	; 0x40
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	601a      	str	r2, [r3, #0]
	RFM_CSN_HIGH;
 8000ad4:	2390      	movs	r3, #144	; 0x90
 8000ad6:	05db      	lsls	r3, r3, #23
 8000ad8:	2290      	movs	r2, #144	; 0x90
 8000ada:	05d2      	lsls	r2, r2, #23
 8000adc:	6992      	ldr	r2, [r2, #24]
 8000ade:	2104      	movs	r1, #4
 8000ae0:	430a      	orrs	r2, r1
 8000ae2:	619a      	str	r2, [r3, #24]

	RFM_Init();
 8000ae4:	f7ff fca0 	bl	8000428 <RFM_Init>

	RFM_set_channel(41);
 8000ae8:	2029      	movs	r0, #41	; 0x29
 8000aea:	f7ff fc8d 	bl	8000408 <RFM_set_channel>

	while (1){

		if(RFM_is_connected()){
 8000aee:	f7ff fbd0 	bl	8000292 <RFM_is_connected>
 8000af2:	1e03      	subs	r3, r0, #0
 8000af4:	d028      	beq.n	8000b48 <main+0x274>
			Send_Packet(W_TX_PAYLOAD_NOACK_CMD, &out_buf, 8);
 8000af6:	4b45      	ldr	r3, [pc, #276]	; (8000c0c <main+0x338>)
 8000af8:	2208      	movs	r2, #8
 8000afa:	0019      	movs	r1, r3
 8000afc:	20b0      	movs	r0, #176	; 0xb0
 8000afe:	f7ff fe47 	bl	8000790 <Send_Packet>
			GPIOC->BSRR |= GPIO_BSRR_BS_8;
 8000b02:	4b3d      	ldr	r3, [pc, #244]	; (8000bf8 <main+0x324>)
 8000b04:	4a3c      	ldr	r2, [pc, #240]	; (8000bf8 <main+0x324>)
 8000b06:	6992      	ldr	r2, [r2, #24]
 8000b08:	2180      	movs	r1, #128	; 0x80
 8000b0a:	0049      	lsls	r1, r1, #1
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	619a      	str	r2, [r3, #24]
			for(uint32_t i=0;i<1000;i++)for(uint32_t j=0;j<100;j++)__NOP();
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
 8000b14:	e00c      	b.n	8000b30 <main+0x25c>
 8000b16:	2300      	movs	r3, #0
 8000b18:	61bb      	str	r3, [r7, #24]
 8000b1a:	e003      	b.n	8000b24 <main+0x250>
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000b1c:	46c0      	nop			; (mov r8, r8)
 8000b1e:	69bb      	ldr	r3, [r7, #24]
 8000b20:	3301      	adds	r3, #1
 8000b22:	61bb      	str	r3, [r7, #24]
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	2b63      	cmp	r3, #99	; 0x63
 8000b28:	d9f8      	bls.n	8000b1c <main+0x248>
 8000b2a:	69fb      	ldr	r3, [r7, #28]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	61fb      	str	r3, [r7, #28]
 8000b30:	69fb      	ldr	r3, [r7, #28]
 8000b32:	4a37      	ldr	r2, [pc, #220]	; (8000c10 <main+0x33c>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d9ee      	bls.n	8000b16 <main+0x242>
			GPIOC->BSRR |= GPIO_BSRR_BR_8;
 8000b38:	4b2f      	ldr	r3, [pc, #188]	; (8000bf8 <main+0x324>)
 8000b3a:	4a2f      	ldr	r2, [pc, #188]	; (8000bf8 <main+0x324>)
 8000b3c:	6992      	ldr	r2, [r2, #24]
 8000b3e:	2180      	movs	r1, #128	; 0x80
 8000b40:	0449      	lsls	r1, r1, #17
 8000b42:	430a      	orrs	r2, r1
 8000b44:	619a      	str	r2, [r3, #24]
 8000b46:	e006      	b.n	8000b56 <main+0x282>
		}else{
			GPIOC->BSRR |= GPIO_BSRR_BR_8;
 8000b48:	4b2b      	ldr	r3, [pc, #172]	; (8000bf8 <main+0x324>)
 8000b4a:	4a2b      	ldr	r2, [pc, #172]	; (8000bf8 <main+0x324>)
 8000b4c:	6992      	ldr	r2, [r2, #24]
 8000b4e:	2180      	movs	r1, #128	; 0x80
 8000b50:	0449      	lsls	r1, r1, #17
 8000b52:	430a      	orrs	r2, r1
 8000b54:	619a      	str	r2, [r3, #24]
		}


		uint8_t len = Receive_Packet( rfm7x_RX_buf );
 8000b56:	1dfc      	adds	r4, r7, #7
 8000b58:	4b2e      	ldr	r3, [pc, #184]	; (8000c14 <main+0x340>)
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f7ff fe62 	bl	8000824 <Receive_Packet>
 8000b60:	0003      	movs	r3, r0
 8000b62:	7023      	strb	r3, [r4, #0]
		if( len ){
 8000b64:	1dfb      	adds	r3, r7, #7
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d022      	beq.n	8000bb2 <main+0x2de>
			GPIOC->BSRR |= GPIO_BSRR_BS_8;
 8000b6c:	4b22      	ldr	r3, [pc, #136]	; (8000bf8 <main+0x324>)
 8000b6e:	4a22      	ldr	r2, [pc, #136]	; (8000bf8 <main+0x324>)
 8000b70:	6992      	ldr	r2, [r2, #24]
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	0049      	lsls	r1, r1, #1
 8000b76:	430a      	orrs	r2, r1
 8000b78:	619a      	str	r2, [r3, #24]
			for(uint32_t i=0;i<1000;i++)for(uint32_t j=0;j<1000;j++)__NOP();
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
 8000b7e:	e00d      	b.n	8000b9c <main+0x2c8>
 8000b80:	2300      	movs	r3, #0
 8000b82:	613b      	str	r3, [r7, #16]
 8000b84:	e003      	b.n	8000b8e <main+0x2ba>
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	613b      	str	r3, [r7, #16]
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	4a1f      	ldr	r2, [pc, #124]	; (8000c10 <main+0x33c>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d9f7      	bls.n	8000b86 <main+0x2b2>
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	617b      	str	r3, [r7, #20]
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	4a1c      	ldr	r2, [pc, #112]	; (8000c10 <main+0x33c>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d9ed      	bls.n	8000b80 <main+0x2ac>
			GPIOC->BSRR |= GPIO_BSRR_BR_8;
 8000ba4:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <main+0x324>)
 8000ba6:	4a14      	ldr	r2, [pc, #80]	; (8000bf8 <main+0x324>)
 8000ba8:	6992      	ldr	r2, [r2, #24]
 8000baa:	2180      	movs	r1, #128	; 0x80
 8000bac:	0449      	lsls	r1, r1, #17
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	619a      	str	r2, [r3, #24]
		}


		for(uint32_t i=0;i<1000;i++)for(uint32_t j=0;j<1000;j++)__NOP();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	e00d      	b.n	8000bd4 <main+0x300>
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60bb      	str	r3, [r7, #8]
 8000bbc:	e003      	b.n	8000bc6 <main+0x2f2>
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	4a11      	ldr	r2, [pc, #68]	; (8000c10 <main+0x33c>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d9f7      	bls.n	8000bbe <main+0x2ea>
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	4a0e      	ldr	r2, [pc, #56]	; (8000c10 <main+0x33c>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d9ed      	bls.n	8000bb8 <main+0x2e4>
	while (1){
 8000bdc:	e787      	b.n	8000aee <main+0x21a>
 8000bde:	46c0      	nop			; (mov r8, r8)
 8000be0:	40021000 	.word	0x40021000
 8000be4:	feffffff 	.word	0xfeffffff
 8000be8:	fffeffff 	.word	0xfffeffff
 8000bec:	ffc3ffff 	.word	0xffc3ffff
 8000bf0:	fffcffff 	.word	0xfffcffff
 8000bf4:	fffffeff 	.word	0xfffffeff
 8000bf8:	48000800 	.word	0x48000800
 8000bfc:	ffff03ff 	.word	0xffff03ff
 8000c00:	40013000 	.word	0x40013000
 8000c04:	ffffdffc 	.word	0xffffdffc
 8000c08:	fffff0ff 	.word	0xfffff0ff
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	000003e7 	.word	0x000003e7
 8000c14:	20000024 	.word	0x20000024

08000c18 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c18:	480d      	ldr	r0, [pc, #52]	; (8000c50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c1a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000c1c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000c1e:	e003      	b.n	8000c28 <LoopCopyDataInit>

08000c20 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000c20:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000c22:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000c24:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000c26:	3104      	adds	r1, #4

08000c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000c28:	480b      	ldr	r0, [pc, #44]	; (8000c58 <LoopForever+0xa>)
  ldr r3, =_edata
 8000c2a:	4b0c      	ldr	r3, [pc, #48]	; (8000c5c <LoopForever+0xe>)
  adds r2, r0, r1
 8000c2c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c2e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c30:	d3f6      	bcc.n	8000c20 <CopyDataInit>
  ldr r2, =_sbss
 8000c32:	4a0b      	ldr	r2, [pc, #44]	; (8000c60 <LoopForever+0x12>)
  b LoopFillZerobss
 8000c34:	e002      	b.n	8000c3c <LoopFillZerobss>

08000c36 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  str  r3, [r2]
 8000c38:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c3a:	3204      	adds	r2, #4

08000c3c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000c3c:	4b09      	ldr	r3, [pc, #36]	; (8000c64 <LoopForever+0x16>)
  cmp r2, r3
 8000c3e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c40:	d3f9      	bcc.n	8000c36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c42:	f000 f813 	bl	8000c6c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000c46:	f000 f855 	bl	8000cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c4a:	f7ff fe43 	bl	80008d4 <main>

08000c4e <LoopForever>:

LoopForever:
    b LoopForever
 8000c4e:	e7fe      	b.n	8000c4e <LoopForever>
  ldr   r0, =_estack
 8000c50:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8000c54:	08000de0 	.word	0x08000de0
  ldr r0, =_sdata
 8000c58:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c5c:	20000008 	.word	0x20000008
  ldr r2, =_sbss
 8000c60:	20000008 	.word	0x20000008
  ldr r3, = _ebss
 8000c64:	20000030 	.word	0x20000030

08000c68 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c68:	e7fe      	b.n	8000c68 <ADC1_COMP_IRQHandler>
	...

08000c6c <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8000c70:	4b1a      	ldr	r3, [pc, #104]	; (8000cdc <SystemInit+0x70>)
 8000c72:	4a1a      	ldr	r2, [pc, #104]	; (8000cdc <SystemInit+0x70>)
 8000c74:	6812      	ldr	r2, [r2, #0]
 8000c76:	2101      	movs	r1, #1
 8000c78:	430a      	orrs	r2, r1
 8000c7a:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8000c7c:	4b17      	ldr	r3, [pc, #92]	; (8000cdc <SystemInit+0x70>)
 8000c7e:	4a17      	ldr	r2, [pc, #92]	; (8000cdc <SystemInit+0x70>)
 8000c80:	6852      	ldr	r2, [r2, #4]
 8000c82:	4917      	ldr	r1, [pc, #92]	; (8000ce0 <SystemInit+0x74>)
 8000c84:	400a      	ands	r2, r1
 8000c86:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000c88:	4b14      	ldr	r3, [pc, #80]	; (8000cdc <SystemInit+0x70>)
 8000c8a:	4a14      	ldr	r2, [pc, #80]	; (8000cdc <SystemInit+0x70>)
 8000c8c:	6812      	ldr	r2, [r2, #0]
 8000c8e:	4915      	ldr	r1, [pc, #84]	; (8000ce4 <SystemInit+0x78>)
 8000c90:	400a      	ands	r2, r1
 8000c92:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000c94:	4b11      	ldr	r3, [pc, #68]	; (8000cdc <SystemInit+0x70>)
 8000c96:	4a11      	ldr	r2, [pc, #68]	; (8000cdc <SystemInit+0x70>)
 8000c98:	6812      	ldr	r2, [r2, #0]
 8000c9a:	4913      	ldr	r1, [pc, #76]	; (8000ce8 <SystemInit+0x7c>)
 8000c9c:	400a      	ands	r2, r1
 8000c9e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8000ca0:	4b0e      	ldr	r3, [pc, #56]	; (8000cdc <SystemInit+0x70>)
 8000ca2:	4a0e      	ldr	r2, [pc, #56]	; (8000cdc <SystemInit+0x70>)
 8000ca4:	6852      	ldr	r2, [r2, #4]
 8000ca6:	4911      	ldr	r1, [pc, #68]	; (8000cec <SystemInit+0x80>)
 8000ca8:	400a      	ands	r2, r1
 8000caa:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000cac:	4b0b      	ldr	r3, [pc, #44]	; (8000cdc <SystemInit+0x70>)
 8000cae:	4a0b      	ldr	r2, [pc, #44]	; (8000cdc <SystemInit+0x70>)
 8000cb0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000cb2:	210f      	movs	r1, #15
 8000cb4:	438a      	bics	r2, r1
 8000cb6:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8000cb8:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <SystemInit+0x70>)
 8000cba:	4a08      	ldr	r2, [pc, #32]	; (8000cdc <SystemInit+0x70>)
 8000cbc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000cbe:	490c      	ldr	r1, [pc, #48]	; (8000cf0 <SystemInit+0x84>)
 8000cc0:	400a      	ands	r2, r1
 8000cc2:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000cc4:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <SystemInit+0x70>)
 8000cc6:	4a05      	ldr	r2, [pc, #20]	; (8000cdc <SystemInit+0x70>)
 8000cc8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000cca:	2101      	movs	r1, #1
 8000ccc:	438a      	bics	r2, r1
 8000cce:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000cd0:	4b02      	ldr	r3, [pc, #8]	; (8000cdc <SystemInit+0x70>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]

}
 8000cd6:	46c0      	nop			; (mov r8, r8)
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	f8ffb80c 	.word	0xf8ffb80c
 8000ce4:	fef6ffff 	.word	0xfef6ffff
 8000ce8:	fffbffff 	.word	0xfffbffff
 8000cec:	ffc0ffff 	.word	0xffc0ffff
 8000cf0:	fffffeac 	.word	0xfffffeac

08000cf4 <__libc_init_array>:
 8000cf4:	b570      	push	{r4, r5, r6, lr}
 8000cf6:	2600      	movs	r6, #0
 8000cf8:	4d0c      	ldr	r5, [pc, #48]	; (8000d2c <__libc_init_array+0x38>)
 8000cfa:	4c0d      	ldr	r4, [pc, #52]	; (8000d30 <__libc_init_array+0x3c>)
 8000cfc:	1b64      	subs	r4, r4, r5
 8000cfe:	10a4      	asrs	r4, r4, #2
 8000d00:	42a6      	cmp	r6, r4
 8000d02:	d109      	bne.n	8000d18 <__libc_init_array+0x24>
 8000d04:	2600      	movs	r6, #0
 8000d06:	f000 f819 	bl	8000d3c <_init>
 8000d0a:	4d0a      	ldr	r5, [pc, #40]	; (8000d34 <__libc_init_array+0x40>)
 8000d0c:	4c0a      	ldr	r4, [pc, #40]	; (8000d38 <__libc_init_array+0x44>)
 8000d0e:	1b64      	subs	r4, r4, r5
 8000d10:	10a4      	asrs	r4, r4, #2
 8000d12:	42a6      	cmp	r6, r4
 8000d14:	d105      	bne.n	8000d22 <__libc_init_array+0x2e>
 8000d16:	bd70      	pop	{r4, r5, r6, pc}
 8000d18:	00b3      	lsls	r3, r6, #2
 8000d1a:	58eb      	ldr	r3, [r5, r3]
 8000d1c:	4798      	blx	r3
 8000d1e:	3601      	adds	r6, #1
 8000d20:	e7ee      	b.n	8000d00 <__libc_init_array+0xc>
 8000d22:	00b3      	lsls	r3, r6, #2
 8000d24:	58eb      	ldr	r3, [r5, r3]
 8000d26:	4798      	blx	r3
 8000d28:	3601      	adds	r6, #1
 8000d2a:	e7f2      	b.n	8000d12 <__libc_init_array+0x1e>
 8000d2c:	08000dd8 	.word	0x08000dd8
 8000d30:	08000dd8 	.word	0x08000dd8
 8000d34:	08000dd8 	.word	0x08000dd8
 8000d38:	08000ddc 	.word	0x08000ddc

08000d3c <_init>:
 8000d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d3e:	46c0      	nop			; (mov r8, r8)
 8000d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d42:	bc08      	pop	{r3}
 8000d44:	469e      	mov	lr, r3
 8000d46:	4770      	bx	lr

08000d48 <_fini>:
 8000d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d4e:	bc08      	pop	{r3}
 8000d50:	469e      	mov	lr, r3
 8000d52:	4770      	bx	lr
