a.out: Reduceron.v main.v; iverilog $^ && ./a.out
