

================================================================
== Vitis HLS Report for 'vector_add'
================================================================
* Date:           Thu Feb 27 14:43:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       vector_add_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  0.880 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       78|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       78|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |vec_d1_x      |         +|   0|  0|  39|          32|          32|
    |vec_d1_y      |         +|   0|  0|  39|          32|          32|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  78|          64|          64|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_start         |   in|    1|  ap_ctrl_hs|    vector_add|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    vector_add|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    vector_add|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    vector_add|  return value|
|ap_ce            |   in|    1|  ap_ctrl_hs|    vector_add|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    vector_add|  return value|
|ap_core          |   in|    8|     ap_none|       ap_core|        scalar|
|ap_part          |   in|    8|     ap_none|       ap_part|        scalar|
|ap_parent        |   in|    8|     ap_none|     ap_parent|        scalar|
|vec_d1_x         |  out|   32|      ap_vld|      vec_d1_x|       pointer|
|vec_d1_x_ap_vld  |  out|    1|      ap_vld|      vec_d1_x|       pointer|
|vec_d1_y         |  out|   32|      ap_vld|      vec_d1_y|       pointer|
|vec_d1_y_ap_vld  |  out|    1|      ap_vld|      vec_d1_y|       pointer|
|vec_s1_x         |   in|   32|     ap_none|      vec_s1_x|       pointer|
|vec_s1_y         |   in|   32|     ap_none|      vec_s1_y|       pointer|
|vec_s2_x         |   in|   32|     ap_none|      vec_s2_x|       pointer|
|vec_s2_y         |   in|   32|     ap_none|      vec_s2_y|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

