// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.934875,HLS_SYN_LAT=122,HLS_SYN_TPT=none,HLS_SYN_MEM=64,HLS_SYN_DSP=0,HLS_SYN_FF=10519,HLS_SYN_LUT=19564,HLS_VERSION=2023_1}" *)

module fft32 (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;

input   ap_clk;
input   ap_rst_n;
input  [47:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
output  [47:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;

 reg    ap_rst_n_inv;
wire   [15:0] a_real_22_fu_1288_p2;
reg   [15:0] a_real_22_reg_5746;
(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state5;
wire   [15:0] a_imag_22_fu_1294_p2;
reg   [15:0] a_imag_22_reg_5752;
wire   [15:0] add_ln35_4_fu_1300_p2;
reg   [15:0] add_ln35_4_reg_5758;
wire   [15:0] sub_ln36_8_fu_1312_p2;
reg   [15:0] sub_ln36_8_reg_5763;
wire   [15:0] sub_ln37_4_fu_1324_p2;
reg   [15:0] sub_ln37_4_reg_5768;
wire   [15:0] a_real_23_fu_1336_p2;
reg   [15:0] a_real_23_reg_5773;
wire   [15:0] a_imag_23_fu_1342_p2;
reg   [15:0] a_imag_23_reg_5779;
wire   [15:0] add_ln35_5_fu_1348_p2;
reg   [15:0] add_ln35_5_reg_5785;
wire   [15:0] sub_ln36_10_fu_1360_p2;
reg   [15:0] sub_ln36_10_reg_5790;
wire   [15:0] sub_ln37_5_fu_1372_p2;
reg   [15:0] sub_ln37_5_reg_5795;
reg   [13:0] agg_result_i_reg_5800;
reg   [13:0] agg_result_i1_reg_5805;
reg  signed [13:0] agg_result_i2_reg_5810;
reg  signed [13:0] agg_result_i3_reg_5815;
reg   [13:0] agg_result_i6_reg_5820;
reg   [13:0] agg_result_i7_reg_5825;
wire  signed [27:0] sext_ln10_19_fu_1416_p1;
reg  signed [27:0] sext_ln10_19_reg_5830;
wire  signed [27:0] sext_ln10_21_fu_1420_p1;
reg  signed [27:0] sext_ln10_21_reg_5844;
wire  signed [27:0] sext_ln10_33_fu_1440_p1;
wire  signed [27:0] sext_ln10_35_fu_1444_p1;
reg  signed [27:0] sext_ln10_35_reg_5864;
wire  signed [27:0] sext_ln10_36_fu_1448_p1;
wire  signed [27:0] sext_ln10_37_fu_1452_p1;
reg  signed [27:0] sext_ln10_37_reg_5880;
wire  signed [27:0] sext_ln10_39_fu_1456_p1;
reg  signed [27:0] sext_ln10_39_reg_5890;
wire  signed [27:0] sext_ln10_40_fu_1460_p1;
wire  signed [27:0] sext_ln10_41_fu_1464_p1;
reg  signed [27:0] sext_ln10_41_reg_5910;
wire  signed [27:0] sext_ln10_43_fu_1468_p1;
wire  signed [27:0] sext_ln10_45_fu_1472_p1;
wire  signed [27:0] sext_ln10_47_fu_1476_p1;
reg   [13:0] agg_result_i12_reg_5942;
reg   [13:0] agg_result_i13_reg_5947;
reg   [13:0] agg_result_i14_reg_5952;
reg   [13:0] agg_result_i15_reg_5957;
reg   [13:0] agg_result_i16_reg_5962;
reg   [13:0] agg_result_i17_reg_5967;
reg   [13:0] agg_result_i18_reg_5972;
reg   [13:0] agg_result_i19_reg_5977;
reg   [13:0] agg_result_i20_reg_5982;
reg   [13:0] agg_result_i21_reg_5987;
reg   [13:0] agg_result_i22_reg_5992;
reg   [13:0] agg_result_i23_reg_5997;
reg   [13:0] agg_result_i24_reg_6002;
reg   [13:0] agg_result_i25_reg_6007;
reg   [13:0] agg_result_i26_reg_6012;
reg   [13:0] agg_result_i27_reg_6017;
reg   [13:0] agg_result_i28_reg_6022;
reg   [13:0] agg_result_i29_reg_6027;
reg   [13:0] agg_result_i30_reg_6032;
reg   [13:0] agg_result_i31_reg_6037;
wire   [27:0] mul_ln10_24_fu_1563_p2;
reg  signed [27:0] mul_ln10_24_reg_6042;
wire    ap_CS_fsm_state6;
wire   [27:0] mul_ln11_24_fu_1568_p2;
reg  signed [27:0] mul_ln11_24_reg_6047;
wire   [27:0] mul_ln10_26_fu_1576_p2;
reg  signed [27:0] mul_ln10_26_reg_6052;
wire   [27:0] mul_ln11_26_fu_1581_p2;
reg  signed [27:0] mul_ln11_26_reg_6057;
wire   [27:0] mul_ln10_28_fu_1589_p2;
reg  signed [27:0] mul_ln10_28_reg_6062;
wire   [27:0] mul_ln11_28_fu_1594_p2;
reg  signed [27:0] mul_ln11_28_reg_6067;
wire   [27:0] mul_ln10_30_fu_1602_p2;
reg  signed [27:0] mul_ln10_30_reg_6072;
wire   [27:0] mul_ln11_30_fu_1607_p2;
reg  signed [27:0] mul_ln11_30_reg_6077;
wire   [27:0] mul_ln10_32_fu_1615_p2;
reg  signed [27:0] mul_ln10_32_reg_6082;
wire   [27:0] mul_ln11_32_fu_1620_p2;
reg  signed [27:0] mul_ln11_32_reg_6087;
wire   [27:0] mul_ln10_34_fu_1628_p2;
reg  signed [27:0] mul_ln10_34_reg_6092;
wire   [27:0] mul_ln11_34_fu_1633_p2;
reg  signed [27:0] mul_ln11_34_reg_6097;
wire   [15:0] a_real_fu_1710_p2;
reg   [15:0] a_real_reg_6102;
wire    ap_CS_fsm_state8;
wire   [15:0] a_imag_fu_1716_p2;
reg   [15:0] a_imag_reg_6108;
wire   [15:0] add_ln35_fu_1722_p2;
reg   [15:0] add_ln35_reg_6114;
wire   [15:0] sub_ln36_fu_1734_p2;
reg   [15:0] sub_ln36_reg_6119;
wire   [15:0] sub_ln37_fu_1746_p2;
reg   [15:0] sub_ln37_reg_6124;
wire  signed [27:0] sext_ln10_1_fu_1758_p1;
reg  signed [27:0] sext_ln10_1_reg_6129;
wire  signed [27:0] sext_ln10_2_fu_1761_p1;
wire  signed [27:0] sext_ln10_3_fu_1765_p1;
reg  signed [27:0] sext_ln10_3_reg_6153;
wire  signed [27:0] sext_ln10_5_fu_1768_p1;
wire  signed [27:0] sext_ln10_7_fu_1772_p1;
reg   [15:0] br_4_reg_6183;
reg   [15:0] bi_4_reg_6189;
reg   [15:0] cr_4_reg_6195;
reg   [15:0] ci_4_reg_6201;
reg   [15:0] dr_4_reg_6207;
reg   [15:0] di_4_reg_6213;
reg   [15:0] bi_5_reg_6219;
wire   [15:0] ci0_13_fu_1900_p2;
reg   [15:0] ci0_13_reg_6225;
wire   [15:0] cr1_13_fu_1906_p2;
reg   [15:0] cr1_13_reg_6231;
wire   [15:0] a_real_10_fu_1918_p2;
reg   [15:0] a_real_10_reg_6237;
wire   [15:0] add_ln35_13_fu_1924_p2;
reg   [15:0] add_ln35_13_reg_6242;
wire   [15:0] sub_ln36_26_fu_1930_p2;
reg   [15:0] sub_ln36_26_reg_6247;
wire   [15:0] sub_ln37_13_fu_1936_p2;
reg   [15:0] sub_ln37_13_reg_6252;
wire   [15:0] a_real_24_fu_2086_p2;
reg   [15:0] a_real_24_reg_6257;
wire    ap_CS_fsm_state9;
wire   [15:0] a_imag_24_fu_2092_p2;
reg   [15:0] a_imag_24_reg_6263;
wire   [15:0] add_ln35_6_fu_2098_p2;
reg   [15:0] add_ln35_6_reg_6269;
wire   [15:0] sub_ln36_12_fu_2110_p2;
reg   [15:0] sub_ln36_12_reg_6274;
wire   [15:0] sub_ln37_6_fu_2122_p2;
reg   [15:0] sub_ln37_6_reg_6279;
wire   [15:0] a_real_25_fu_2134_p2;
reg   [15:0] a_real_25_reg_6284;
wire   [15:0] a_imag_25_fu_2140_p2;
reg   [15:0] a_imag_25_reg_6290;
wire   [15:0] add_ln35_7_fu_2146_p2;
reg   [15:0] add_ln35_7_reg_6296;
wire   [15:0] sub_ln36_14_fu_2158_p2;
reg   [15:0] sub_ln36_14_reg_6301;
wire   [15:0] sub_ln37_7_fu_2170_p2;
reg   [15:0] sub_ln37_7_reg_6306;
wire   [27:0] mul_ln10_fu_2185_p2;
reg  signed [27:0] mul_ln10_reg_6311;
wire   [27:0] mul_ln11_fu_2190_p2;
reg  signed [27:0] mul_ln11_reg_6316;
wire   [27:0] mul_ln10_2_fu_2198_p2;
reg  signed [27:0] mul_ln10_2_reg_6321;
wire   [27:0] mul_ln11_2_fu_2203_p2;
reg  signed [27:0] mul_ln11_2_reg_6326;
wire   [27:0] mul_ln10_4_fu_2211_p2;
reg  signed [27:0] mul_ln10_4_reg_6331;
wire   [27:0] mul_ln11_4_fu_2216_p2;
reg  signed [27:0] mul_ln11_4_reg_6336;
wire  signed [27:0] sext_ln10_15_fu_2221_p1;
reg  signed [27:0] sext_ln10_15_reg_6341;
wire  signed [27:0] sext_ln10_17_fu_2224_p1;
reg  signed [27:0] sext_ln10_17_reg_6351;
wire  signed [27:0] sext_ln10_23_fu_2227_p1;
reg  signed [27:0] sext_ln10_23_reg_6361;
wire  signed [27:0] sext_ln10_25_fu_2230_p1;
reg  signed [27:0] sext_ln10_25_reg_6375;
wire   [15:0] a_real_8_fu_2265_p2;
reg   [15:0] a_real_8_reg_6389;
wire   [15:0] add_ln35_12_fu_2277_p2;
reg   [15:0] add_ln35_12_reg_6394;
wire   [15:0] sub_ln36_24_fu_2289_p2;
reg   [15:0] sub_ln36_24_reg_6399;
wire   [15:0] sub_ln36_25_fu_2295_p2;
reg   [15:0] sub_ln36_25_reg_6404;
wire   [15:0] sub_ln37_12_fu_2301_p2;
reg   [15:0] sub_ln37_12_reg_6409;
wire   [15:0] add_ln37_12_fu_2307_p2;
reg   [15:0] add_ln37_12_reg_6414;
wire  signed [27:0] sext_ln10_49_fu_2341_p1;
wire  signed [27:0] sext_ln10_51_fu_2345_p1;
wire  signed [27:0] sext_ln10_53_fu_2349_p1;
reg  signed [27:0] sext_ln10_53_reg_6431;
wire  signed [27:0] sext_ln10_54_fu_2352_p1;
wire  signed [27:0] sext_ln10_55_fu_2356_p1;
reg  signed [27:0] sext_ln10_55_reg_6447;
wire  signed [27:0] sext_ln10_57_fu_2359_p1;
wire  signed [27:0] sext_ln10_59_fu_2363_p1;
wire  signed [27:0] sext_ln10_61_fu_2367_p1;
wire  signed [27:0] sext_ln10_63_fu_2371_p1;
wire  signed [27:0] sext_ln10_65_fu_2375_p1;
wire  signed [27:0] sext_ln10_71_fu_2382_p1;
wire   [27:0] mul_ln10_56_fu_2386_p2;
reg  signed [27:0] mul_ln10_56_reg_6493;
wire   [27:0] mul_ln11_56_fu_2391_p2;
reg  signed [27:0] mul_ln11_56_reg_6498;
wire  signed [27:0] sext_ln10_73_fu_2399_p1;
wire  signed [27:0] sext_ln10_74_fu_2402_p1;
wire  signed [27:0] sext_ln10_75_fu_2406_p1;
wire   [27:0] mul_ln10_58_fu_2409_p2;
reg  signed [27:0] mul_ln10_58_reg_6519;
wire   [27:0] mul_ln11_58_fu_2415_p2;
reg  signed [27:0] mul_ln11_58_reg_6524;
wire  signed [27:0] sext_ln10_77_fu_2421_p1;
wire  signed [27:0] sext_ln10_79_fu_2428_p1;
wire  signed [27:0] sext_ln10_80_fu_2431_p1;
wire  signed [27:0] sext_ln10_81_fu_2435_p1;
wire   [27:0] mul_ln10_62_fu_2438_p2;
reg  signed [27:0] mul_ln10_62_reg_6551;
wire   [27:0] mul_ln11_62_fu_2444_p2;
reg  signed [27:0] mul_ln11_62_reg_6556;
wire   [15:0] a_real_16_fu_2522_p2;
reg   [15:0] a_real_16_reg_6561;
wire    ap_CS_fsm_state10;
wire   [15:0] a_imag_16_fu_2528_p2;
reg   [15:0] a_imag_16_reg_6567;
wire   [15:0] add_ln35_1_fu_2534_p2;
reg   [15:0] add_ln35_1_reg_6573;
wire   [15:0] sub_ln36_2_fu_2546_p2;
reg   [15:0] sub_ln36_2_reg_6578;
wire   [15:0] sub_ln37_1_fu_2558_p2;
reg   [15:0] sub_ln37_1_reg_6583;
wire  signed [27:0] sext_ln10_9_fu_2570_p1;
wire  signed [27:0] sext_ln10_11_fu_2574_p1;
wire  signed [27:0] sext_ln10_13_fu_2578_p1;
wire   [27:0] mul_ln10_36_fu_2585_p2;
reg  signed [27:0] mul_ln10_36_reg_6606;
wire   [27:0] mul_ln11_36_fu_2590_p2;
reg  signed [27:0] mul_ln11_36_reg_6611;
wire   [27:0] mul_ln10_38_fu_2598_p2;
reg  signed [27:0] mul_ln10_38_reg_6616;
wire   [27:0] mul_ln11_38_fu_2603_p2;
reg  signed [27:0] mul_ln11_38_reg_6621;
wire   [27:0] mul_ln10_40_fu_2611_p2;
reg  signed [27:0] mul_ln10_40_reg_6626;
wire   [27:0] mul_ln11_40_fu_2616_p2;
reg  signed [27:0] mul_ln11_40_reg_6631;
wire   [27:0] mul_ln10_42_fu_2624_p2;
reg  signed [27:0] mul_ln10_42_reg_6636;
wire   [27:0] mul_ln11_42_fu_2629_p2;
reg  signed [27:0] mul_ln11_42_reg_6641;
wire   [27:0] mul_ln10_44_fu_2637_p2;
reg  signed [27:0] mul_ln10_44_reg_6646;
wire   [27:0] mul_ln11_44_fu_2642_p2;
reg  signed [27:0] mul_ln11_44_reg_6651;
wire   [27:0] mul_ln10_46_fu_2650_p2;
reg  signed [27:0] mul_ln10_46_reg_6656;
wire   [27:0] mul_ln11_46_fu_2655_p2;
reg  signed [27:0] mul_ln11_46_reg_6661;
wire   [27:0] mul_ln10_48_fu_2663_p2;
reg  signed [27:0] mul_ln10_48_reg_6666;
wire   [27:0] mul_ln11_48_fu_2668_p2;
reg  signed [27:0] mul_ln11_48_reg_6671;
wire   [27:0] mul_ln10_50_fu_2676_p2;
reg  signed [27:0] mul_ln10_50_reg_6676;
wire   [27:0] mul_ln11_50_fu_2681_p2;
reg  signed [27:0] mul_ln11_50_reg_6681;
wire  signed [27:0] sext_ln10_67_fu_2686_p1;
wire  signed [27:0] sext_ln10_69_fu_2689_p1;
wire   [27:0] mul_ln10_60_fu_2695_p2;
reg  signed [27:0] mul_ln10_60_reg_6698;
wire   [27:0] mul_ln11_60_fu_2700_p2;
reg  signed [27:0] mul_ln11_60_reg_6703;
wire   [15:0] ar0_8_fu_2759_p2;
reg   [15:0] ar0_8_reg_6708;
wire    ap_CS_fsm_state11;
wire   [15:0] ai0_fu_2764_p2;
reg   [15:0] ai0_reg_6714;
wire   [15:0] ar1_fu_2769_p2;
reg   [15:0] ar1_reg_6720;
wire   [15:0] ai1_fu_2774_p2;
reg   [15:0] ai1_reg_6726;
wire   [15:0] cr0_fu_2779_p2;
reg   [15:0] cr0_reg_6732;
wire   [15:0] ci0_fu_2785_p2;
reg   [15:0] ci0_reg_6738;
wire   [15:0] cr1_fu_2791_p2;
reg   [15:0] cr1_reg_6744;
wire   [15:0] ci1_8_fu_2797_p2;
reg   [15:0] ci1_8_reg_6750;
wire   [27:0] mul_ln10_6_fu_2806_p2;
reg  signed [27:0] mul_ln10_6_reg_6756;
wire   [27:0] mul_ln11_6_fu_2811_p2;
reg  signed [27:0] mul_ln11_6_reg_6761;
wire   [27:0] mul_ln10_8_fu_2819_p2;
reg  signed [27:0] mul_ln10_8_reg_6766;
wire   [27:0] mul_ln11_8_fu_2824_p2;
reg  signed [27:0] mul_ln11_8_reg_6771;
wire   [27:0] mul_ln10_10_fu_2832_p2;
reg  signed [27:0] mul_ln10_10_reg_6776;
wire   [27:0] mul_ln11_10_fu_2837_p2;
reg  signed [27:0] mul_ln11_10_reg_6781;
wire   [27:0] mul_ln10_52_fu_2845_p2;
reg  signed [27:0] mul_ln10_52_reg_6786;
wire   [27:0] mul_ln11_52_fu_2850_p2;
reg  signed [27:0] mul_ln11_52_reg_6791;
wire   [27:0] mul_ln10_54_fu_2858_p2;
reg  signed [27:0] mul_ln10_54_reg_6796;
wire   [27:0] mul_ln11_54_fu_2863_p2;
reg  signed [27:0] mul_ln11_54_reg_6801;
wire   [15:0] a_real_18_fu_3012_p2;
reg   [15:0] a_real_18_reg_6806;
wire    ap_CS_fsm_state12;
wire   [15:0] a_imag_18_fu_3018_p2;
reg   [15:0] a_imag_18_reg_6812;
wire   [15:0] add_ln35_2_fu_3024_p2;
reg   [15:0] add_ln35_2_reg_6818;
wire   [15:0] sub_ln36_4_fu_3036_p2;
reg   [15:0] sub_ln36_4_reg_6823;
wire   [15:0] sub_ln37_2_fu_3048_p2;
reg   [15:0] sub_ln37_2_reg_6828;
wire   [15:0] a_real_20_fu_3060_p2;
reg   [15:0] a_real_20_reg_6833;
wire   [15:0] a_imag_20_fu_3066_p2;
reg   [15:0] a_imag_20_reg_6839;
wire   [15:0] add_ln35_3_fu_3072_p2;
reg   [15:0] add_ln35_3_reg_6845;
wire   [15:0] sub_ln36_6_fu_3084_p2;
reg   [15:0] sub_ln36_6_reg_6850;
wire   [15:0] sub_ln37_3_fu_3096_p2;
reg   [15:0] sub_ln37_3_reg_6855;
wire   [15:0] ar_10_fu_3124_p2;
reg   [15:0] ar_10_reg_6860;
wire   [15:0] ai_10_fu_3128_p2;
reg   [15:0] ai_10_reg_6866;
wire   [15:0] ar_11_fu_3132_p2;
reg   [15:0] ar_11_reg_6872;
wire   [15:0] ai_11_fu_3136_p2;
reg   [15:0] ai_11_reg_6878;
wire  signed [27:0] sext_ln10_16_fu_3140_p1;
wire  signed [27:0] sext_ln10_20_fu_3144_p1;
wire  signed [27:0] sext_ln10_24_fu_3148_p1;
wire  signed [27:0] sext_ln10_27_fu_3152_p1;
wire  signed [27:0] sext_ln10_29_fu_3156_p1;
wire  signed [27:0] sext_ln10_31_fu_3160_p1;
reg   [15:0] bi_6_reg_6920;
wire   [15:0] ci0_14_fu_3234_p2;
reg   [15:0] ci0_14_reg_6926;
wire   [15:0] cr1_14_fu_3240_p2;
reg   [15:0] cr1_14_reg_6932;
wire   [15:0] a_real_12_fu_3252_p2;
reg   [15:0] a_real_12_reg_6938;
wire   [15:0] add_ln35_14_fu_3258_p2;
reg   [15:0] add_ln35_14_reg_6943;
wire   [15:0] sub_ln36_28_fu_3264_p2;
reg   [15:0] sub_ln36_28_reg_6948;
wire   [15:0] sub_ln37_14_fu_3270_p2;
reg   [15:0] sub_ln37_14_reg_6953;
reg   [15:0] bi_7_reg_6958;
wire   [15:0] ci0_15_fu_3346_p2;
reg   [15:0] ci0_15_reg_6964;
wire   [15:0] cr1_15_fu_3352_p2;
reg   [15:0] cr1_15_reg_6970;
wire   [15:0] a_real_14_fu_3364_p2;
reg   [15:0] a_real_14_reg_6976;
wire   [15:0] add_ln35_15_fu_3370_p2;
reg   [15:0] add_ln35_15_reg_6981;
wire   [15:0] sub_ln36_30_fu_3376_p2;
reg   [15:0] sub_ln36_30_reg_6986;
wire   [15:0] sub_ln37_15_fu_3382_p2;
reg   [15:0] sub_ln37_15_reg_6991;
reg   [15:0] trunc_ln10_3_reg_6996;
reg   [15:0] trunc_ln11_3_reg_7002;
reg   [15:0] trunc_ln10_4_reg_7008;
reg   [15:0] trunc_ln11_4_reg_7014;
reg   [15:0] trunc_ln10_5_reg_7020;
reg   [15:0] trunc_ln11_5_reg_7026;
reg   [15:0] trunc_ln10_6_reg_7032;
reg   [15:0] trunc_ln11_6_reg_7038;
wire   [15:0] ar0_9_fu_3606_p2;
reg   [15:0] ar0_9_reg_7044;
wire    ap_CS_fsm_state13;
wire   [15:0] ai0_9_fu_3611_p2;
reg   [15:0] ai0_9_reg_7050;
wire   [15:0] ar1_9_fu_3616_p2;
reg   [15:0] ar1_9_reg_7056;
wire   [15:0] ai1_9_fu_3621_p2;
reg   [15:0] ai1_9_reg_7062;
wire   [15:0] cr0_9_fu_3626_p2;
reg   [15:0] cr0_9_reg_7068;
wire   [15:0] ci0_9_fu_3632_p2;
reg   [15:0] ci0_9_reg_7074;
wire   [15:0] cr1_9_fu_3638_p2;
reg   [15:0] cr1_9_reg_7080;
wire   [15:0] ci1_9_fu_3644_p2;
reg   [15:0] ci1_9_reg_7086;
wire   [27:0] mul_ln10_12_fu_3653_p2;
reg  signed [27:0] mul_ln10_12_reg_7092;
wire   [27:0] mul_ln11_12_fu_3658_p2;
reg  signed [27:0] mul_ln11_12_reg_7097;
wire   [27:0] mul_ln10_14_fu_3666_p2;
reg  signed [27:0] mul_ln10_14_reg_7102;
wire   [27:0] mul_ln11_14_fu_3671_p2;
reg  signed [27:0] mul_ln11_14_reg_7107;
wire   [27:0] mul_ln10_16_fu_3679_p2;
reg  signed [27:0] mul_ln10_16_reg_7112;
wire   [27:0] mul_ln11_16_fu_3684_p2;
reg  signed [27:0] mul_ln11_16_reg_7117;
wire   [27:0] mul_ln10_18_fu_3692_p2;
reg  signed [27:0] mul_ln10_18_reg_7122;
wire   [27:0] mul_ln11_18_fu_3697_p2;
reg  signed [27:0] mul_ln11_18_reg_7127;
wire   [27:0] mul_ln10_20_fu_3705_p2;
reg  signed [27:0] mul_ln10_20_reg_7132;
wire   [27:0] mul_ln11_20_fu_3710_p2;
reg  signed [27:0] mul_ln11_20_reg_7137;
wire   [27:0] mul_ln10_22_fu_3718_p2;
reg  signed [27:0] mul_ln10_22_reg_7142;
wire   [27:0] mul_ln11_22_fu_3723_p2;
reg  signed [27:0] mul_ln11_22_reg_7147;
wire  signed [27:0] sext_ln10_83_fu_3871_p1;
wire  signed [27:0] sext_ln10_84_fu_3874_p1;
wire  signed [27:0] sext_ln10_85_fu_3878_p1;
wire   [27:0] mul_ln10_64_fu_3881_p2;
reg  signed [27:0] mul_ln10_64_reg_7168;
wire   [27:0] mul_ln11_64_fu_3887_p2;
reg  signed [27:0] mul_ln11_64_reg_7173;
wire  signed [27:0] sext_ln10_87_fu_3896_p1;
wire   [27:0] mul_ln10_66_fu_3900_p2;
reg  signed [27:0] mul_ln10_66_reg_7184;
wire   [27:0] mul_ln11_66_fu_3905_p2;
reg  signed [27:0] mul_ln11_66_reg_7189;
wire  signed [27:0] sext_ln10_89_fu_3913_p1;
wire  signed [27:0] sext_ln10_90_fu_3916_p1;
wire  signed [27:0] sext_ln10_91_fu_3920_p1;
wire   [27:0] mul_ln10_68_fu_3923_p2;
reg  signed [27:0] mul_ln10_68_reg_7210;
wire   [27:0] mul_ln11_68_fu_3929_p2;
reg  signed [27:0] mul_ln11_68_reg_7215;
wire  signed [27:0] sext_ln10_93_fu_3938_p1;
wire  signed [27:0] sext_ln10_94_fu_3941_p1;
wire  signed [27:0] sext_ln10_95_fu_3945_p1;
wire   [27:0] mul_ln10_70_fu_3948_p2;
reg  signed [27:0] mul_ln10_70_reg_7236;
wire   [27:0] mul_ln11_70_fu_3954_p2;
reg  signed [27:0] mul_ln11_70_reg_7241;
wire  signed [27:0] sext_ln10_97_fu_3963_p1;
wire  signed [27:0] sext_ln10_98_fu_3966_p1;
wire  signed [27:0] sext_ln10_99_fu_3970_p1;
wire   [27:0] mul_ln10_72_fu_3973_p2;
reg  signed [27:0] mul_ln10_72_reg_7262;
wire   [27:0] mul_ln11_72_fu_3979_p2;
reg  signed [27:0] mul_ln11_72_reg_7267;
wire  signed [27:0] sext_ln10_101_fu_3988_p1;
wire  signed [27:0] sext_ln10_102_fu_3991_p1;
wire  signed [27:0] sext_ln10_103_fu_3995_p1;
wire   [27:0] mul_ln10_74_fu_3998_p2;
reg  signed [27:0] mul_ln10_74_reg_7288;
wire   [27:0] mul_ln11_74_fu_4004_p2;
reg  signed [27:0] mul_ln11_74_reg_7293;
wire  signed [27:0] sext_ln10_105_fu_4013_p1;
wire  signed [27:0] sext_ln10_106_fu_4016_p1;
wire  signed [27:0] sext_ln10_107_fu_4020_p1;
wire   [27:0] mul_ln10_76_fu_4023_p2;
reg  signed [27:0] mul_ln10_76_reg_7314;
wire   [27:0] mul_ln11_76_fu_4029_p2;
reg  signed [27:0] mul_ln11_76_reg_7319;
wire  signed [27:0] sext_ln10_109_fu_4038_p1;
wire  signed [27:0] sext_ln10_110_fu_4041_p1;
wire  signed [27:0] sext_ln10_111_fu_4045_p1;
wire   [27:0] mul_ln10_78_fu_4048_p2;
reg  signed [27:0] mul_ln10_78_reg_7340;
wire   [27:0] mul_ln11_78_fu_4054_p2;
reg  signed [27:0] mul_ln11_78_reg_7345;
wire   [15:0] ar_14_fu_4076_p2;
reg   [15:0] ar_14_reg_7350;
wire    ap_CS_fsm_state14;
wire   [15:0] ai_14_fu_4080_p2;
reg   [15:0] ai_14_reg_7356;
wire   [15:0] ar_15_fu_4084_p2;
reg   [15:0] ar_15_reg_7362;
wire   [15:0] ai_15_fu_4088_p2;
reg   [15:0] ai_15_reg_7368;
wire   [15:0] ar0_10_fu_4194_p2;
reg   [15:0] ar0_10_reg_7374;
wire    ap_CS_fsm_state15;
wire   [15:0] ai0_10_fu_4199_p2;
reg   [15:0] ai0_10_reg_7380;
wire   [15:0] ar1_10_fu_4204_p2;
reg   [15:0] ar1_10_reg_7386;
wire   [15:0] ai1_10_fu_4209_p2;
reg   [15:0] ai1_10_reg_7392;
wire   [15:0] cr0_10_fu_4214_p2;
reg   [15:0] cr0_10_reg_7398;
wire   [15:0] ci0_10_fu_4220_p2;
reg   [15:0] ci0_10_reg_7404;
wire   [15:0] cr1_10_fu_4226_p2;
reg   [15:0] cr1_10_reg_7410;
wire   [15:0] ci1_10_fu_4232_p2;
reg   [15:0] ci1_10_reg_7416;
reg   [15:0] br_3_reg_7422;
reg   [15:0] bi_3_reg_7428;
reg   [15:0] cr_3_reg_7434;
reg   [15:0] ci_3_reg_7440;
reg   [15:0] dr_3_reg_7446;
reg   [15:0] di_3_reg_7452;
wire   [15:0] ar_18_fu_4348_p2;
reg   [15:0] ar_18_reg_7458;
wire    ap_CS_fsm_state16;
wire   [15:0] ai_18_fu_4352_p2;
reg   [15:0] ai_18_reg_7464;
wire   [15:0] ar_19_fu_4356_p2;
reg   [15:0] ar_19_reg_7470;
wire   [15:0] ai_19_fu_4360_p2;
reg   [15:0] ai_19_reg_7476;
reg   [15:0] trunc_ln10_9_reg_7482;
reg   [15:0] trunc_ln11_9_reg_7488;
reg   [15:0] trunc_ln10_10_reg_7494;
reg   [15:0] trunc_ln11_10_reg_7500;
reg   [15:0] trunc_ln10_11_reg_7506;
reg   [15:0] trunc_ln11_11_reg_7512;
reg   [15:0] trunc_ln10_12_reg_7518;
reg   [15:0] trunc_ln11_12_reg_7524;
reg   [15:0] trunc_ln10_13_reg_7530;
reg   [15:0] trunc_ln11_13_reg_7536;
reg   [15:0] trunc_ln10_14_reg_7542;
reg   [15:0] trunc_ln11_14_reg_7548;
wire   [15:0] ar0_11_fu_4564_p2;
reg   [15:0] ar0_11_reg_7554;
wire    ap_CS_fsm_state17;
wire   [15:0] ai0_11_fu_4568_p2;
reg   [15:0] ai0_11_reg_7560;
wire   [15:0] ar1_11_fu_4572_p2;
reg   [15:0] ar1_11_reg_7566;
wire   [15:0] ai1_11_fu_4576_p2;
reg   [15:0] ai1_11_reg_7572;
wire   [15:0] cr0_11_fu_4580_p2;
reg   [15:0] cr0_11_reg_7578;
wire   [15:0] ci0_11_fu_4584_p2;
reg   [15:0] ci0_11_reg_7584;
wire   [15:0] cr1_11_fu_4588_p2;
reg   [15:0] cr1_11_reg_7590;
wire   [15:0] ci1_11_fu_4592_p2;
reg   [15:0] ci1_11_reg_7596;
wire   [15:0] ar_22_fu_4652_p2;
reg   [15:0] ar_22_reg_7602;
wire    ap_CS_fsm_state18;
wire   [15:0] ai_22_fu_4656_p2;
reg   [15:0] ai_22_reg_7608;
wire   [15:0] ar_23_fu_4660_p2;
reg   [15:0] ar_23_reg_7614;
wire   [15:0] ai_23_fu_4664_p2;
reg   [15:0] ai_23_reg_7620;
reg   [3:0] stage2_real_address0;
reg    stage2_real_ce0;
reg    stage2_real_we0;
reg   [15:0] stage2_real_d0;
wire   [15:0] stage2_real_q0;
reg   [3:0] stage2_real_address1;
reg    stage2_real_ce1;
reg    stage2_real_we1;
reg   [15:0] stage2_real_d1;
reg   [3:0] stage2_real_1_address0;
reg    stage2_real_1_ce0;
reg    stage2_real_1_we0;
reg   [15:0] stage2_real_1_d0;
wire   [15:0] stage2_real_1_q0;
reg   [3:0] stage2_real_1_address1;
reg    stage2_real_1_ce1;
reg    stage2_real_1_we1;
reg   [15:0] stage2_real_1_d1;
reg   [3:0] stage2_imag_address0;
reg    stage2_imag_ce0;
reg    stage2_imag_we0;
reg   [15:0] stage2_imag_d0;
wire   [15:0] stage2_imag_q0;
reg   [3:0] stage2_imag_address1;
reg    stage2_imag_ce1;
reg    stage2_imag_we1;
reg   [15:0] stage2_imag_d1;
reg   [3:0] stage2_imag_1_address0;
reg    stage2_imag_1_ce0;
reg    stage2_imag_1_we0;
reg   [15:0] stage2_imag_1_d0;
wire   [15:0] stage2_imag_1_q0;
reg   [3:0] stage2_imag_1_address1;
reg    stage2_imag_1_ce1;
reg    stage2_imag_1_we1;
reg   [15:0] stage2_imag_1_d1;
wire    grp_fft32_Pipeline_input_loop_fu_928_ap_start;
wire    grp_fft32_Pipeline_input_loop_fu_928_ap_done;
wire    grp_fft32_Pipeline_input_loop_fu_928_ap_idle;
wire    grp_fft32_Pipeline_input_loop_fu_928_ap_ready;
wire    grp_fft32_Pipeline_input_loop_fu_928_in_stream_TREADY;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_imag_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_imag_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_928_data_real_out;
wire    grp_fft32_Pipeline_input_loop_fu_928_data_real_out_ap_vld;
wire    grp_fft32_Pipeline_2_fu_998_ap_start;
wire    grp_fft32_Pipeline_2_fu_998_ap_done;
wire    grp_fft32_Pipeline_2_fu_998_ap_idle;
wire    grp_fft32_Pipeline_2_fu_998_ap_ready;
wire   [3:0] grp_fft32_Pipeline_2_fu_998_stage2_real_address0;
wire    grp_fft32_Pipeline_2_fu_998_stage2_real_ce0;
wire    grp_fft32_Pipeline_2_fu_998_stage2_real_we0;
wire   [15:0] grp_fft32_Pipeline_2_fu_998_stage2_real_d0;
wire   [3:0] grp_fft32_Pipeline_2_fu_998_stage2_real_1_address0;
wire    grp_fft32_Pipeline_2_fu_998_stage2_real_1_ce0;
wire    grp_fft32_Pipeline_2_fu_998_stage2_real_1_we0;
wire   [15:0] grp_fft32_Pipeline_2_fu_998_stage2_real_1_d0;
wire   [3:0] grp_fft32_Pipeline_2_fu_998_stage2_imag_address0;
wire    grp_fft32_Pipeline_2_fu_998_stage2_imag_ce0;
wire    grp_fft32_Pipeline_2_fu_998_stage2_imag_we0;
wire   [15:0] grp_fft32_Pipeline_2_fu_998_stage2_imag_d0;
wire   [3:0] grp_fft32_Pipeline_2_fu_998_stage2_imag_1_address0;
wire    grp_fft32_Pipeline_2_fu_998_stage2_imag_1_ce0;
wire    grp_fft32_Pipeline_2_fu_998_stage2_imag_1_we0;
wire   [15:0] grp_fft32_Pipeline_2_fu_998_stage2_imag_1_d0;
wire    grp_generic_sincos_16_4_s_fu_1006_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1006_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1006_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1006_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1006_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1006_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1014_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1014_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1014_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1014_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1014_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1014_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1022_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1022_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1022_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1022_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1022_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1022_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1030_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1030_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1030_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1030_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1030_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1030_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1038_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1038_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1038_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1038_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1038_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1038_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1046_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1046_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1046_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1046_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1046_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1046_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1054_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1054_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1054_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1054_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1054_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1054_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1062_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1062_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1062_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1062_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1062_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1062_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1070_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1070_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1070_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1070_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1070_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1070_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1078_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1078_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1078_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1078_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1078_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1078_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1086_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1086_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1086_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1086_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1086_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1086_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1094_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1094_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1094_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1094_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1094_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1094_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1102_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1102_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1102_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1102_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1102_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1102_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1110_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1110_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1110_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1110_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1110_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1110_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1118_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1118_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1118_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1118_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1118_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1118_ap_return_1;
wire    grp_generic_sincos_16_4_s_fu_1126_ap_start;
wire    grp_generic_sincos_16_4_s_fu_1126_ap_done;
wire    grp_generic_sincos_16_4_s_fu_1126_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_1126_ap_ready;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1126_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_1126_ap_return_1;
wire    grp_fft32_Pipeline_output_loop_fu_1134_ap_start;
wire    grp_fft32_Pipeline_output_loop_fu_1134_ap_done;
wire    grp_fft32_Pipeline_output_loop_fu_1134_ap_idle;
wire    grp_fft32_Pipeline_output_loop_fu_1134_ap_ready;
wire    grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TREADY;
wire   [3:0] grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_address0;
wire    grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_ce0;
wire   [3:0] grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_address0;
wire    grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_ce0;
wire   [3:0] grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_address0;
wire    grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_ce0;
wire   [3:0] grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_address0;
wire    grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_ce0;
wire   [47:0] grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TDATA;
wire    grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TVALID;
reg    grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_fft32_Pipeline_2_fu_998_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_generic_sincos_16_4_s_fu_1006_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1014_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1022_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1030_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1038_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1046_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1054_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1062_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1070_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1078_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1086_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1094_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1102_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1110_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1118_ap_start_reg;
reg    grp_generic_sincos_16_4_s_fu_1126_ap_start_reg;
reg    grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state19;
wire   [15:0] add_ln45_fu_3406_p2;
wire   [15:0] sub_ln47_fu_3420_p2;
wire   [15:0] add_ln45_2_fu_3802_p2;
wire   [15:0] sub_ln47_2_fu_3814_p2;
wire   [15:0] add_ln45_4_fu_4092_p2;
wire   [15:0] sub_ln47_4_fu_4104_p2;
wire   [15:0] add_ln45_6_fu_4292_p2;
wire   [15:0] sub_ln47_6_fu_4302_p2;
wire   [15:0] add_ln45_8_fu_4382_p2;
wire   [15:0] sub_ln47_8_fu_4396_p2;
wire   [15:0] add_ln45_10_fu_4596_p2;
wire   [15:0] sub_ln47_10_fu_4606_p2;
wire   [15:0] add_ln45_12_fu_4668_p2;
wire   [15:0] sub_ln47_12_fu_4680_p2;
wire   [15:0] add_ln45_14_fu_4716_p2;
wire   [15:0] sub_ln47_14_fu_4726_p2;
wire   [15:0] add_ln46_fu_3413_p2;
wire   [15:0] sub_ln48_fu_3427_p2;
wire   [15:0] add_ln46_2_fu_3808_p2;
wire   [15:0] sub_ln48_2_fu_3820_p2;
wire   [15:0] add_ln46_4_fu_4098_p2;
wire   [15:0] sub_ln48_4_fu_4110_p2;
wire   [15:0] add_ln46_6_fu_4297_p2;
wire   [15:0] sub_ln48_6_fu_4307_p2;
wire   [15:0] add_ln46_8_fu_4389_p2;
wire   [15:0] sub_ln48_8_fu_4403_p2;
wire   [15:0] add_ln46_10_fu_4601_p2;
wire   [15:0] sub_ln48_10_fu_4611_p2;
wire   [15:0] add_ln46_12_fu_4674_p2;
wire   [15:0] sub_ln48_12_fu_4686_p2;
wire   [15:0] add_ln46_14_fu_4721_p2;
wire   [15:0] sub_ln48_14_fu_4731_p2;
wire   [15:0] add_ln45_1_fu_3452_p2;
wire   [15:0] sub_ln47_1_fu_3466_p2;
wire   [15:0] add_ln45_3_fu_3844_p2;
wire   [15:0] sub_ln47_3_fu_3856_p2;
wire   [15:0] add_ln45_5_fu_4116_p2;
wire   [15:0] sub_ln47_5_fu_4128_p2;
wire   [15:0] add_ln45_7_fu_4312_p2;
wire   [15:0] sub_ln47_7_fu_4322_p2;
wire   [15:0] add_ln45_9_fu_4428_p2;
wire   [15:0] sub_ln47_9_fu_4442_p2;
wire   [15:0] add_ln45_11_fu_4616_p2;
wire   [15:0] sub_ln47_11_fu_4626_p2;
wire   [15:0] add_ln45_13_fu_4692_p2;
wire   [15:0] sub_ln47_13_fu_4704_p2;
wire   [15:0] add_ln45_15_fu_4736_p2;
wire   [15:0] sub_ln47_15_fu_4746_p2;
wire   [15:0] add_ln46_1_fu_3459_p2;
wire   [15:0] sub_ln48_1_fu_3473_p2;
wire   [15:0] add_ln46_3_fu_3850_p2;
wire   [15:0] sub_ln48_3_fu_3862_p2;
wire   [15:0] add_ln46_5_fu_4122_p2;
wire   [15:0] sub_ln48_5_fu_4134_p2;
wire   [15:0] add_ln46_7_fu_4317_p2;
wire   [15:0] sub_ln48_7_fu_4327_p2;
wire   [15:0] add_ln46_9_fu_4435_p2;
wire   [15:0] sub_ln48_9_fu_4449_p2;
wire   [15:0] add_ln46_11_fu_4621_p2;
wire   [15:0] sub_ln48_11_fu_4631_p2;
wire   [15:0] add_ln46_13_fu_4698_p2;
wire   [15:0] sub_ln48_13_fu_4710_p2;
wire   [15:0] add_ln46_15_fu_4741_p2;
wire   [15:0] sub_ln48_15_fu_4751_p2;
wire   [15:0] cr0_20_fu_1252_p2;
wire   [15:0] ar0_4_fu_1192_p2;
wire   [15:0] ci0_20_fu_1222_p2;
wire   [15:0] ai0_20_fu_1264_p2;
wire   [15:0] ci1_4_fu_1198_p2;
wire   [15:0] ar1_20_fu_1216_p2;
wire   [15:0] ai1_20_fu_1270_p2;
wire   [15:0] cr1_20_fu_1228_p2;
wire   [15:0] cr0_21_fu_1258_p2;
wire   [15:0] ar0_5_fu_1204_p2;
wire   [15:0] ci0_21_fu_1240_p2;
wire   [15:0] ai0_21_fu_1276_p2;
wire   [15:0] ci1_5_fu_1210_p2;
wire   [15:0] ar1_21_fu_1234_p2;
wire   [15:0] ai1_21_fu_1282_p2;
wire   [15:0] cr1_21_fu_1246_p2;
wire   [15:0] sub_ln35_4_fu_1306_p2;
wire   [15:0] sub_ln36_9_fu_1318_p2;
wire   [15:0] add_ln37_4_fu_1330_p2;
wire   [15:0] sub_ln35_5_fu_1354_p2;
wire   [15:0] sub_ln36_11_fu_1366_p2;
wire   [15:0] add_ln37_5_fu_1378_p2;
wire  signed [15:0] mul_ln10_24_fu_1563_p0;
wire  signed [27:0] sext_ln10_32_fu_1560_p1;
wire  signed [13:0] mul_ln10_24_fu_1563_p1;
wire  signed [15:0] mul_ln11_24_fu_1568_p0;
wire  signed [13:0] mul_ln11_24_fu_1568_p1;
wire  signed [15:0] mul_ln10_26_fu_1576_p0;
wire  signed [27:0] sext_ln10_34_fu_1573_p1;
wire  signed [13:0] mul_ln10_26_fu_1576_p1;
wire  signed [15:0] mul_ln11_26_fu_1581_p0;
wire  signed [13:0] mul_ln11_26_fu_1581_p1;
wire  signed [15:0] mul_ln10_28_fu_1589_p0;
wire  signed [27:0] sext_ln10_38_fu_1586_p1;
wire  signed [13:0] mul_ln10_28_fu_1589_p1;
wire  signed [15:0] mul_ln11_28_fu_1594_p0;
wire  signed [13:0] mul_ln11_28_fu_1594_p1;
wire  signed [15:0] mul_ln10_30_fu_1602_p0;
wire  signed [27:0] sext_ln10_42_fu_1599_p1;
wire  signed [13:0] mul_ln10_30_fu_1602_p1;
wire  signed [15:0] mul_ln11_30_fu_1607_p0;
wire  signed [13:0] mul_ln11_30_fu_1607_p1;
wire  signed [15:0] mul_ln10_32_fu_1615_p0;
wire  signed [27:0] sext_ln10_44_fu_1612_p1;
wire  signed [13:0] mul_ln10_32_fu_1615_p1;
wire  signed [15:0] mul_ln11_32_fu_1620_p0;
wire  signed [13:0] mul_ln11_32_fu_1620_p1;
wire  signed [15:0] mul_ln10_34_fu_1628_p0;
wire  signed [27:0] sext_ln10_46_fu_1625_p1;
wire  signed [13:0] mul_ln10_34_fu_1628_p1;
wire  signed [15:0] mul_ln11_34_fu_1633_p0;
wire  signed [13:0] mul_ln11_34_fu_1633_p1;
wire   [15:0] cr0_16_fu_1692_p2;
wire   [15:0] ar0_fu_1662_p2;
wire   [15:0] ci0_16_fu_1680_p2;
wire   [15:0] ai0_16_fu_1698_p2;
wire   [15:0] ci1_fu_1668_p2;
wire   [15:0] ar1_16_fu_1674_p2;
wire   [15:0] ai1_16_fu_1704_p2;
wire   [15:0] cr1_16_fu_1686_p2;
wire   [15:0] sub_ln35_fu_1728_p2;
wire   [15:0] sub_ln36_1_fu_1740_p2;
wire   [15:0] add_ln37_fu_1752_p2;
wire  signed [27:0] grp_fu_4756_p3;
wire  signed [27:0] grp_fu_4764_p3;
wire  signed [27:0] grp_fu_4772_p3;
wire  signed [27:0] grp_fu_4780_p3;
wire  signed [27:0] grp_fu_4788_p3;
wire  signed [27:0] grp_fu_4796_p3;
wire  signed [27:0] grp_fu_4804_p3;
wire  signed [27:0] grp_fu_4812_p3;
wire  signed [27:0] grp_fu_4820_p3;
wire  signed [27:0] grp_fu_4828_p3;
wire  signed [27:0] grp_fu_4836_p3;
wire  signed [27:0] grp_fu_4844_p3;
wire   [15:0] br_5_fu_1830_p4;
wire   [15:0] dr_5_fu_1866_p4;
wire   [15:0] cr_5_fu_1848_p4;
wire   [15:0] di_5_fu_1875_p4;
wire   [15:0] ci_5_fu_1857_p4;
wire   [15:0] cr0_13_fu_1894_p2;
wire   [15:0] ar0_13_fu_1884_p2;
wire   [15:0] ci1_13_fu_1912_p2;
wire   [15:0] ar1_13_fu_1889_p2;
wire   [15:0] cr0_22_fu_2050_p2;
wire   [15:0] ar0_6_fu_1990_p2;
wire   [15:0] ci0_22_fu_2020_p2;
wire   [15:0] ai0_22_fu_2062_p2;
wire   [15:0] ci1_6_fu_1996_p2;
wire   [15:0] ar1_22_fu_2014_p2;
wire   [15:0] ai1_22_fu_2068_p2;
wire   [15:0] cr1_22_fu_2026_p2;
wire   [15:0] cr0_23_fu_2056_p2;
wire   [15:0] ar0_7_fu_2002_p2;
wire   [15:0] ci0_23_fu_2038_p2;
wire   [15:0] ai0_23_fu_2074_p2;
wire   [15:0] ci1_7_fu_2008_p2;
wire   [15:0] ar1_23_fu_2032_p2;
wire   [15:0] ai1_23_fu_2080_p2;
wire   [15:0] cr1_23_fu_2044_p2;
wire  signed [15:0] mul_ln10_fu_2185_p0;
wire  signed [27:0] sext_ln10_fu_2182_p1;
wire  signed [13:0] mul_ln10_fu_2185_p1;
wire  signed [15:0] mul_ln11_fu_2190_p0;
wire  signed [13:0] mul_ln11_fu_2190_p1;
wire  signed [15:0] mul_ln10_2_fu_2198_p0;
wire  signed [27:0] sext_ln10_4_fu_2195_p1;
wire  signed [13:0] mul_ln10_2_fu_2198_p1;
wire  signed [15:0] mul_ln11_2_fu_2203_p0;
wire  signed [13:0] mul_ln11_2_fu_2203_p1;
wire  signed [15:0] mul_ln10_4_fu_2211_p0;
wire  signed [27:0] sext_ln10_6_fu_2208_p1;
wire  signed [13:0] mul_ln10_4_fu_2211_p1;
wire  signed [15:0] mul_ln11_4_fu_2216_p0;
wire  signed [13:0] mul_ln11_4_fu_2216_p1;
wire   [15:0] cr0_12_fu_2249_p2;
wire   [15:0] ar0_12_fu_2233_p2;
wire   [15:0] ci0_12_fu_2253_p2;
wire   [15:0] ai0_12_fu_2237_p2;
wire   [15:0] ci1_12_fu_2261_p2;
wire   [15:0] ar1_12_fu_2241_p2;
wire   [15:0] ai1_12_fu_2245_p2;
wire   [15:0] cr1_12_fu_2257_p2;
wire   [15:0] ai0_13_fu_2313_p2;
wire   [15:0] ai1_13_fu_2317_p2;
wire   [15:0] sub_ln35_6_fu_2104_p2;
wire   [15:0] sub_ln36_13_fu_2116_p2;
wire   [15:0] add_ln37_6_fu_2128_p2;
wire   [15:0] sub_ln35_7_fu_2152_p2;
wire   [15:0] sub_ln36_15_fu_2164_p2;
wire   [15:0] add_ln37_7_fu_2176_p2;
wire   [15:0] a_imag_8_fu_2271_p2;
wire   [15:0] sub_ln35_12_fu_2283_p2;
wire   [15:0] a_imag_10_fu_2321_p2;
wire  signed [15:0] mul_ln10_56_fu_2386_p0;
wire  signed [27:0] sext_ln10_70_fu_2379_p1;
wire  signed [13:0] mul_ln10_56_fu_2386_p1;
wire  signed [15:0] mul_ln11_56_fu_2391_p0;
wire  signed [13:0] mul_ln11_56_fu_2391_p1;
wire   [15:0] sub_ln35_13_fu_2326_p2;
wire  signed [15:0] mul_ln10_58_fu_2409_p0;
wire  signed [27:0] sext_ln10_72_fu_2396_p1;
wire  signed [13:0] mul_ln10_58_fu_2409_p1;
wire  signed [15:0] mul_ln11_58_fu_2415_p0;
wire  signed [13:0] mul_ln11_58_fu_2415_p1;
wire   [15:0] sub_ln36_27_fu_2331_p2;
wire   [15:0] add_ln37_13_fu_2336_p2;
wire  signed [15:0] mul_ln10_62_fu_2438_p0;
wire  signed [27:0] sext_ln10_78_fu_2425_p1;
wire  signed [13:0] mul_ln10_62_fu_2438_p1;
wire  signed [15:0] mul_ln11_62_fu_2444_p0;
wire  signed [13:0] mul_ln11_62_fu_2444_p1;
wire   [15:0] cr0_17_fu_2504_p2;
wire   [15:0] ar0_1_fu_2474_p2;
wire   [15:0] ci0_17_fu_2492_p2;
wire   [15:0] ai0_17_fu_2510_p2;
wire   [15:0] ci1_1_fu_2480_p2;
wire   [15:0] ar1_17_fu_2486_p2;
wire   [15:0] ai1_17_fu_2516_p2;
wire   [15:0] cr1_17_fu_2498_p2;
wire   [15:0] sub_ln35_1_fu_2540_p2;
wire   [15:0] sub_ln36_3_fu_2552_p2;
wire   [15:0] add_ln37_1_fu_2564_p2;
wire  signed [15:0] mul_ln10_36_fu_2585_p0;
wire  signed [27:0] sext_ln10_48_fu_2582_p1;
wire  signed [13:0] mul_ln10_36_fu_2585_p1;
wire  signed [15:0] mul_ln11_36_fu_2590_p0;
wire  signed [13:0] mul_ln11_36_fu_2590_p1;
wire  signed [15:0] mul_ln10_38_fu_2598_p0;
wire  signed [27:0] sext_ln10_50_fu_2595_p1;
wire  signed [13:0] mul_ln10_38_fu_2598_p1;
wire  signed [15:0] mul_ln11_38_fu_2603_p0;
wire  signed [13:0] mul_ln11_38_fu_2603_p1;
wire  signed [15:0] mul_ln10_40_fu_2611_p0;
wire  signed [27:0] sext_ln10_52_fu_2608_p1;
wire  signed [13:0] mul_ln10_40_fu_2611_p1;
wire  signed [15:0] mul_ln11_40_fu_2616_p0;
wire  signed [13:0] mul_ln11_40_fu_2616_p1;
wire  signed [15:0] mul_ln10_42_fu_2624_p0;
wire  signed [27:0] sext_ln10_56_fu_2621_p1;
wire  signed [13:0] mul_ln10_42_fu_2624_p1;
wire  signed [15:0] mul_ln11_42_fu_2629_p0;
wire  signed [13:0] mul_ln11_42_fu_2629_p1;
wire  signed [15:0] mul_ln10_44_fu_2637_p0;
wire  signed [27:0] sext_ln10_58_fu_2634_p1;
wire  signed [13:0] mul_ln10_44_fu_2637_p1;
wire  signed [15:0] mul_ln11_44_fu_2642_p0;
wire  signed [13:0] mul_ln11_44_fu_2642_p1;
wire  signed [15:0] mul_ln10_46_fu_2650_p0;
wire  signed [27:0] sext_ln10_60_fu_2647_p1;
wire  signed [13:0] mul_ln10_46_fu_2650_p1;
wire  signed [15:0] mul_ln11_46_fu_2655_p0;
wire  signed [13:0] mul_ln11_46_fu_2655_p1;
wire  signed [15:0] mul_ln10_48_fu_2663_p0;
wire  signed [27:0] sext_ln10_62_fu_2660_p1;
wire  signed [13:0] mul_ln10_48_fu_2663_p1;
wire  signed [15:0] mul_ln11_48_fu_2668_p0;
wire  signed [13:0] mul_ln11_48_fu_2668_p1;
wire  signed [15:0] mul_ln10_50_fu_2676_p0;
wire  signed [27:0] sext_ln10_64_fu_2673_p1;
wire  signed [13:0] mul_ln10_50_fu_2676_p1;
wire  signed [15:0] mul_ln11_50_fu_2681_p0;
wire  signed [13:0] mul_ln11_50_fu_2681_p1;
wire  signed [15:0] mul_ln10_60_fu_2695_p0;
wire  signed [27:0] sext_ln10_76_fu_2692_p1;
wire  signed [13:0] mul_ln10_60_fu_2695_p1;
wire  signed [15:0] mul_ln11_60_fu_2700_p0;
wire  signed [13:0] mul_ln11_60_fu_2700_p1;
wire  signed [27:0] grp_fu_4852_p3;
wire  signed [27:0] grp_fu_4860_p3;
wire  signed [27:0] grp_fu_4868_p3;
wire  signed [27:0] grp_fu_4876_p3;
wire  signed [27:0] grp_fu_4884_p3;
wire  signed [27:0] grp_fu_4892_p3;
wire   [15:0] br_fu_2705_p4;
wire   [15:0] bi_fu_2714_p4;
wire   [15:0] dr_fu_2741_p4;
wire   [15:0] cr_fu_2723_p4;
wire   [15:0] di_fu_2750_p4;
wire   [15:0] ci_fu_2732_p4;
wire  signed [15:0] mul_ln10_6_fu_2806_p0;
wire  signed [27:0] sext_ln10_8_fu_2803_p1;
wire  signed [13:0] mul_ln10_6_fu_2806_p1;
wire  signed [15:0] mul_ln11_6_fu_2811_p0;
wire  signed [13:0] mul_ln11_6_fu_2811_p1;
wire  signed [15:0] mul_ln10_8_fu_2819_p0;
wire  signed [27:0] sext_ln10_10_fu_2816_p1;
wire  signed [13:0] mul_ln10_8_fu_2819_p1;
wire  signed [15:0] mul_ln11_8_fu_2824_p0;
wire  signed [13:0] mul_ln11_8_fu_2824_p1;
wire  signed [15:0] mul_ln10_10_fu_2832_p0;
wire  signed [27:0] sext_ln10_12_fu_2829_p1;
wire  signed [13:0] mul_ln10_10_fu_2832_p1;
wire  signed [15:0] mul_ln11_10_fu_2837_p0;
wire  signed [13:0] mul_ln11_10_fu_2837_p1;
wire  signed [15:0] mul_ln10_52_fu_2845_p0;
wire  signed [27:0] sext_ln10_66_fu_2842_p1;
wire  signed [13:0] mul_ln10_52_fu_2845_p1;
wire  signed [15:0] mul_ln11_52_fu_2850_p0;
wire  signed [13:0] mul_ln11_52_fu_2850_p1;
wire  signed [15:0] mul_ln10_54_fu_2858_p0;
wire  signed [27:0] sext_ln10_68_fu_2855_p1;
wire  signed [13:0] mul_ln10_54_fu_2858_p1;
wire  signed [15:0] mul_ln11_54_fu_2863_p0;
wire  signed [13:0] mul_ln11_54_fu_2863_p1;
wire   [15:0] cr0_18_fu_2976_p2;
wire   [15:0] ar0_2_fu_2916_p2;
wire   [15:0] ci0_18_fu_2946_p2;
wire   [15:0] ai0_18_fu_2988_p2;
wire   [15:0] ci1_2_fu_2922_p2;
wire   [15:0] ar1_18_fu_2940_p2;
wire   [15:0] ai1_18_fu_2994_p2;
wire   [15:0] cr1_18_fu_2952_p2;
wire   [15:0] cr0_19_fu_2982_p2;
wire   [15:0] ar0_3_fu_2928_p2;
wire   [15:0] ci0_19_fu_2964_p2;
wire   [15:0] ai0_19_fu_3000_p2;
wire   [15:0] ci1_3_fu_2934_p2;
wire   [15:0] ar1_19_fu_2958_p2;
wire   [15:0] ai1_19_fu_3006_p2;
wire   [15:0] cr1_19_fu_2970_p2;
wire   [15:0] sub_ln35_2_fu_3030_p2;
wire   [15:0] sub_ln36_5_fu_3042_p2;
wire   [15:0] add_ln37_2_fu_3054_p2;
wire   [15:0] sub_ln35_3_fu_3078_p2;
wire   [15:0] sub_ln36_7_fu_3090_p2;
wire   [15:0] add_ln37_3_fu_3102_p2;
wire  signed [27:0] grp_fu_4900_p3;
wire  signed [27:0] grp_fu_4908_p3;
wire  signed [27:0] grp_fu_4916_p3;
wire  signed [27:0] grp_fu_4923_p3;
wire  signed [27:0] grp_fu_4930_p3;
wire  signed [27:0] grp_fu_4938_p3;
wire   [15:0] br_6_fu_3164_p4;
wire   [15:0] dr_6_fu_3200_p4;
wire   [15:0] cr_6_fu_3182_p4;
wire   [15:0] di_6_fu_3209_p4;
wire   [15:0] ci_6_fu_3191_p4;
wire   [15:0] cr0_14_fu_3228_p2;
wire   [15:0] ar0_14_fu_3218_p2;
wire   [15:0] ci1_14_fu_3246_p2;
wire   [15:0] ar1_14_fu_3223_p2;
wire  signed [27:0] grp_fu_4946_p3;
wire  signed [27:0] grp_fu_4954_p3;
wire  signed [27:0] grp_fu_4962_p3;
wire  signed [27:0] grp_fu_4969_p3;
wire  signed [27:0] grp_fu_4976_p3;
wire  signed [27:0] grp_fu_4984_p3;
wire   [15:0] br_7_fu_3276_p4;
wire   [15:0] dr_7_fu_3312_p4;
wire   [15:0] cr_7_fu_3294_p4;
wire   [15:0] di_7_fu_3321_p4;
wire   [15:0] ci_7_fu_3303_p4;
wire   [15:0] cr0_15_fu_3340_p2;
wire   [15:0] ar0_15_fu_3330_p2;
wire   [15:0] ci1_15_fu_3358_p2;
wire   [15:0] ar1_15_fu_3335_p2;
wire  signed [27:0] grp_fu_4992_p3;
wire  signed [27:0] grp_fu_4999_p3;
wire   [15:0] trunc_ln2_fu_3388_p4;
wire   [15:0] a_real_15_fu_3108_p2;
wire   [15:0] trunc_ln3_fu_3397_p4;
wire   [15:0] a_imag_15_fu_3112_p2;
wire  signed [27:0] grp_fu_5006_p3;
wire  signed [27:0] grp_fu_5014_p3;
wire   [15:0] trunc_ln10_s_fu_3434_p4;
wire   [15:0] ar_9_fu_3116_p2;
wire   [15:0] trunc_ln11_s_fu_3443_p4;
wire   [15:0] ai_9_fu_3120_p2;
wire  signed [27:0] grp_fu_5022_p3;
wire  signed [27:0] grp_fu_5029_p3;
wire  signed [27:0] grp_fu_5036_p3;
wire  signed [27:0] grp_fu_5044_p3;
wire  signed [27:0] grp_fu_5052_p3;
wire  signed [27:0] grp_fu_5059_p3;
wire  signed [27:0] grp_fu_5066_p3;
wire  signed [27:0] grp_fu_5074_p3;
wire  signed [27:0] grp_fu_5082_p3;
wire  signed [27:0] grp_fu_5089_p3;
wire  signed [27:0] grp_fu_5096_p3;
wire  signed [27:0] grp_fu_5103_p3;
wire  signed [27:0] grp_fu_5110_p3;
wire  signed [27:0] grp_fu_5117_p3;
wire   [15:0] br_1_fu_3552_p4;
wire   [15:0] bi_1_fu_3561_p4;
wire   [15:0] dr_1_fu_3588_p4;
wire   [15:0] cr_1_fu_3570_p4;
wire   [15:0] di_1_fu_3597_p4;
wire   [15:0] ci_1_fu_3579_p4;
wire  signed [15:0] mul_ln10_12_fu_3653_p0;
wire  signed [27:0] sext_ln10_14_fu_3650_p1;
wire  signed [13:0] mul_ln10_12_fu_3653_p1;
wire  signed [15:0] mul_ln11_12_fu_3658_p0;
wire  signed [13:0] mul_ln11_12_fu_3658_p1;
wire  signed [15:0] mul_ln10_14_fu_3666_p0;
wire  signed [27:0] sext_ln10_18_fu_3663_p1;
wire  signed [13:0] mul_ln10_14_fu_3666_p1;
wire  signed [15:0] mul_ln11_14_fu_3671_p0;
wire  signed [13:0] mul_ln11_14_fu_3671_p1;
wire  signed [15:0] mul_ln10_16_fu_3679_p0;
wire  signed [27:0] sext_ln10_22_fu_3676_p1;
wire  signed [13:0] mul_ln10_16_fu_3679_p1;
wire  signed [15:0] mul_ln11_16_fu_3684_p0;
wire  signed [13:0] mul_ln11_16_fu_3684_p1;
wire  signed [15:0] mul_ln10_18_fu_3692_p0;
wire  signed [27:0] sext_ln10_26_fu_3689_p1;
wire  signed [13:0] mul_ln10_18_fu_3692_p1;
wire  signed [15:0] mul_ln11_18_fu_3697_p0;
wire  signed [13:0] mul_ln11_18_fu_3697_p1;
wire  signed [15:0] mul_ln10_20_fu_3705_p0;
wire  signed [27:0] sext_ln10_28_fu_3702_p1;
wire  signed [13:0] mul_ln10_20_fu_3705_p1;
wire  signed [15:0] mul_ln11_20_fu_3710_p0;
wire  signed [13:0] mul_ln11_20_fu_3710_p1;
wire  signed [15:0] mul_ln10_22_fu_3718_p0;
wire  signed [27:0] sext_ln10_30_fu_3715_p1;
wire  signed [13:0] mul_ln10_22_fu_3718_p1;
wire  signed [15:0] mul_ln11_22_fu_3723_p0;
wire  signed [13:0] mul_ln11_22_fu_3723_p1;
wire   [15:0] ai0_14_fu_3728_p2;
wire   [15:0] ai1_14_fu_3732_p2;
wire   [15:0] ai0_15_fu_3756_p2;
wire   [15:0] ai1_15_fu_3760_p2;
wire  signed [27:0] grp_fu_5124_p3;
wire  signed [27:0] grp_fu_5131_p3;
wire   [15:0] trunc_ln10_1_fu_3784_p4;
wire   [15:0] trunc_ln11_1_fu_3793_p4;
wire  signed [27:0] grp_fu_5138_p3;
wire  signed [27:0] grp_fu_5145_p3;
wire   [15:0] trunc_ln10_2_fu_3826_p4;
wire   [15:0] trunc_ln11_2_fu_3835_p4;
wire   [15:0] a_imag_12_fu_3736_p2;
wire  signed [15:0] mul_ln10_64_fu_3881_p0;
wire  signed [27:0] sext_ln10_82_fu_3868_p1;
wire  signed [13:0] mul_ln10_64_fu_3881_p1;
wire  signed [15:0] mul_ln11_64_fu_3887_p0;
wire  signed [13:0] mul_ln11_64_fu_3887_p1;
wire   [15:0] sub_ln35_14_fu_3741_p2;
wire  signed [15:0] mul_ln10_66_fu_3900_p0;
wire  signed [27:0] sext_ln10_86_fu_3893_p1;
wire  signed [13:0] mul_ln10_66_fu_3900_p1;
wire  signed [15:0] mul_ln11_66_fu_3905_p0;
wire  signed [13:0] mul_ln11_66_fu_3905_p1;
wire   [15:0] sub_ln36_29_fu_3746_p2;
wire  signed [15:0] mul_ln10_68_fu_3923_p0;
wire  signed [27:0] sext_ln10_88_fu_3910_p1;
wire  signed [13:0] mul_ln10_68_fu_3923_p1;
wire  signed [15:0] mul_ln11_68_fu_3929_p0;
wire  signed [13:0] mul_ln11_68_fu_3929_p1;
wire   [15:0] add_ln37_14_fu_3751_p2;
wire  signed [15:0] mul_ln10_70_fu_3948_p0;
wire  signed [27:0] sext_ln10_92_fu_3935_p1;
wire  signed [13:0] mul_ln10_70_fu_3948_p1;
wire  signed [15:0] mul_ln11_70_fu_3954_p0;
wire  signed [13:0] mul_ln11_70_fu_3954_p1;
wire   [15:0] a_imag_14_fu_3764_p2;
wire  signed [15:0] mul_ln10_72_fu_3973_p0;
wire  signed [27:0] sext_ln10_96_fu_3960_p1;
wire  signed [13:0] mul_ln10_72_fu_3973_p1;
wire  signed [15:0] mul_ln11_72_fu_3979_p0;
wire  signed [13:0] mul_ln11_72_fu_3979_p1;
wire   [15:0] sub_ln35_15_fu_3769_p2;
wire  signed [15:0] mul_ln10_74_fu_3998_p0;
wire  signed [27:0] sext_ln10_100_fu_3985_p1;
wire  signed [13:0] mul_ln10_74_fu_3998_p1;
wire  signed [15:0] mul_ln11_74_fu_4004_p0;
wire  signed [13:0] mul_ln11_74_fu_4004_p1;
wire   [15:0] sub_ln36_31_fu_3774_p2;
wire  signed [15:0] mul_ln10_76_fu_4023_p0;
wire  signed [27:0] sext_ln10_104_fu_4010_p1;
wire  signed [13:0] mul_ln10_76_fu_4023_p1;
wire  signed [15:0] mul_ln11_76_fu_4029_p0;
wire  signed [13:0] mul_ln11_76_fu_4029_p1;
wire   [15:0] add_ln37_15_fu_3779_p2;
wire  signed [15:0] mul_ln10_78_fu_4048_p0;
wire  signed [27:0] sext_ln10_108_fu_4035_p1;
wire  signed [13:0] mul_ln10_78_fu_4048_p1;
wire  signed [15:0] mul_ln11_78_fu_4054_p0;
wire  signed [13:0] mul_ln11_78_fu_4054_p1;
wire   [15:0] a_real_17_fu_4060_p2;
wire   [15:0] a_imag_17_fu_4064_p2;
wire   [15:0] ar_13_fu_4068_p2;
wire   [15:0] ai_13_fu_4072_p2;
wire  signed [27:0] grp_fu_5152_p3;
wire  signed [27:0] grp_fu_5159_p3;
wire  signed [27:0] grp_fu_5166_p3;
wire  signed [27:0] grp_fu_5173_p3;
wire  signed [27:0] grp_fu_5180_p3;
wire  signed [27:0] grp_fu_5187_p3;
wire   [15:0] br_2_fu_4140_p4;
wire   [15:0] bi_2_fu_4149_p4;
wire   [15:0] dr_2_fu_4176_p4;
wire   [15:0] cr_2_fu_4158_p4;
wire   [15:0] di_2_fu_4185_p4;
wire   [15:0] ci_2_fu_4167_p4;
wire  signed [27:0] grp_fu_5194_p3;
wire  signed [27:0] grp_fu_5201_p3;
wire  signed [27:0] grp_fu_5208_p3;
wire  signed [27:0] grp_fu_5215_p3;
wire  signed [27:0] grp_fu_5222_p3;
wire  signed [27:0] grp_fu_5229_p3;
wire  signed [27:0] grp_fu_5236_p3;
wire  signed [27:0] grp_fu_5244_p3;
wire   [15:0] trunc_ln10_7_fu_4364_p4;
wire   [15:0] a_real_19_fu_4332_p2;
wire   [15:0] trunc_ln11_7_fu_4373_p4;
wire   [15:0] a_imag_19_fu_4336_p2;
wire  signed [27:0] grp_fu_5252_p3;
wire  signed [27:0] grp_fu_5259_p3;
wire   [15:0] trunc_ln10_8_fu_4410_p4;
wire   [15:0] ar_17_fu_4340_p2;
wire   [15:0] trunc_ln11_8_fu_4419_p4;
wire   [15:0] ai_17_fu_4344_p2;
wire  signed [27:0] grp_fu_5266_p3;
wire  signed [27:0] grp_fu_5274_p3;
wire  signed [27:0] grp_fu_5282_p3;
wire  signed [27:0] grp_fu_5290_p3;
wire  signed [27:0] grp_fu_5298_p3;
wire  signed [27:0] grp_fu_5306_p3;
wire  signed [27:0] grp_fu_5314_p3;
wire  signed [27:0] grp_fu_5322_p3;
wire  signed [27:0] grp_fu_5330_p3;
wire  signed [27:0] grp_fu_5338_p3;
wire  signed [27:0] grp_fu_5346_p3;
wire  signed [27:0] grp_fu_5354_p3;
wire   [15:0] a_real_21_fu_4636_p2;
wire   [15:0] a_imag_21_fu_4640_p2;
wire   [15:0] ar_21_fu_4644_p2;
wire   [15:0] ai_21_fu_4648_p2;
wire  signed [15:0] grp_fu_4756_p0;
wire  signed [13:0] grp_fu_4756_p1;
wire    ap_CS_fsm_state7;
wire  signed [15:0] grp_fu_4764_p0;
wire  signed [13:0] grp_fu_4764_p1;
wire  signed [15:0] grp_fu_4772_p0;
wire  signed [13:0] grp_fu_4772_p1;
wire  signed [15:0] grp_fu_4780_p0;
wire  signed [13:0] grp_fu_4780_p1;
wire  signed [15:0] grp_fu_4788_p0;
wire  signed [13:0] grp_fu_4788_p1;
wire  signed [15:0] grp_fu_4796_p0;
wire  signed [13:0] grp_fu_4796_p1;
wire  signed [15:0] grp_fu_4804_p0;
wire  signed [13:0] grp_fu_4804_p1;
wire  signed [15:0] grp_fu_4812_p0;
wire  signed [13:0] grp_fu_4812_p1;
wire  signed [15:0] grp_fu_4820_p0;
wire  signed [13:0] grp_fu_4820_p1;
wire  signed [15:0] grp_fu_4828_p0;
wire  signed [13:0] grp_fu_4828_p1;
wire  signed [15:0] grp_fu_4836_p0;
wire  signed [13:0] grp_fu_4836_p1;
wire  signed [15:0] grp_fu_4844_p0;
wire  signed [13:0] grp_fu_4844_p1;
wire  signed [15:0] grp_fu_4852_p0;
wire  signed [13:0] grp_fu_4852_p1;
wire  signed [15:0] grp_fu_4860_p0;
wire  signed [13:0] grp_fu_4860_p1;
wire  signed [15:0] grp_fu_4868_p0;
wire  signed [13:0] grp_fu_4868_p1;
wire  signed [15:0] grp_fu_4876_p0;
wire  signed [13:0] grp_fu_4876_p1;
wire  signed [15:0] grp_fu_4884_p0;
wire  signed [13:0] grp_fu_4884_p1;
wire  signed [15:0] grp_fu_4892_p0;
wire  signed [13:0] grp_fu_4892_p1;
wire  signed [15:0] grp_fu_4900_p0;
wire  signed [13:0] grp_fu_4900_p1;
wire  signed [15:0] grp_fu_4908_p0;
wire  signed [13:0] grp_fu_4908_p1;
wire  signed [15:0] grp_fu_4916_p0;
wire  signed [13:0] grp_fu_4916_p1;
wire  signed [15:0] grp_fu_4923_p0;
wire  signed [13:0] grp_fu_4923_p1;
wire  signed [15:0] grp_fu_4930_p0;
wire  signed [13:0] grp_fu_4930_p1;
wire  signed [15:0] grp_fu_4938_p0;
wire  signed [13:0] grp_fu_4938_p1;
wire  signed [15:0] grp_fu_4946_p0;
wire  signed [13:0] grp_fu_4946_p1;
wire  signed [15:0] grp_fu_4954_p0;
wire  signed [13:0] grp_fu_4954_p1;
wire  signed [15:0] grp_fu_4962_p0;
wire  signed [13:0] grp_fu_4962_p1;
wire  signed [15:0] grp_fu_4969_p0;
wire  signed [13:0] grp_fu_4969_p1;
wire  signed [15:0] grp_fu_4976_p0;
wire  signed [13:0] grp_fu_4976_p1;
wire  signed [15:0] grp_fu_4984_p0;
wire  signed [13:0] grp_fu_4984_p1;
wire  signed [15:0] grp_fu_4992_p0;
wire  signed [13:0] grp_fu_4992_p1;
wire  signed [15:0] grp_fu_4999_p0;
wire  signed [13:0] grp_fu_4999_p1;
wire  signed [15:0] grp_fu_5006_p0;
wire  signed [15:0] grp_fu_5014_p0;
wire  signed [15:0] grp_fu_5022_p0;
wire  signed [13:0] grp_fu_5022_p1;
wire  signed [15:0] grp_fu_5029_p0;
wire  signed [13:0] grp_fu_5029_p1;
wire  signed [15:0] grp_fu_5036_p0;
wire  signed [13:0] grp_fu_5036_p1;
wire  signed [15:0] grp_fu_5044_p0;
wire  signed [13:0] grp_fu_5044_p1;
wire  signed [15:0] grp_fu_5052_p0;
wire  signed [13:0] grp_fu_5052_p1;
wire  signed [15:0] grp_fu_5059_p0;
wire  signed [13:0] grp_fu_5059_p1;
wire  signed [15:0] grp_fu_5066_p0;
wire  signed [13:0] grp_fu_5066_p1;
wire  signed [15:0] grp_fu_5074_p0;
wire  signed [13:0] grp_fu_5074_p1;
wire  signed [15:0] grp_fu_5082_p0;
wire  signed [13:0] grp_fu_5082_p1;
wire  signed [15:0] grp_fu_5089_p0;
wire  signed [13:0] grp_fu_5089_p1;
wire  signed [15:0] grp_fu_5096_p0;
wire  signed [13:0] grp_fu_5096_p1;
wire  signed [15:0] grp_fu_5103_p0;
wire  signed [13:0] grp_fu_5103_p1;
wire  signed [15:0] grp_fu_5110_p0;
wire  signed [13:0] grp_fu_5110_p1;
wire  signed [15:0] grp_fu_5117_p0;
wire  signed [13:0] grp_fu_5117_p1;
wire  signed [15:0] grp_fu_5124_p0;
wire  signed [13:0] grp_fu_5124_p1;
wire  signed [15:0] grp_fu_5131_p0;
wire  signed [13:0] grp_fu_5131_p1;
wire  signed [15:0] grp_fu_5138_p0;
wire  signed [13:0] grp_fu_5138_p1;
wire  signed [15:0] grp_fu_5145_p0;
wire  signed [13:0] grp_fu_5145_p1;
wire  signed [15:0] grp_fu_5152_p0;
wire  signed [13:0] grp_fu_5152_p1;
wire  signed [15:0] grp_fu_5159_p0;
wire  signed [13:0] grp_fu_5159_p1;
wire  signed [15:0] grp_fu_5166_p0;
wire  signed [13:0] grp_fu_5166_p1;
wire  signed [15:0] grp_fu_5173_p0;
wire  signed [13:0] grp_fu_5173_p1;
wire  signed [15:0] grp_fu_5180_p0;
wire  signed [13:0] grp_fu_5180_p1;
wire  signed [15:0] grp_fu_5187_p0;
wire  signed [13:0] grp_fu_5187_p1;
wire  signed [15:0] grp_fu_5194_p0;
wire  signed [13:0] grp_fu_5194_p1;
wire  signed [15:0] grp_fu_5201_p0;
wire  signed [13:0] grp_fu_5201_p1;
wire  signed [15:0] grp_fu_5208_p0;
wire  signed [13:0] grp_fu_5208_p1;
wire  signed [15:0] grp_fu_5215_p0;
wire  signed [13:0] grp_fu_5215_p1;
wire  signed [15:0] grp_fu_5222_p0;
wire  signed [13:0] grp_fu_5222_p1;
wire  signed [15:0] grp_fu_5229_p0;
wire  signed [13:0] grp_fu_5229_p1;
wire  signed [15:0] grp_fu_5236_p0;
wire  signed [13:0] grp_fu_5236_p1;
wire  signed [15:0] grp_fu_5244_p0;
wire  signed [13:0] grp_fu_5244_p1;
wire  signed [15:0] grp_fu_5252_p0;
wire  signed [13:0] grp_fu_5252_p1;
wire  signed [15:0] grp_fu_5259_p0;
wire  signed [13:0] grp_fu_5259_p1;
wire  signed [15:0] grp_fu_5266_p0;
wire  signed [13:0] grp_fu_5266_p1;
wire  signed [15:0] grp_fu_5274_p0;
wire  signed [13:0] grp_fu_5274_p1;
wire  signed [15:0] grp_fu_5282_p0;
wire  signed [13:0] grp_fu_5282_p1;
wire  signed [15:0] grp_fu_5290_p0;
wire  signed [13:0] grp_fu_5290_p1;
wire  signed [15:0] grp_fu_5298_p0;
wire  signed [13:0] grp_fu_5298_p1;
wire  signed [15:0] grp_fu_5306_p0;
wire  signed [13:0] grp_fu_5306_p1;
wire  signed [15:0] grp_fu_5314_p0;
wire  signed [13:0] grp_fu_5314_p1;
wire  signed [15:0] grp_fu_5322_p0;
wire  signed [13:0] grp_fu_5322_p1;
wire  signed [15:0] grp_fu_5330_p0;
wire  signed [13:0] grp_fu_5330_p1;
wire  signed [15:0] grp_fu_5338_p0;
wire  signed [13:0] grp_fu_5338_p1;
wire  signed [15:0] grp_fu_5346_p0;
wire  signed [13:0] grp_fu_5346_p1;
wire  signed [15:0] grp_fu_5354_p0;
wire  signed [13:0] grp_fu_5354_p1;
reg    grp_fu_4756_ce;
reg    ap_block_state5_on_subcall_done;
reg    grp_fu_4764_ce;
reg    grp_fu_4772_ce;
reg    grp_fu_4780_ce;
reg    grp_fu_4788_ce;
reg    grp_fu_4796_ce;
reg    grp_fu_4804_ce;
reg    grp_fu_4812_ce;
reg    grp_fu_4820_ce;
reg    grp_fu_4828_ce;
reg    grp_fu_4836_ce;
reg    grp_fu_4844_ce;
reg   [21:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    regslice_both_out_stream_U_apdone_blk;
wire    ap_CS_fsm_state22;
wire    regslice_both_in_stream_U_apdone_blk;
wire   [47:0] in_stream_TDATA_int_regslice;
wire    in_stream_TVALID_int_regslice;
reg    in_stream_TREADY_int_regslice;
wire    regslice_both_in_stream_U_ack_in;
wire    out_stream_TREADY_int_regslice;
wire    regslice_both_out_stream_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_2_fu_998_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1006_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1014_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1022_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1030_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1038_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1046_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1054_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1062_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1070_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1078_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1086_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1094_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1102_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1110_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1118_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_1126_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg = 1'b0;
end

fft32_stage2_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
stage2_real_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(stage2_real_address0),
    .ce0(stage2_real_ce0),
    .we0(stage2_real_we0),
    .d0(stage2_real_d0),
    .q0(stage2_real_q0),
    .address1(stage2_real_address1),
    .ce1(stage2_real_ce1),
    .we1(stage2_real_we1),
    .d1(stage2_real_d1)
);

fft32_stage2_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
stage2_real_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(stage2_real_1_address0),
    .ce0(stage2_real_1_ce0),
    .we0(stage2_real_1_we0),
    .d0(stage2_real_1_d0),
    .q0(stage2_real_1_q0),
    .address1(stage2_real_1_address1),
    .ce1(stage2_real_1_ce1),
    .we1(stage2_real_1_we1),
    .d1(stage2_real_1_d1)
);

fft32_stage2_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
stage2_imag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(stage2_imag_address0),
    .ce0(stage2_imag_ce0),
    .we0(stage2_imag_we0),
    .d0(stage2_imag_d0),
    .q0(stage2_imag_q0),
    .address1(stage2_imag_address1),
    .ce1(stage2_imag_ce1),
    .we1(stage2_imag_we1),
    .d1(stage2_imag_d1)
);

fft32_stage2_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
stage2_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(stage2_imag_1_address0),
    .ce0(stage2_imag_1_ce0),
    .we0(stage2_imag_1_we0),
    .d0(stage2_imag_1_d0),
    .q0(stage2_imag_1_q0),
    .address1(stage2_imag_1_address1),
    .ce1(stage2_imag_1_ce1),
    .we1(stage2_imag_1_we1),
    .d1(stage2_imag_1_d1)
);

fft32_fft32_Pipeline_input_loop grp_fft32_Pipeline_input_loop_fu_928(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_input_loop_fu_928_ap_start),
    .ap_done(grp_fft32_Pipeline_input_loop_fu_928_ap_done),
    .ap_idle(grp_fft32_Pipeline_input_loop_fu_928_ap_idle),
    .ap_ready(grp_fft32_Pipeline_input_loop_fu_928_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_fft32_Pipeline_input_loop_fu_928_in_stream_TREADY),
    .data_imag_31_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out),
    .data_imag_31_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out_ap_vld),
    .data_imag_30_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out),
    .data_imag_30_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out_ap_vld),
    .data_imag_29_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out),
    .data_imag_29_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out_ap_vld),
    .data_imag_28_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out),
    .data_imag_28_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out_ap_vld),
    .data_imag_27_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out),
    .data_imag_27_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out_ap_vld),
    .data_imag_26_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out),
    .data_imag_26_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out_ap_vld),
    .data_imag_25_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out),
    .data_imag_25_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out_ap_vld),
    .data_imag_24_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out),
    .data_imag_24_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out_ap_vld),
    .data_imag_23_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out),
    .data_imag_23_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out_ap_vld),
    .data_imag_22_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out),
    .data_imag_22_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out_ap_vld),
    .data_imag_21_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out),
    .data_imag_21_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out_ap_vld),
    .data_imag_20_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out),
    .data_imag_20_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out_ap_vld),
    .data_imag_19_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out),
    .data_imag_19_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out_ap_vld),
    .data_imag_18_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out),
    .data_imag_18_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out_ap_vld),
    .data_imag_17_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out),
    .data_imag_17_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out_ap_vld),
    .data_imag_16_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out),
    .data_imag_16_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out_ap_vld),
    .data_imag_15_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out),
    .data_imag_15_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out_ap_vld),
    .data_imag_14_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out),
    .data_imag_14_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out_ap_vld),
    .data_imag_13_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out),
    .data_imag_13_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out_ap_vld),
    .data_imag_12_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out),
    .data_imag_12_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out_ap_vld),
    .data_imag_11_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out),
    .data_imag_11_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out_ap_vld),
    .data_imag_10_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out),
    .data_imag_10_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out_ap_vld),
    .data_imag_9_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out),
    .data_imag_9_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out_ap_vld),
    .data_imag_8_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out),
    .data_imag_8_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out_ap_vld),
    .data_imag_7_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out),
    .data_imag_7_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out_ap_vld),
    .data_imag_6_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out),
    .data_imag_6_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out_ap_vld),
    .data_imag_5_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out),
    .data_imag_5_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out_ap_vld),
    .data_imag_4_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out),
    .data_imag_4_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out_ap_vld),
    .data_imag_3_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out),
    .data_imag_3_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out_ap_vld),
    .data_imag_2_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out),
    .data_imag_2_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out_ap_vld),
    .data_imag_1_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out),
    .data_imag_1_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out_ap_vld),
    .data_imag_out(grp_fft32_Pipeline_input_loop_fu_928_data_imag_out),
    .data_imag_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_imag_out_ap_vld),
    .data_real_31_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out),
    .data_real_31_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out_ap_vld),
    .data_real_30_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out),
    .data_real_30_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out_ap_vld),
    .data_real_29_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out),
    .data_real_29_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out_ap_vld),
    .data_real_28_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out),
    .data_real_28_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out_ap_vld),
    .data_real_27_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out),
    .data_real_27_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out_ap_vld),
    .data_real_26_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out),
    .data_real_26_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out_ap_vld),
    .data_real_25_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out),
    .data_real_25_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out_ap_vld),
    .data_real_24_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out),
    .data_real_24_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out_ap_vld),
    .data_real_23_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out),
    .data_real_23_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out_ap_vld),
    .data_real_22_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out),
    .data_real_22_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out_ap_vld),
    .data_real_21_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out),
    .data_real_21_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out_ap_vld),
    .data_real_20_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out),
    .data_real_20_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out_ap_vld),
    .data_real_19_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out),
    .data_real_19_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out_ap_vld),
    .data_real_18_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out),
    .data_real_18_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out_ap_vld),
    .data_real_17_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out),
    .data_real_17_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out_ap_vld),
    .data_real_16_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out),
    .data_real_16_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out_ap_vld),
    .data_real_15_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out),
    .data_real_15_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out_ap_vld),
    .data_real_14_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out),
    .data_real_14_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out_ap_vld),
    .data_real_13_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out),
    .data_real_13_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out_ap_vld),
    .data_real_12_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out),
    .data_real_12_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out_ap_vld),
    .data_real_11_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out),
    .data_real_11_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out_ap_vld),
    .data_real_10_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out),
    .data_real_10_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out_ap_vld),
    .data_real_9_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out),
    .data_real_9_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out_ap_vld),
    .data_real_8_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out),
    .data_real_8_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out_ap_vld),
    .data_real_7_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out),
    .data_real_7_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out_ap_vld),
    .data_real_6_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out),
    .data_real_6_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out_ap_vld),
    .data_real_5_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out),
    .data_real_5_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out_ap_vld),
    .data_real_4_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out),
    .data_real_4_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out_ap_vld),
    .data_real_3_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out),
    .data_real_3_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out_ap_vld),
    .data_real_2_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out),
    .data_real_2_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out_ap_vld),
    .data_real_1_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out),
    .data_real_1_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out_ap_vld),
    .data_real_out(grp_fft32_Pipeline_input_loop_fu_928_data_real_out),
    .data_real_out_ap_vld(grp_fft32_Pipeline_input_loop_fu_928_data_real_out_ap_vld)
);

fft32_fft32_Pipeline_2 grp_fft32_Pipeline_2_fu_998(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_2_fu_998_ap_start),
    .ap_done(grp_fft32_Pipeline_2_fu_998_ap_done),
    .ap_idle(grp_fft32_Pipeline_2_fu_998_ap_idle),
    .ap_ready(grp_fft32_Pipeline_2_fu_998_ap_ready),
    .stage2_real_address0(grp_fft32_Pipeline_2_fu_998_stage2_real_address0),
    .stage2_real_ce0(grp_fft32_Pipeline_2_fu_998_stage2_real_ce0),
    .stage2_real_we0(grp_fft32_Pipeline_2_fu_998_stage2_real_we0),
    .stage2_real_d0(grp_fft32_Pipeline_2_fu_998_stage2_real_d0),
    .stage2_real_1_address0(grp_fft32_Pipeline_2_fu_998_stage2_real_1_address0),
    .stage2_real_1_ce0(grp_fft32_Pipeline_2_fu_998_stage2_real_1_ce0),
    .stage2_real_1_we0(grp_fft32_Pipeline_2_fu_998_stage2_real_1_we0),
    .stage2_real_1_d0(grp_fft32_Pipeline_2_fu_998_stage2_real_1_d0),
    .stage2_imag_address0(grp_fft32_Pipeline_2_fu_998_stage2_imag_address0),
    .stage2_imag_ce0(grp_fft32_Pipeline_2_fu_998_stage2_imag_ce0),
    .stage2_imag_we0(grp_fft32_Pipeline_2_fu_998_stage2_imag_we0),
    .stage2_imag_d0(grp_fft32_Pipeline_2_fu_998_stage2_imag_d0),
    .stage2_imag_1_address0(grp_fft32_Pipeline_2_fu_998_stage2_imag_1_address0),
    .stage2_imag_1_ce0(grp_fft32_Pipeline_2_fu_998_stage2_imag_1_ce0),
    .stage2_imag_1_we0(grp_fft32_Pipeline_2_fu_998_stage2_imag_1_we0),
    .stage2_imag_1_d0(grp_fft32_Pipeline_2_fu_998_stage2_imag_1_d0)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1006(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1006_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1006_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1006_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1006_ap_ready),
    .in_val(14'd0),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1006_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1006_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1014(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1014_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1014_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1014_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1014_ap_ready),
    .in_val(14'd15579),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1014_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1014_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1022(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1022_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1022_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1022_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1022_ap_ready),
    .in_val(14'd14775),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1022_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1022_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1030(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1030_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1030_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1030_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1030_ap_ready),
    .in_val(14'd13971),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1030_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1030_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1038(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1038_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1038_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1038_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1038_ap_ready),
    .in_val(14'd13167),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1038_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1038_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1046(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1046_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1046_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1046_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1046_ap_ready),
    .in_val(14'd11558),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1046_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1046_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1054(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1054_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1054_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1054_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1054_ap_ready),
    .in_val(14'd9145),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1054_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1054_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1062(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1062_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1062_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1062_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1062_ap_ready),
    .in_val(14'd12362),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1062_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1062_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1070(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1070_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1070_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1070_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1070_ap_ready),
    .in_val(14'd10754),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1070_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1070_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1078(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1078_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1078_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1078_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1078_ap_ready),
    .in_val(14'd9950),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1078_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1078_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1086(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1086_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1086_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1086_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1086_ap_ready),
    .in_val(14'd8341),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1086_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1086_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1094(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1094_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1094_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1094_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1094_ap_ready),
    .in_val(14'd7537),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1094_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1094_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1102_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1102_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1102_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1102_ap_ready),
    .in_val(14'd6733),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1102_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1102_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1110_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1110_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1110_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1110_ap_ready),
    .in_val(14'd5928),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1110_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1110_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1118_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1118_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1118_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1118_ap_ready),
    .in_val(14'd5124),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1118_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1118_ap_return_1)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_1126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_generic_sincos_16_4_s_fu_1126_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_1126_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_1126_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_1126_ap_ready),
    .in_val(14'd4320),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_1126_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_1126_ap_return_1)
);

fft32_fft32_Pipeline_output_loop grp_fft32_Pipeline_output_loop_fu_1134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fft32_Pipeline_output_loop_fu_1134_ap_start),
    .ap_done(grp_fft32_Pipeline_output_loop_fu_1134_ap_done),
    .ap_idle(grp_fft32_Pipeline_output_loop_fu_1134_ap_idle),
    .ap_ready(grp_fft32_Pipeline_output_loop_fu_1134_ap_ready),
    .out_stream_TREADY(grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TREADY),
    .stage2_real_address0(grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_address0),
    .stage2_real_ce0(grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_ce0),
    .stage2_real_q0(stage2_real_q0),
    .stage2_real_1_address0(grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_address0),
    .stage2_real_1_ce0(grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_ce0),
    .stage2_real_1_q0(stage2_real_1_q0),
    .stage2_imag_address0(grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_address0),
    .stage2_imag_ce0(grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_ce0),
    .stage2_imag_q0(stage2_imag_q0),
    .stage2_imag_1_address0(grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_address0),
    .stage2_imag_1_ce0(grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_ce0),
    .stage2_imag_1_q0(stage2_imag_1_q0),
    .out_stream_TDATA(grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TDATA),
    .out_stream_TVALID(grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TVALID)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U87(
    .din0(mul_ln10_24_fu_1563_p0),
    .din1(mul_ln10_24_fu_1563_p1),
    .dout(mul_ln10_24_fu_1563_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U88(
    .din0(mul_ln11_24_fu_1568_p0),
    .din1(mul_ln11_24_fu_1568_p1),
    .dout(mul_ln11_24_fu_1568_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U89(
    .din0(mul_ln10_26_fu_1576_p0),
    .din1(mul_ln10_26_fu_1576_p1),
    .dout(mul_ln10_26_fu_1576_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U90(
    .din0(mul_ln11_26_fu_1581_p0),
    .din1(mul_ln11_26_fu_1581_p1),
    .dout(mul_ln11_26_fu_1581_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U91(
    .din0(mul_ln10_28_fu_1589_p0),
    .din1(mul_ln10_28_fu_1589_p1),
    .dout(mul_ln10_28_fu_1589_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U92(
    .din0(mul_ln11_28_fu_1594_p0),
    .din1(mul_ln11_28_fu_1594_p1),
    .dout(mul_ln11_28_fu_1594_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U93(
    .din0(mul_ln10_30_fu_1602_p0),
    .din1(mul_ln10_30_fu_1602_p1),
    .dout(mul_ln10_30_fu_1602_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U94(
    .din0(mul_ln11_30_fu_1607_p0),
    .din1(mul_ln11_30_fu_1607_p1),
    .dout(mul_ln11_30_fu_1607_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U95(
    .din0(mul_ln10_32_fu_1615_p0),
    .din1(mul_ln10_32_fu_1615_p1),
    .dout(mul_ln10_32_fu_1615_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U96(
    .din0(mul_ln11_32_fu_1620_p0),
    .din1(mul_ln11_32_fu_1620_p1),
    .dout(mul_ln11_32_fu_1620_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U97(
    .din0(mul_ln10_34_fu_1628_p0),
    .din1(mul_ln10_34_fu_1628_p1),
    .dout(mul_ln10_34_fu_1628_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U98(
    .din0(mul_ln11_34_fu_1633_p0),
    .din1(mul_ln11_34_fu_1633_p1),
    .dout(mul_ln11_34_fu_1633_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U99(
    .din0(mul_ln10_fu_2185_p0),
    .din1(mul_ln10_fu_2185_p1),
    .dout(mul_ln10_fu_2185_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U100(
    .din0(mul_ln11_fu_2190_p0),
    .din1(mul_ln11_fu_2190_p1),
    .dout(mul_ln11_fu_2190_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U101(
    .din0(mul_ln10_2_fu_2198_p0),
    .din1(mul_ln10_2_fu_2198_p1),
    .dout(mul_ln10_2_fu_2198_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U102(
    .din0(mul_ln11_2_fu_2203_p0),
    .din1(mul_ln11_2_fu_2203_p1),
    .dout(mul_ln11_2_fu_2203_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U103(
    .din0(mul_ln10_4_fu_2211_p0),
    .din1(mul_ln10_4_fu_2211_p1),
    .dout(mul_ln10_4_fu_2211_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U104(
    .din0(mul_ln11_4_fu_2216_p0),
    .din1(mul_ln11_4_fu_2216_p1),
    .dout(mul_ln11_4_fu_2216_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U105(
    .din0(mul_ln10_56_fu_2386_p0),
    .din1(mul_ln10_56_fu_2386_p1),
    .dout(mul_ln10_56_fu_2386_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U106(
    .din0(mul_ln11_56_fu_2391_p0),
    .din1(mul_ln11_56_fu_2391_p1),
    .dout(mul_ln11_56_fu_2391_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U107(
    .din0(mul_ln10_58_fu_2409_p0),
    .din1(mul_ln10_58_fu_2409_p1),
    .dout(mul_ln10_58_fu_2409_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U108(
    .din0(mul_ln11_58_fu_2415_p0),
    .din1(mul_ln11_58_fu_2415_p1),
    .dout(mul_ln11_58_fu_2415_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U109(
    .din0(mul_ln10_62_fu_2438_p0),
    .din1(mul_ln10_62_fu_2438_p1),
    .dout(mul_ln10_62_fu_2438_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U110(
    .din0(mul_ln11_62_fu_2444_p0),
    .din1(mul_ln11_62_fu_2444_p1),
    .dout(mul_ln11_62_fu_2444_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U111(
    .din0(mul_ln10_36_fu_2585_p0),
    .din1(mul_ln10_36_fu_2585_p1),
    .dout(mul_ln10_36_fu_2585_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U112(
    .din0(mul_ln11_36_fu_2590_p0),
    .din1(mul_ln11_36_fu_2590_p1),
    .dout(mul_ln11_36_fu_2590_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U113(
    .din0(mul_ln10_38_fu_2598_p0),
    .din1(mul_ln10_38_fu_2598_p1),
    .dout(mul_ln10_38_fu_2598_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U114(
    .din0(mul_ln11_38_fu_2603_p0),
    .din1(mul_ln11_38_fu_2603_p1),
    .dout(mul_ln11_38_fu_2603_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U115(
    .din0(mul_ln10_40_fu_2611_p0),
    .din1(mul_ln10_40_fu_2611_p1),
    .dout(mul_ln10_40_fu_2611_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U116(
    .din0(mul_ln11_40_fu_2616_p0),
    .din1(mul_ln11_40_fu_2616_p1),
    .dout(mul_ln11_40_fu_2616_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U117(
    .din0(mul_ln10_42_fu_2624_p0),
    .din1(mul_ln10_42_fu_2624_p1),
    .dout(mul_ln10_42_fu_2624_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U118(
    .din0(mul_ln11_42_fu_2629_p0),
    .din1(mul_ln11_42_fu_2629_p1),
    .dout(mul_ln11_42_fu_2629_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U119(
    .din0(mul_ln10_44_fu_2637_p0),
    .din1(mul_ln10_44_fu_2637_p1),
    .dout(mul_ln10_44_fu_2637_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U120(
    .din0(mul_ln11_44_fu_2642_p0),
    .din1(mul_ln11_44_fu_2642_p1),
    .dout(mul_ln11_44_fu_2642_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U121(
    .din0(mul_ln10_46_fu_2650_p0),
    .din1(mul_ln10_46_fu_2650_p1),
    .dout(mul_ln10_46_fu_2650_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U122(
    .din0(mul_ln11_46_fu_2655_p0),
    .din1(mul_ln11_46_fu_2655_p1),
    .dout(mul_ln11_46_fu_2655_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U123(
    .din0(mul_ln10_48_fu_2663_p0),
    .din1(mul_ln10_48_fu_2663_p1),
    .dout(mul_ln10_48_fu_2663_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U124(
    .din0(mul_ln11_48_fu_2668_p0),
    .din1(mul_ln11_48_fu_2668_p1),
    .dout(mul_ln11_48_fu_2668_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U125(
    .din0(mul_ln10_50_fu_2676_p0),
    .din1(mul_ln10_50_fu_2676_p1),
    .dout(mul_ln10_50_fu_2676_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U126(
    .din0(mul_ln11_50_fu_2681_p0),
    .din1(mul_ln11_50_fu_2681_p1),
    .dout(mul_ln11_50_fu_2681_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U127(
    .din0(mul_ln10_60_fu_2695_p0),
    .din1(mul_ln10_60_fu_2695_p1),
    .dout(mul_ln10_60_fu_2695_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U128(
    .din0(mul_ln11_60_fu_2700_p0),
    .din1(mul_ln11_60_fu_2700_p1),
    .dout(mul_ln11_60_fu_2700_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U129(
    .din0(mul_ln10_6_fu_2806_p0),
    .din1(mul_ln10_6_fu_2806_p1),
    .dout(mul_ln10_6_fu_2806_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U130(
    .din0(mul_ln11_6_fu_2811_p0),
    .din1(mul_ln11_6_fu_2811_p1),
    .dout(mul_ln11_6_fu_2811_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U131(
    .din0(mul_ln10_8_fu_2819_p0),
    .din1(mul_ln10_8_fu_2819_p1),
    .dout(mul_ln10_8_fu_2819_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U132(
    .din0(mul_ln11_8_fu_2824_p0),
    .din1(mul_ln11_8_fu_2824_p1),
    .dout(mul_ln11_8_fu_2824_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U133(
    .din0(mul_ln10_10_fu_2832_p0),
    .din1(mul_ln10_10_fu_2832_p1),
    .dout(mul_ln10_10_fu_2832_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U134(
    .din0(mul_ln11_10_fu_2837_p0),
    .din1(mul_ln11_10_fu_2837_p1),
    .dout(mul_ln11_10_fu_2837_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U135(
    .din0(mul_ln10_52_fu_2845_p0),
    .din1(mul_ln10_52_fu_2845_p1),
    .dout(mul_ln10_52_fu_2845_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U136(
    .din0(mul_ln11_52_fu_2850_p0),
    .din1(mul_ln11_52_fu_2850_p1),
    .dout(mul_ln11_52_fu_2850_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U137(
    .din0(mul_ln10_54_fu_2858_p0),
    .din1(mul_ln10_54_fu_2858_p1),
    .dout(mul_ln10_54_fu_2858_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U138(
    .din0(mul_ln11_54_fu_2863_p0),
    .din1(mul_ln11_54_fu_2863_p1),
    .dout(mul_ln11_54_fu_2863_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U139(
    .din0(mul_ln10_12_fu_3653_p0),
    .din1(mul_ln10_12_fu_3653_p1),
    .dout(mul_ln10_12_fu_3653_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U140(
    .din0(mul_ln11_12_fu_3658_p0),
    .din1(mul_ln11_12_fu_3658_p1),
    .dout(mul_ln11_12_fu_3658_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U141(
    .din0(mul_ln10_14_fu_3666_p0),
    .din1(mul_ln10_14_fu_3666_p1),
    .dout(mul_ln10_14_fu_3666_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U142(
    .din0(mul_ln11_14_fu_3671_p0),
    .din1(mul_ln11_14_fu_3671_p1),
    .dout(mul_ln11_14_fu_3671_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U143(
    .din0(mul_ln10_16_fu_3679_p0),
    .din1(mul_ln10_16_fu_3679_p1),
    .dout(mul_ln10_16_fu_3679_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U144(
    .din0(mul_ln11_16_fu_3684_p0),
    .din1(mul_ln11_16_fu_3684_p1),
    .dout(mul_ln11_16_fu_3684_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U145(
    .din0(mul_ln10_18_fu_3692_p0),
    .din1(mul_ln10_18_fu_3692_p1),
    .dout(mul_ln10_18_fu_3692_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U146(
    .din0(mul_ln11_18_fu_3697_p0),
    .din1(mul_ln11_18_fu_3697_p1),
    .dout(mul_ln11_18_fu_3697_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U147(
    .din0(mul_ln10_20_fu_3705_p0),
    .din1(mul_ln10_20_fu_3705_p1),
    .dout(mul_ln10_20_fu_3705_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U148(
    .din0(mul_ln11_20_fu_3710_p0),
    .din1(mul_ln11_20_fu_3710_p1),
    .dout(mul_ln11_20_fu_3710_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U149(
    .din0(mul_ln10_22_fu_3718_p0),
    .din1(mul_ln10_22_fu_3718_p1),
    .dout(mul_ln10_22_fu_3718_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U150(
    .din0(mul_ln11_22_fu_3723_p0),
    .din1(mul_ln11_22_fu_3723_p1),
    .dout(mul_ln11_22_fu_3723_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U151(
    .din0(mul_ln10_64_fu_3881_p0),
    .din1(mul_ln10_64_fu_3881_p1),
    .dout(mul_ln10_64_fu_3881_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U152(
    .din0(mul_ln11_64_fu_3887_p0),
    .din1(mul_ln11_64_fu_3887_p1),
    .dout(mul_ln11_64_fu_3887_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U153(
    .din0(mul_ln10_66_fu_3900_p0),
    .din1(mul_ln10_66_fu_3900_p1),
    .dout(mul_ln10_66_fu_3900_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U154(
    .din0(mul_ln11_66_fu_3905_p0),
    .din1(mul_ln11_66_fu_3905_p1),
    .dout(mul_ln11_66_fu_3905_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U155(
    .din0(mul_ln10_68_fu_3923_p0),
    .din1(mul_ln10_68_fu_3923_p1),
    .dout(mul_ln10_68_fu_3923_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U156(
    .din0(mul_ln11_68_fu_3929_p0),
    .din1(mul_ln11_68_fu_3929_p1),
    .dout(mul_ln11_68_fu_3929_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U157(
    .din0(mul_ln10_70_fu_3948_p0),
    .din1(mul_ln10_70_fu_3948_p1),
    .dout(mul_ln10_70_fu_3948_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U158(
    .din0(mul_ln11_70_fu_3954_p0),
    .din1(mul_ln11_70_fu_3954_p1),
    .dout(mul_ln11_70_fu_3954_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U159(
    .din0(mul_ln10_72_fu_3973_p0),
    .din1(mul_ln10_72_fu_3973_p1),
    .dout(mul_ln10_72_fu_3973_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U160(
    .din0(mul_ln11_72_fu_3979_p0),
    .din1(mul_ln11_72_fu_3979_p1),
    .dout(mul_ln11_72_fu_3979_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U161(
    .din0(mul_ln10_74_fu_3998_p0),
    .din1(mul_ln10_74_fu_3998_p1),
    .dout(mul_ln10_74_fu_3998_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U162(
    .din0(mul_ln11_74_fu_4004_p0),
    .din1(mul_ln11_74_fu_4004_p1),
    .dout(mul_ln11_74_fu_4004_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U163(
    .din0(mul_ln10_76_fu_4023_p0),
    .din1(mul_ln10_76_fu_4023_p1),
    .dout(mul_ln10_76_fu_4023_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U164(
    .din0(mul_ln11_76_fu_4029_p0),
    .din1(mul_ln11_76_fu_4029_p1),
    .dout(mul_ln11_76_fu_4029_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U165(
    .din0(mul_ln10_78_fu_4048_p0),
    .din1(mul_ln10_78_fu_4048_p1),
    .dout(mul_ln10_78_fu_4048_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U166(
    .din0(mul_ln11_78_fu_4054_p0),
    .din1(mul_ln11_78_fu_4054_p1),
    .dout(mul_ln11_78_fu_4054_p2)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4756_p0),
    .din1(grp_fu_4756_p1),
    .din2(mul_ln10_24_reg_6042),
    .ce(grp_fu_4756_ce),
    .dout(grp_fu_4756_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4764_p0),
    .din1(grp_fu_4764_p1),
    .din2(mul_ln11_24_reg_6047),
    .ce(grp_fu_4764_ce),
    .dout(grp_fu_4764_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U169(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4772_p0),
    .din1(grp_fu_4772_p1),
    .din2(mul_ln10_26_reg_6052),
    .ce(grp_fu_4772_ce),
    .dout(grp_fu_4772_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U170(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4780_p0),
    .din1(grp_fu_4780_p1),
    .din2(mul_ln11_26_reg_6057),
    .ce(grp_fu_4780_ce),
    .dout(grp_fu_4780_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U171(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4788_p0),
    .din1(grp_fu_4788_p1),
    .din2(mul_ln10_28_reg_6062),
    .ce(grp_fu_4788_ce),
    .dout(grp_fu_4788_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U172(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4796_p0),
    .din1(grp_fu_4796_p1),
    .din2(mul_ln11_28_reg_6067),
    .ce(grp_fu_4796_ce),
    .dout(grp_fu_4796_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U173(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4804_p0),
    .din1(grp_fu_4804_p1),
    .din2(mul_ln10_30_reg_6072),
    .ce(grp_fu_4804_ce),
    .dout(grp_fu_4804_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U174(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4812_p0),
    .din1(grp_fu_4812_p1),
    .din2(mul_ln11_30_reg_6077),
    .ce(grp_fu_4812_ce),
    .dout(grp_fu_4812_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U175(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4820_p0),
    .din1(grp_fu_4820_p1),
    .din2(mul_ln10_32_reg_6082),
    .ce(grp_fu_4820_ce),
    .dout(grp_fu_4820_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U176(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4828_p0),
    .din1(grp_fu_4828_p1),
    .din2(mul_ln11_32_reg_6087),
    .ce(grp_fu_4828_ce),
    .dout(grp_fu_4828_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4836_p0),
    .din1(grp_fu_4836_p1),
    .din2(mul_ln10_34_reg_6092),
    .ce(grp_fu_4836_ce),
    .dout(grp_fu_4836_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U178(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4844_p0),
    .din1(grp_fu_4844_p1),
    .din2(mul_ln11_34_reg_6097),
    .ce(grp_fu_4844_ce),
    .dout(grp_fu_4844_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U179(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4852_p0),
    .din1(grp_fu_4852_p1),
    .din2(mul_ln10_reg_6311),
    .ce(1'b1),
    .dout(grp_fu_4852_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U180(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4860_p0),
    .din1(grp_fu_4860_p1),
    .din2(mul_ln11_reg_6316),
    .ce(1'b1),
    .dout(grp_fu_4860_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U181(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4868_p0),
    .din1(grp_fu_4868_p1),
    .din2(mul_ln10_2_reg_6321),
    .ce(1'b1),
    .dout(grp_fu_4868_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U182(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4876_p0),
    .din1(grp_fu_4876_p1),
    .din2(mul_ln11_2_reg_6326),
    .ce(1'b1),
    .dout(grp_fu_4876_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U183(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4884_p0),
    .din1(grp_fu_4884_p1),
    .din2(mul_ln10_4_reg_6331),
    .ce(1'b1),
    .dout(grp_fu_4884_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U184(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4892_p0),
    .din1(grp_fu_4892_p1),
    .din2(mul_ln11_4_reg_6336),
    .ce(1'b1),
    .dout(grp_fu_4892_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U185(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4900_p0),
    .din1(grp_fu_4900_p1),
    .din2(mul_ln10_36_reg_6606),
    .ce(1'b1),
    .dout(grp_fu_4900_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U186(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4908_p0),
    .din1(grp_fu_4908_p1),
    .din2(mul_ln11_36_reg_6611),
    .ce(1'b1),
    .dout(grp_fu_4908_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U187(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4916_p0),
    .din1(grp_fu_4916_p1),
    .din2(mul_ln10_38_reg_6616),
    .ce(1'b1),
    .dout(grp_fu_4916_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4923_p0),
    .din1(grp_fu_4923_p1),
    .din2(mul_ln11_38_reg_6621),
    .ce(1'b1),
    .dout(grp_fu_4923_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U189(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4930_p0),
    .din1(grp_fu_4930_p1),
    .din2(mul_ln10_40_reg_6626),
    .ce(1'b1),
    .dout(grp_fu_4930_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4938_p0),
    .din1(grp_fu_4938_p1),
    .din2(mul_ln11_40_reg_6631),
    .ce(1'b1),
    .dout(grp_fu_4938_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4946_p0),
    .din1(grp_fu_4946_p1),
    .din2(mul_ln10_42_reg_6636),
    .ce(1'b1),
    .dout(grp_fu_4946_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4954_p0),
    .din1(grp_fu_4954_p1),
    .din2(mul_ln11_42_reg_6641),
    .ce(1'b1),
    .dout(grp_fu_4954_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4962_p0),
    .din1(grp_fu_4962_p1),
    .din2(mul_ln10_44_reg_6646),
    .ce(1'b1),
    .dout(grp_fu_4962_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4969_p0),
    .din1(grp_fu_4969_p1),
    .din2(mul_ln11_44_reg_6651),
    .ce(1'b1),
    .dout(grp_fu_4969_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4976_p0),
    .din1(grp_fu_4976_p1),
    .din2(mul_ln10_46_reg_6656),
    .ce(1'b1),
    .dout(grp_fu_4976_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4984_p0),
    .din1(grp_fu_4984_p1),
    .din2(mul_ln11_46_reg_6661),
    .ce(1'b1),
    .dout(grp_fu_4984_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4992_p0),
    .din1(grp_fu_4992_p1),
    .din2(mul_ln10_48_reg_6666),
    .ce(1'b1),
    .dout(grp_fu_4992_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U198(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4999_p0),
    .din1(grp_fu_4999_p1),
    .din2(mul_ln11_48_reg_6671),
    .ce(1'b1),
    .dout(grp_fu_4999_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U199(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5006_p0),
    .din1(agg_result_i3_reg_5815),
    .din2(mul_ln10_50_reg_6676),
    .ce(1'b1),
    .dout(grp_fu_5006_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U200(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5014_p0),
    .din1(agg_result_i2_reg_5810),
    .din2(mul_ln11_50_reg_6681),
    .ce(1'b1),
    .dout(grp_fu_5014_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U201(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5022_p0),
    .din1(grp_fu_5022_p1),
    .din2(mul_ln10_56_reg_6493),
    .ce(1'b1),
    .dout(grp_fu_5022_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5029_p0),
    .din1(grp_fu_5029_p1),
    .din2(mul_ln11_56_reg_6498),
    .ce(1'b1),
    .dout(grp_fu_5029_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U203(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5036_p0),
    .din1(grp_fu_5036_p1),
    .din2(mul_ln10_58_reg_6519),
    .ce(1'b1),
    .dout(grp_fu_5036_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U204(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5044_p0),
    .din1(grp_fu_5044_p1),
    .din2(mul_ln11_58_reg_6524),
    .ce(1'b1),
    .dout(grp_fu_5044_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U205(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5052_p0),
    .din1(grp_fu_5052_p1),
    .din2(mul_ln10_60_reg_6698),
    .ce(1'b1),
    .dout(grp_fu_5052_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U206(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5059_p0),
    .din1(grp_fu_5059_p1),
    .din2(mul_ln11_60_reg_6703),
    .ce(1'b1),
    .dout(grp_fu_5059_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U207(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5066_p0),
    .din1(grp_fu_5066_p1),
    .din2(mul_ln10_62_reg_6551),
    .ce(1'b1),
    .dout(grp_fu_5066_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U208(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5074_p0),
    .din1(grp_fu_5074_p1),
    .din2(mul_ln11_62_reg_6556),
    .ce(1'b1),
    .dout(grp_fu_5074_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U209(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5082_p0),
    .din1(grp_fu_5082_p1),
    .din2(mul_ln10_6_reg_6756),
    .ce(1'b1),
    .dout(grp_fu_5082_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U210(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5089_p0),
    .din1(grp_fu_5089_p1),
    .din2(mul_ln11_6_reg_6761),
    .ce(1'b1),
    .dout(grp_fu_5089_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U211(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5096_p0),
    .din1(grp_fu_5096_p1),
    .din2(mul_ln10_8_reg_6766),
    .ce(1'b1),
    .dout(grp_fu_5096_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U212(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5103_p0),
    .din1(grp_fu_5103_p1),
    .din2(mul_ln11_8_reg_6771),
    .ce(1'b1),
    .dout(grp_fu_5103_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U213(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5110_p0),
    .din1(grp_fu_5110_p1),
    .din2(mul_ln10_10_reg_6776),
    .ce(1'b1),
    .dout(grp_fu_5110_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U214(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5117_p0),
    .din1(grp_fu_5117_p1),
    .din2(mul_ln11_10_reg_6781),
    .ce(1'b1),
    .dout(grp_fu_5117_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U215(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5124_p0),
    .din1(grp_fu_5124_p1),
    .din2(mul_ln10_52_reg_6786),
    .ce(1'b1),
    .dout(grp_fu_5124_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U216(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5131_p0),
    .din1(grp_fu_5131_p1),
    .din2(mul_ln11_52_reg_6791),
    .ce(1'b1),
    .dout(grp_fu_5131_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U217(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5138_p0),
    .din1(grp_fu_5138_p1),
    .din2(mul_ln10_54_reg_6796),
    .ce(1'b1),
    .dout(grp_fu_5138_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U218(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5145_p0),
    .din1(grp_fu_5145_p1),
    .din2(mul_ln11_54_reg_6801),
    .ce(1'b1),
    .dout(grp_fu_5145_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U219(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5152_p0),
    .din1(grp_fu_5152_p1),
    .din2(mul_ln10_12_reg_7092),
    .ce(1'b1),
    .dout(grp_fu_5152_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U220(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5159_p0),
    .din1(grp_fu_5159_p1),
    .din2(mul_ln11_12_reg_7097),
    .ce(1'b1),
    .dout(grp_fu_5159_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U221(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5166_p0),
    .din1(grp_fu_5166_p1),
    .din2(mul_ln10_14_reg_7102),
    .ce(1'b1),
    .dout(grp_fu_5166_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U222(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5173_p0),
    .din1(grp_fu_5173_p1),
    .din2(mul_ln11_14_reg_7107),
    .ce(1'b1),
    .dout(grp_fu_5173_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U223(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5180_p0),
    .din1(grp_fu_5180_p1),
    .din2(mul_ln10_16_reg_7112),
    .ce(1'b1),
    .dout(grp_fu_5180_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U224(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5187_p0),
    .din1(grp_fu_5187_p1),
    .din2(mul_ln11_16_reg_7117),
    .ce(1'b1),
    .dout(grp_fu_5187_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U225(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5194_p0),
    .din1(grp_fu_5194_p1),
    .din2(mul_ln10_18_reg_7122),
    .ce(1'b1),
    .dout(grp_fu_5194_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U226(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5201_p0),
    .din1(grp_fu_5201_p1),
    .din2(mul_ln11_18_reg_7127),
    .ce(1'b1),
    .dout(grp_fu_5201_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U227(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5208_p0),
    .din1(grp_fu_5208_p1),
    .din2(mul_ln10_20_reg_7132),
    .ce(1'b1),
    .dout(grp_fu_5208_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U228(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5215_p0),
    .din1(grp_fu_5215_p1),
    .din2(mul_ln11_20_reg_7137),
    .ce(1'b1),
    .dout(grp_fu_5215_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U229(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5222_p0),
    .din1(grp_fu_5222_p1),
    .din2(mul_ln10_22_reg_7142),
    .ce(1'b1),
    .dout(grp_fu_5222_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U230(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5229_p0),
    .din1(grp_fu_5229_p1),
    .din2(mul_ln11_22_reg_7147),
    .ce(1'b1),
    .dout(grp_fu_5229_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U231(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5236_p0),
    .din1(grp_fu_5236_p1),
    .din2(mul_ln10_64_reg_7168),
    .ce(1'b1),
    .dout(grp_fu_5236_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U232(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5244_p0),
    .din1(grp_fu_5244_p1),
    .din2(mul_ln11_64_reg_7173),
    .ce(1'b1),
    .dout(grp_fu_5244_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U233(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5252_p0),
    .din1(grp_fu_5252_p1),
    .din2(mul_ln10_66_reg_7184),
    .ce(1'b1),
    .dout(grp_fu_5252_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U234(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5259_p0),
    .din1(grp_fu_5259_p1),
    .din2(mul_ln11_66_reg_7189),
    .ce(1'b1),
    .dout(grp_fu_5259_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U235(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5266_p0),
    .din1(grp_fu_5266_p1),
    .din2(mul_ln10_68_reg_7210),
    .ce(1'b1),
    .dout(grp_fu_5266_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U236(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5274_p0),
    .din1(grp_fu_5274_p1),
    .din2(mul_ln11_68_reg_7215),
    .ce(1'b1),
    .dout(grp_fu_5274_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U237(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5282_p0),
    .din1(grp_fu_5282_p1),
    .din2(mul_ln10_70_reg_7236),
    .ce(1'b1),
    .dout(grp_fu_5282_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U238(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5290_p0),
    .din1(grp_fu_5290_p1),
    .din2(mul_ln11_70_reg_7241),
    .ce(1'b1),
    .dout(grp_fu_5290_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U239(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5298_p0),
    .din1(grp_fu_5298_p1),
    .din2(mul_ln10_72_reg_7262),
    .ce(1'b1),
    .dout(grp_fu_5298_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U240(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5306_p0),
    .din1(grp_fu_5306_p1),
    .din2(mul_ln11_72_reg_7267),
    .ce(1'b1),
    .dout(grp_fu_5306_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U241(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5314_p0),
    .din1(grp_fu_5314_p1),
    .din2(mul_ln10_74_reg_7288),
    .ce(1'b1),
    .dout(grp_fu_5314_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U242(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5322_p0),
    .din1(grp_fu_5322_p1),
    .din2(mul_ln11_74_reg_7293),
    .ce(1'b1),
    .dout(grp_fu_5322_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U243(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5330_p0),
    .din1(grp_fu_5330_p1),
    .din2(mul_ln10_76_reg_7314),
    .ce(1'b1),
    .dout(grp_fu_5330_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U244(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5338_p0),
    .din1(grp_fu_5338_p1),
    .din2(mul_ln11_76_reg_7319),
    .ce(1'b1),
    .dout(grp_fu_5338_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U245(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5346_p0),
    .din1(grp_fu_5346_p1),
    .din2(mul_ln10_78_reg_7340),
    .ce(1'b1),
    .dout(grp_fu_5346_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U246(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_5354_p0),
    .din1(grp_fu_5354_p1),
    .din2(mul_ln11_78_reg_7345),
    .ce(1'b1),
    .dout(grp_fu_5354_p3)
);

fft32_regslice_both #(
    .DataWidth( 48 ))
regslice_both_in_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDATA),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_U_ack_in),
    .data_out(in_stream_TDATA_int_regslice),
    .vld_out(in_stream_TVALID_int_regslice),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_U_apdone_blk)
);

fft32_regslice_both #(
    .DataWidth( 48 ))
regslice_both_out_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TDATA),
    .vld_in(grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TVALID),
    .ack_in(out_stream_TREADY_int_regslice),
    .data_out(out_stream_TDATA),
    .vld_out(regslice_both_out_stream_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_2_fu_998_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_fft32_Pipeline_2_fu_998_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_2_fu_998_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_2_fu_998_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_input_loop_fu_928_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_output_loop_fu_1134_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1006_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1006_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1006_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1006_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1014_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1014_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1014_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1014_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1022_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1022_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1022_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1022_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1030_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1030_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1030_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1030_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1038_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1038_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1038_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1038_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1046_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1046_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1046_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1046_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1054_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1054_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1054_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1054_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1062_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1062_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1062_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1062_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1070_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1070_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1070_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1070_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1078_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1078_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1078_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1078_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1086_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1086_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1086_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1086_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1094_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1094_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1094_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1094_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1102_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1102_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1110_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1110_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1110_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1118_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1118_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1118_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_1126_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_generic_sincos_16_4_s_fu_1126_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_1126_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_1126_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_imag_16_reg_6567 <= a_imag_16_fu_2528_p2;
        a_real_16_reg_6561 <= a_real_16_fu_2522_p2;
        add_ln35_1_reg_6573 <= add_ln35_1_fu_2534_p2;
        mul_ln10_36_reg_6606 <= mul_ln10_36_fu_2585_p2;
        mul_ln10_38_reg_6616 <= mul_ln10_38_fu_2598_p2;
        mul_ln10_40_reg_6626 <= mul_ln10_40_fu_2611_p2;
        mul_ln10_42_reg_6636 <= mul_ln10_42_fu_2624_p2;
        mul_ln10_44_reg_6646 <= mul_ln10_44_fu_2637_p2;
        mul_ln10_46_reg_6656 <= mul_ln10_46_fu_2650_p2;
        mul_ln10_48_reg_6666 <= mul_ln10_48_fu_2663_p2;
        mul_ln10_50_reg_6676 <= mul_ln10_50_fu_2676_p2;
        mul_ln10_60_reg_6698 <= mul_ln10_60_fu_2695_p2;
        mul_ln11_36_reg_6611 <= mul_ln11_36_fu_2590_p2;
        mul_ln11_38_reg_6621 <= mul_ln11_38_fu_2603_p2;
        mul_ln11_40_reg_6631 <= mul_ln11_40_fu_2616_p2;
        mul_ln11_42_reg_6641 <= mul_ln11_42_fu_2629_p2;
        mul_ln11_44_reg_6651 <= mul_ln11_44_fu_2642_p2;
        mul_ln11_46_reg_6661 <= mul_ln11_46_fu_2655_p2;
        mul_ln11_48_reg_6671 <= mul_ln11_48_fu_2668_p2;
        mul_ln11_50_reg_6681 <= mul_ln11_50_fu_2681_p2;
        mul_ln11_60_reg_6703 <= mul_ln11_60_fu_2700_p2;
        sub_ln36_2_reg_6578 <= sub_ln36_2_fu_2546_p2;
        sub_ln37_1_reg_6583 <= sub_ln37_1_fu_2558_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        a_imag_18_reg_6812 <= a_imag_18_fu_3018_p2;
        a_imag_20_reg_6839 <= a_imag_20_fu_3066_p2;
        a_real_12_reg_6938 <= a_real_12_fu_3252_p2;
        a_real_14_reg_6976 <= a_real_14_fu_3364_p2;
        a_real_18_reg_6806 <= a_real_18_fu_3012_p2;
        a_real_20_reg_6833 <= a_real_20_fu_3060_p2;
        add_ln35_14_reg_6943 <= add_ln35_14_fu_3258_p2;
        add_ln35_15_reg_6981 <= add_ln35_15_fu_3370_p2;
        add_ln35_2_reg_6818 <= add_ln35_2_fu_3024_p2;
        add_ln35_3_reg_6845 <= add_ln35_3_fu_3072_p2;
        ai_10_reg_6866 <= ai_10_fu_3128_p2;
        ai_11_reg_6878 <= ai_11_fu_3136_p2;
        ar_10_reg_6860 <= ar_10_fu_3124_p2;
        ar_11_reg_6872 <= ar_11_fu_3132_p2;
        bi_6_reg_6920 <= {{grp_fu_4908_p3[27:12]}};
        bi_7_reg_6958 <= {{grp_fu_4954_p3[27:12]}};
        ci0_14_reg_6926 <= ci0_14_fu_3234_p2;
        ci0_15_reg_6964 <= ci0_15_fu_3346_p2;
        cr1_14_reg_6932 <= cr1_14_fu_3240_p2;
        cr1_15_reg_6970 <= cr1_15_fu_3352_p2;
        sub_ln36_28_reg_6948 <= sub_ln36_28_fu_3264_p2;
        sub_ln36_30_reg_6986 <= sub_ln36_30_fu_3376_p2;
        sub_ln36_4_reg_6823 <= sub_ln36_4_fu_3036_p2;
        sub_ln36_6_reg_6850 <= sub_ln36_6_fu_3084_p2;
        sub_ln37_14_reg_6953 <= sub_ln37_14_fu_3270_p2;
        sub_ln37_15_reg_6991 <= sub_ln37_15_fu_3382_p2;
        sub_ln37_2_reg_6828 <= sub_ln37_2_fu_3048_p2;
        sub_ln37_3_reg_6855 <= sub_ln37_3_fu_3096_p2;
        trunc_ln10_3_reg_6996 <= {{grp_fu_5022_p3[27:12]}};
        trunc_ln10_4_reg_7008 <= {{grp_fu_5036_p3[27:12]}};
        trunc_ln10_5_reg_7020 <= {{grp_fu_5052_p3[27:12]}};
        trunc_ln10_6_reg_7032 <= {{grp_fu_5066_p3[27:12]}};
        trunc_ln11_3_reg_7002 <= {{grp_fu_5029_p3[27:12]}};
        trunc_ln11_4_reg_7014 <= {{grp_fu_5044_p3[27:12]}};
        trunc_ln11_5_reg_7026 <= {{grp_fu_5059_p3[27:12]}};
        trunc_ln11_6_reg_7038 <= {{grp_fu_5074_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        a_imag_22_reg_5752 <= a_imag_22_fu_1294_p2;
        a_imag_23_reg_5779 <= a_imag_23_fu_1342_p2;
        a_real_22_reg_5746 <= a_real_22_fu_1288_p2;
        a_real_23_reg_5773 <= a_real_23_fu_1336_p2;
        add_ln35_4_reg_5758 <= add_ln35_4_fu_1300_p2;
        add_ln35_5_reg_5785 <= add_ln35_5_fu_1348_p2;
        agg_result_i12_reg_5942 <= grp_generic_sincos_16_4_s_fu_1054_ap_return_1;
        agg_result_i13_reg_5947 <= grp_generic_sincos_16_4_s_fu_1054_ap_return_0;
        agg_result_i14_reg_5952 <= grp_generic_sincos_16_4_s_fu_1062_ap_return_1;
        agg_result_i15_reg_5957 <= grp_generic_sincos_16_4_s_fu_1062_ap_return_0;
        agg_result_i16_reg_5962 <= grp_generic_sincos_16_4_s_fu_1070_ap_return_1;
        agg_result_i17_reg_5967 <= grp_generic_sincos_16_4_s_fu_1070_ap_return_0;
        agg_result_i18_reg_5972 <= grp_generic_sincos_16_4_s_fu_1078_ap_return_1;
        agg_result_i19_reg_5977 <= grp_generic_sincos_16_4_s_fu_1078_ap_return_0;
        agg_result_i1_reg_5805 <= grp_generic_sincos_16_4_s_fu_1006_ap_return_0;
        agg_result_i20_reg_5982 <= grp_generic_sincos_16_4_s_fu_1086_ap_return_1;
        agg_result_i21_reg_5987 <= grp_generic_sincos_16_4_s_fu_1086_ap_return_0;
        agg_result_i22_reg_5992 <= grp_generic_sincos_16_4_s_fu_1094_ap_return_1;
        agg_result_i23_reg_5997 <= grp_generic_sincos_16_4_s_fu_1094_ap_return_0;
        agg_result_i24_reg_6002 <= grp_generic_sincos_16_4_s_fu_1102_ap_return_1;
        agg_result_i25_reg_6007 <= grp_generic_sincos_16_4_s_fu_1102_ap_return_0;
        agg_result_i26_reg_6012 <= grp_generic_sincos_16_4_s_fu_1110_ap_return_1;
        agg_result_i27_reg_6017 <= grp_generic_sincos_16_4_s_fu_1110_ap_return_0;
        agg_result_i28_reg_6022 <= grp_generic_sincos_16_4_s_fu_1118_ap_return_1;
        agg_result_i29_reg_6027 <= grp_generic_sincos_16_4_s_fu_1118_ap_return_0;
        agg_result_i2_reg_5810 <= grp_generic_sincos_16_4_s_fu_1014_ap_return_1;
        agg_result_i30_reg_6032 <= grp_generic_sincos_16_4_s_fu_1126_ap_return_1;
        agg_result_i31_reg_6037 <= grp_generic_sincos_16_4_s_fu_1126_ap_return_0;
        agg_result_i3_reg_5815 <= grp_generic_sincos_16_4_s_fu_1014_ap_return_0;
        agg_result_i6_reg_5820 <= grp_generic_sincos_16_4_s_fu_1030_ap_return_1;
        agg_result_i7_reg_5825 <= grp_generic_sincos_16_4_s_fu_1030_ap_return_0;
        agg_result_i_reg_5800 <= grp_generic_sincos_16_4_s_fu_1006_ap_return_1;
        sext_ln10_19_reg_5830 <= sext_ln10_19_fu_1416_p1;
        sext_ln10_21_reg_5844 <= sext_ln10_21_fu_1420_p1;
        sext_ln10_35_reg_5864 <= sext_ln10_35_fu_1444_p1;
        sext_ln10_37_reg_5880 <= sext_ln10_37_fu_1452_p1;
        sext_ln10_39_reg_5890 <= sext_ln10_39_fu_1456_p1;
        sext_ln10_41_reg_5910 <= sext_ln10_41_fu_1464_p1;
        sub_ln36_10_reg_5790 <= sub_ln36_10_fu_1360_p2;
        sub_ln36_8_reg_5763 <= sub_ln36_8_fu_1312_p2;
        sub_ln37_4_reg_5768 <= sub_ln37_4_fu_1324_p2;
        sub_ln37_5_reg_5795 <= sub_ln37_5_fu_1372_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        a_imag_24_reg_6263 <= a_imag_24_fu_2092_p2;
        a_imag_25_reg_6290 <= a_imag_25_fu_2140_p2;
        a_real_24_reg_6257 <= a_real_24_fu_2086_p2;
        a_real_25_reg_6284 <= a_real_25_fu_2134_p2;
        a_real_8_reg_6389 <= a_real_8_fu_2265_p2;
        add_ln35_12_reg_6394 <= add_ln35_12_fu_2277_p2;
        add_ln35_6_reg_6269 <= add_ln35_6_fu_2098_p2;
        add_ln35_7_reg_6296 <= add_ln35_7_fu_2146_p2;
        add_ln37_12_reg_6414 <= add_ln37_12_fu_2307_p2;
        mul_ln10_2_reg_6321 <= mul_ln10_2_fu_2198_p2;
        mul_ln10_4_reg_6331 <= mul_ln10_4_fu_2211_p2;
        mul_ln10_56_reg_6493 <= mul_ln10_56_fu_2386_p2;
        mul_ln10_58_reg_6519 <= mul_ln10_58_fu_2409_p2;
        mul_ln10_62_reg_6551 <= mul_ln10_62_fu_2438_p2;
        mul_ln10_reg_6311 <= mul_ln10_fu_2185_p2;
        mul_ln11_2_reg_6326 <= mul_ln11_2_fu_2203_p2;
        mul_ln11_4_reg_6336 <= mul_ln11_4_fu_2216_p2;
        mul_ln11_56_reg_6498 <= mul_ln11_56_fu_2391_p2;
        mul_ln11_58_reg_6524 <= mul_ln11_58_fu_2415_p2;
        mul_ln11_62_reg_6556 <= mul_ln11_62_fu_2444_p2;
        mul_ln11_reg_6316 <= mul_ln11_fu_2190_p2;
        sext_ln10_15_reg_6341 <= sext_ln10_15_fu_2221_p1;
        sext_ln10_17_reg_6351 <= sext_ln10_17_fu_2224_p1;
        sext_ln10_23_reg_6361 <= sext_ln10_23_fu_2227_p1;
        sext_ln10_25_reg_6375 <= sext_ln10_25_fu_2230_p1;
        sext_ln10_53_reg_6431 <= sext_ln10_53_fu_2349_p1;
        sext_ln10_55_reg_6447 <= sext_ln10_55_fu_2356_p1;
        sub_ln36_12_reg_6274 <= sub_ln36_12_fu_2110_p2;
        sub_ln36_14_reg_6301 <= sub_ln36_14_fu_2158_p2;
        sub_ln36_24_reg_6399 <= sub_ln36_24_fu_2289_p2;
        sub_ln36_25_reg_6404 <= sub_ln36_25_fu_2295_p2;
        sub_ln37_12_reg_6409 <= sub_ln37_12_fu_2301_p2;
        sub_ln37_6_reg_6279 <= sub_ln37_6_fu_2122_p2;
        sub_ln37_7_reg_6306 <= sub_ln37_7_fu_2170_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        a_imag_reg_6108 <= a_imag_fu_1716_p2;
        a_real_10_reg_6237 <= a_real_10_fu_1918_p2;
        a_real_reg_6102 <= a_real_fu_1710_p2;
        add_ln35_13_reg_6242 <= add_ln35_13_fu_1924_p2;
        add_ln35_reg_6114 <= add_ln35_fu_1722_p2;
        bi_4_reg_6189 <= {{grp_fu_4764_p3[27:12]}};
        bi_5_reg_6219 <= {{grp_fu_4812_p3[27:12]}};
        br_4_reg_6183 <= {{grp_fu_4756_p3[27:12]}};
        ci0_13_reg_6225 <= ci0_13_fu_1900_p2;
        ci_4_reg_6201 <= {{grp_fu_4780_p3[27:12]}};
        cr1_13_reg_6231 <= cr1_13_fu_1906_p2;
        cr_4_reg_6195 <= {{grp_fu_4772_p3[27:12]}};
        di_4_reg_6213 <= {{grp_fu_4796_p3[27:12]}};
        dr_4_reg_6207 <= {{grp_fu_4788_p3[27:12]}};
        sext_ln10_1_reg_6129 <= sext_ln10_1_fu_1758_p1;
        sext_ln10_3_reg_6153 <= sext_ln10_3_fu_1765_p1;
        sub_ln36_26_reg_6247 <= sub_ln36_26_fu_1930_p2;
        sub_ln36_reg_6119 <= sub_ln36_fu_1734_p2;
        sub_ln37_13_reg_6252 <= sub_ln37_13_fu_1936_p2;
        sub_ln37_reg_6124 <= sub_ln37_fu_1746_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ai0_10_reg_7380 <= ai0_10_fu_4199_p2;
        ai1_10_reg_7392 <= ai1_10_fu_4209_p2;
        ar0_10_reg_7374 <= ar0_10_fu_4194_p2;
        ar1_10_reg_7386 <= ar1_10_fu_4204_p2;
        bi_3_reg_7428 <= {{grp_fu_5201_p3[27:12]}};
        br_3_reg_7422 <= {{grp_fu_5194_p3[27:12]}};
        ci0_10_reg_7404 <= ci0_10_fu_4220_p2;
        ci1_10_reg_7416 <= ci1_10_fu_4232_p2;
        ci_3_reg_7440 <= {{grp_fu_5215_p3[27:12]}};
        cr0_10_reg_7398 <= cr0_10_fu_4214_p2;
        cr1_10_reg_7410 <= cr1_10_fu_4226_p2;
        cr_3_reg_7434 <= {{grp_fu_5208_p3[27:12]}};
        di_3_reg_7452 <= {{grp_fu_5229_p3[27:12]}};
        dr_3_reg_7446 <= {{grp_fu_5222_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ai0_11_reg_7560 <= ai0_11_fu_4568_p2;
        ai1_11_reg_7572 <= ai1_11_fu_4576_p2;
        ar0_11_reg_7554 <= ar0_11_fu_4564_p2;
        ar1_11_reg_7566 <= ar1_11_fu_4572_p2;
        ci0_11_reg_7584 <= ci0_11_fu_4584_p2;
        ci1_11_reg_7596 <= ci1_11_fu_4592_p2;
        cr0_11_reg_7578 <= cr0_11_fu_4580_p2;
        cr1_11_reg_7590 <= cr1_11_fu_4588_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ai0_9_reg_7050 <= ai0_9_fu_3611_p2;
        ai1_9_reg_7062 <= ai1_9_fu_3621_p2;
        ar0_9_reg_7044 <= ar0_9_fu_3606_p2;
        ar1_9_reg_7056 <= ar1_9_fu_3616_p2;
        ci0_9_reg_7074 <= ci0_9_fu_3632_p2;
        ci1_9_reg_7086 <= ci1_9_fu_3644_p2;
        cr0_9_reg_7068 <= cr0_9_fu_3626_p2;
        cr1_9_reg_7080 <= cr1_9_fu_3638_p2;
        mul_ln10_12_reg_7092 <= mul_ln10_12_fu_3653_p2;
        mul_ln10_14_reg_7102 <= mul_ln10_14_fu_3666_p2;
        mul_ln10_16_reg_7112 <= mul_ln10_16_fu_3679_p2;
        mul_ln10_18_reg_7122 <= mul_ln10_18_fu_3692_p2;
        mul_ln10_20_reg_7132 <= mul_ln10_20_fu_3705_p2;
        mul_ln10_22_reg_7142 <= mul_ln10_22_fu_3718_p2;
        mul_ln10_64_reg_7168 <= mul_ln10_64_fu_3881_p2;
        mul_ln10_66_reg_7184 <= mul_ln10_66_fu_3900_p2;
        mul_ln10_68_reg_7210 <= mul_ln10_68_fu_3923_p2;
        mul_ln10_70_reg_7236 <= mul_ln10_70_fu_3948_p2;
        mul_ln10_72_reg_7262 <= mul_ln10_72_fu_3973_p2;
        mul_ln10_74_reg_7288 <= mul_ln10_74_fu_3998_p2;
        mul_ln10_76_reg_7314 <= mul_ln10_76_fu_4023_p2;
        mul_ln10_78_reg_7340 <= mul_ln10_78_fu_4048_p2;
        mul_ln11_12_reg_7097 <= mul_ln11_12_fu_3658_p2;
        mul_ln11_14_reg_7107 <= mul_ln11_14_fu_3671_p2;
        mul_ln11_16_reg_7117 <= mul_ln11_16_fu_3684_p2;
        mul_ln11_18_reg_7127 <= mul_ln11_18_fu_3697_p2;
        mul_ln11_20_reg_7137 <= mul_ln11_20_fu_3710_p2;
        mul_ln11_22_reg_7147 <= mul_ln11_22_fu_3723_p2;
        mul_ln11_64_reg_7173 <= mul_ln11_64_fu_3887_p2;
        mul_ln11_66_reg_7189 <= mul_ln11_66_fu_3905_p2;
        mul_ln11_68_reg_7215 <= mul_ln11_68_fu_3929_p2;
        mul_ln11_70_reg_7241 <= mul_ln11_70_fu_3954_p2;
        mul_ln11_72_reg_7267 <= mul_ln11_72_fu_3979_p2;
        mul_ln11_74_reg_7293 <= mul_ln11_74_fu_4004_p2;
        mul_ln11_76_reg_7319 <= mul_ln11_76_fu_4029_p2;
        mul_ln11_78_reg_7345 <= mul_ln11_78_fu_4054_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ai0_reg_6714 <= ai0_fu_2764_p2;
        ai1_reg_6726 <= ai1_fu_2774_p2;
        ar0_8_reg_6708 <= ar0_8_fu_2759_p2;
        ar1_reg_6720 <= ar1_fu_2769_p2;
        ci0_reg_6738 <= ci0_fu_2785_p2;
        ci1_8_reg_6750 <= ci1_8_fu_2797_p2;
        cr0_reg_6732 <= cr0_fu_2779_p2;
        cr1_reg_6744 <= cr1_fu_2791_p2;
        mul_ln10_10_reg_6776 <= mul_ln10_10_fu_2832_p2;
        mul_ln10_52_reg_6786 <= mul_ln10_52_fu_2845_p2;
        mul_ln10_54_reg_6796 <= mul_ln10_54_fu_2858_p2;
        mul_ln10_6_reg_6756 <= mul_ln10_6_fu_2806_p2;
        mul_ln10_8_reg_6766 <= mul_ln10_8_fu_2819_p2;
        mul_ln11_10_reg_6781 <= mul_ln11_10_fu_2837_p2;
        mul_ln11_52_reg_6791 <= mul_ln11_52_fu_2850_p2;
        mul_ln11_54_reg_6801 <= mul_ln11_54_fu_2863_p2;
        mul_ln11_6_reg_6761 <= mul_ln11_6_fu_2811_p2;
        mul_ln11_8_reg_6771 <= mul_ln11_8_fu_2824_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ai_14_reg_7356 <= ai_14_fu_4080_p2;
        ai_15_reg_7368 <= ai_15_fu_4088_p2;
        ar_14_reg_7350 <= ar_14_fu_4076_p2;
        ar_15_reg_7362 <= ar_15_fu_4084_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ai_18_reg_7464 <= ai_18_fu_4352_p2;
        ai_19_reg_7476 <= ai_19_fu_4360_p2;
        ar_18_reg_7458 <= ar_18_fu_4348_p2;
        ar_19_reg_7470 <= ar_19_fu_4356_p2;
        trunc_ln10_10_reg_7494 <= {{grp_fu_5282_p3[27:12]}};
        trunc_ln10_11_reg_7506 <= {{grp_fu_5298_p3[27:12]}};
        trunc_ln10_12_reg_7518 <= {{grp_fu_5314_p3[27:12]}};
        trunc_ln10_13_reg_7530 <= {{grp_fu_5330_p3[27:12]}};
        trunc_ln10_14_reg_7542 <= {{grp_fu_5346_p3[27:12]}};
        trunc_ln10_9_reg_7482 <= {{grp_fu_5266_p3[27:12]}};
        trunc_ln11_10_reg_7500 <= {{grp_fu_5290_p3[27:12]}};
        trunc_ln11_11_reg_7512 <= {{grp_fu_5306_p3[27:12]}};
        trunc_ln11_12_reg_7524 <= {{grp_fu_5322_p3[27:12]}};
        trunc_ln11_13_reg_7536 <= {{grp_fu_5338_p3[27:12]}};
        trunc_ln11_14_reg_7548 <= {{grp_fu_5354_p3[27:12]}};
        trunc_ln11_9_reg_7488 <= {{grp_fu_5274_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ai_22_reg_7608 <= ai_22_fu_4656_p2;
        ai_23_reg_7620 <= ai_23_fu_4664_p2;
        ar_22_reg_7602 <= ar_22_fu_4652_p2;
        ar_23_reg_7614 <= ar_23_fu_4660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mul_ln10_24_reg_6042 <= mul_ln10_24_fu_1563_p2;
        mul_ln10_26_reg_6052 <= mul_ln10_26_fu_1576_p2;
        mul_ln10_28_reg_6062 <= mul_ln10_28_fu_1589_p2;
        mul_ln10_30_reg_6072 <= mul_ln10_30_fu_1602_p2;
        mul_ln10_32_reg_6082 <= mul_ln10_32_fu_1615_p2;
        mul_ln10_34_reg_6092 <= mul_ln10_34_fu_1628_p2;
        mul_ln11_24_reg_6047 <= mul_ln11_24_fu_1568_p2;
        mul_ln11_26_reg_6057 <= mul_ln11_26_fu_1581_p2;
        mul_ln11_28_reg_6067 <= mul_ln11_28_fu_1594_p2;
        mul_ln11_30_reg_6077 <= mul_ln11_30_fu_1607_p2;
        mul_ln11_32_reg_6087 <= mul_ln11_32_fu_1620_p2;
        mul_ln11_34_reg_6097 <= mul_ln11_34_fu_1633_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_output_loop_fu_1134_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_stream_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_input_loop_fu_928_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4756_ce = 1'b1;
    end else begin
        grp_fu_4756_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4764_ce = 1'b1;
    end else begin
        grp_fu_4764_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4772_ce = 1'b1;
    end else begin
        grp_fu_4772_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4780_ce = 1'b1;
    end else begin
        grp_fu_4780_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4788_ce = 1'b1;
    end else begin
        grp_fu_4788_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4796_ce = 1'b1;
    end else begin
        grp_fu_4796_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4804_ce = 1'b1;
    end else begin
        grp_fu_4804_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4812_ce = 1'b1;
    end else begin
        grp_fu_4812_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4820_ce = 1'b1;
    end else begin
        grp_fu_4820_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4828_ce = 1'b1;
    end else begin
        grp_fu_4828_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4836_ce = 1'b1;
    end else begin
        grp_fu_4836_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_fu_4844_ce = 1'b1;
    end else begin
        grp_fu_4844_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_stream_TREADY_int_regslice = grp_fft32_Pipeline_input_loop_fu_928_in_stream_TREADY;
    end else begin
        in_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_imag_1_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_imag_1_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_imag_1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_imag_1_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_imag_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_imag_1_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_imag_1_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        stage2_imag_1_address0 = grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_imag_1_address0 = grp_fft32_Pipeline_2_fu_998_stage2_imag_1_address0;
    end else begin
        stage2_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_imag_1_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_imag_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_imag_1_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_imag_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_imag_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_imag_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_imag_1_address1 = 64'd0;
    end else begin
        stage2_imag_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_imag_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        stage2_imag_1_ce0 = grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_imag_1_ce0 = grp_fft32_Pipeline_2_fu_998_stage2_imag_1_ce0;
    end else begin
        stage2_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_imag_1_ce1 = 1'b1;
    end else begin
        stage2_imag_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_imag_1_d0 = sub_ln48_15_fu_4751_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_imag_1_d0 = sub_ln48_13_fu_4710_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_imag_1_d0 = sub_ln48_11_fu_4631_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_imag_1_d0 = sub_ln48_9_fu_4449_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_imag_1_d0 = sub_ln48_7_fu_4327_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_imag_1_d0 = sub_ln48_5_fu_4134_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_1_d0 = sub_ln48_3_fu_3862_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_imag_1_d0 = sub_ln48_1_fu_3473_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_imag_1_d0 = grp_fft32_Pipeline_2_fu_998_stage2_imag_1_d0;
    end else begin
        stage2_imag_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_imag_1_d1 = add_ln46_15_fu_4741_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_imag_1_d1 = add_ln46_13_fu_4698_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_imag_1_d1 = add_ln46_11_fu_4621_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_imag_1_d1 = add_ln46_9_fu_4435_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_imag_1_d1 = add_ln46_7_fu_4317_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_imag_1_d1 = add_ln46_5_fu_4122_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_1_d1 = add_ln46_3_fu_3850_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_imag_1_d1 = add_ln46_1_fu_3459_p2;
    end else begin
        stage2_imag_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_imag_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_imag_1_we0 = grp_fft32_Pipeline_2_fu_998_stage2_imag_1_we0;
    end else begin
        stage2_imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_imag_1_we1 = 1'b1;
    end else begin
        stage2_imag_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_imag_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_imag_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_imag_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_imag_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_imag_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_imag_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_imag_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        stage2_imag_address0 = grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_imag_address0 = grp_fft32_Pipeline_2_fu_998_stage2_imag_address0;
    end else begin
        stage2_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_imag_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_imag_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_imag_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_imag_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_imag_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_imag_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_imag_address1 = 64'd0;
    end else begin
        stage2_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_imag_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        stage2_imag_ce0 = grp_fft32_Pipeline_output_loop_fu_1134_stage2_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_imag_ce0 = grp_fft32_Pipeline_2_fu_998_stage2_imag_ce0;
    end else begin
        stage2_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_imag_ce1 = 1'b1;
    end else begin
        stage2_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_imag_d0 = sub_ln48_14_fu_4731_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_imag_d0 = sub_ln48_12_fu_4686_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_imag_d0 = sub_ln48_10_fu_4611_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_imag_d0 = sub_ln48_8_fu_4403_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_imag_d0 = sub_ln48_6_fu_4307_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_imag_d0 = sub_ln48_4_fu_4110_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_d0 = sub_ln48_2_fu_3820_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_imag_d0 = sub_ln48_fu_3427_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_imag_d0 = grp_fft32_Pipeline_2_fu_998_stage2_imag_d0;
    end else begin
        stage2_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_imag_d1 = add_ln46_14_fu_4721_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_imag_d1 = add_ln46_12_fu_4674_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_imag_d1 = add_ln46_10_fu_4601_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_imag_d1 = add_ln46_8_fu_4389_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_imag_d1 = add_ln46_6_fu_4297_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_imag_d1 = add_ln46_4_fu_4098_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_imag_d1 = add_ln46_2_fu_3808_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_imag_d1 = add_ln46_fu_3413_p2;
    end else begin
        stage2_imag_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_imag_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_imag_we0 = grp_fft32_Pipeline_2_fu_998_stage2_imag_we0;
    end else begin
        stage2_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_imag_we1 = 1'b1;
    end else begin
        stage2_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_real_1_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_real_1_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_real_1_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_real_1_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_real_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_real_1_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_real_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_real_1_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        stage2_real_1_address0 = grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_real_1_address0 = grp_fft32_Pipeline_2_fu_998_stage2_real_1_address0;
    end else begin
        stage2_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_real_1_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_real_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_real_1_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_real_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_real_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_real_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_real_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_real_1_address1 = 64'd0;
    end else begin
        stage2_real_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_real_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        stage2_real_1_ce0 = grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_real_1_ce0 = grp_fft32_Pipeline_2_fu_998_stage2_real_1_ce0;
    end else begin
        stage2_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_real_1_ce1 = 1'b1;
    end else begin
        stage2_real_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_real_1_d0 = sub_ln47_15_fu_4746_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_real_1_d0 = sub_ln47_13_fu_4704_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_real_1_d0 = sub_ln47_11_fu_4626_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_real_1_d0 = sub_ln47_9_fu_4442_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_real_1_d0 = sub_ln47_7_fu_4322_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_real_1_d0 = sub_ln47_5_fu_4128_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_real_1_d0 = sub_ln47_3_fu_3856_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_real_1_d0 = sub_ln47_1_fu_3466_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_real_1_d0 = grp_fft32_Pipeline_2_fu_998_stage2_real_1_d0;
    end else begin
        stage2_real_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_real_1_d1 = add_ln45_15_fu_4736_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_real_1_d1 = add_ln45_13_fu_4692_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_real_1_d1 = add_ln45_11_fu_4616_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_real_1_d1 = add_ln45_9_fu_4428_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_real_1_d1 = add_ln45_7_fu_4312_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_real_1_d1 = add_ln45_5_fu_4116_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_real_1_d1 = add_ln45_3_fu_3844_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_real_1_d1 = add_ln45_1_fu_3452_p2;
    end else begin
        stage2_real_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_real_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_real_1_we0 = grp_fft32_Pipeline_2_fu_998_stage2_real_1_we0;
    end else begin
        stage2_real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_real_1_we1 = 1'b1;
    end else begin
        stage2_real_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_real_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_real_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_real_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_real_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_real_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_real_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_real_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_real_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        stage2_real_address0 = grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_real_address0 = grp_fft32_Pipeline_2_fu_998_stage2_real_address0;
    end else begin
        stage2_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_real_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_real_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_real_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_real_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_real_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_real_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_real_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_real_address1 = 64'd0;
    end else begin
        stage2_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_real_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        stage2_real_ce0 = grp_fft32_Pipeline_output_loop_fu_1134_stage2_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_real_ce0 = grp_fft32_Pipeline_2_fu_998_stage2_real_ce0;
    end else begin
        stage2_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_real_ce1 = 1'b1;
    end else begin
        stage2_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_real_d0 = sub_ln47_14_fu_4726_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_real_d0 = sub_ln47_12_fu_4680_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_real_d0 = sub_ln47_10_fu_4606_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_real_d0 = sub_ln47_8_fu_4396_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_real_d0 = sub_ln47_6_fu_4302_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_real_d0 = sub_ln47_4_fu_4104_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_real_d0 = sub_ln47_2_fu_3814_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_real_d0 = sub_ln47_fu_3420_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_real_d0 = grp_fft32_Pipeline_2_fu_998_stage2_real_d0;
    end else begin
        stage2_real_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        stage2_real_d1 = add_ln45_14_fu_4716_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        stage2_real_d1 = add_ln45_12_fu_4668_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage2_real_d1 = add_ln45_10_fu_4596_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        stage2_real_d1 = add_ln45_8_fu_4382_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        stage2_real_d1 = add_ln45_6_fu_4292_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        stage2_real_d1 = add_ln45_4_fu_4092_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        stage2_real_d1 = add_ln45_2_fu_3802_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        stage2_real_d1 = add_ln45_fu_3406_p2;
    end else begin
        stage2_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_real_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        stage2_real_we0 = grp_fft32_Pipeline_2_fu_998_stage2_real_we0;
    end else begin
        stage2_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state19))) begin
        stage2_real_we1 = 1'b1;
    end else begin
        stage2_real_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_fft32_Pipeline_input_loop_fu_928_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (grp_fft32_Pipeline_output_loop_fu_1134_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((regslice_both_out_stream_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_imag_10_fu_2321_p2 = (ci0_13_reg_6225 + ai0_13_fu_2313_p2);

assign a_imag_12_fu_3736_p2 = (ci0_14_reg_6926 + ai0_14_fu_3728_p2);

assign a_imag_14_fu_3764_p2 = (ci0_15_reg_6964 + ai0_15_fu_3756_p2);

assign a_imag_15_fu_3112_p2 = (ci0_reg_6738 + ai0_reg_6714);

assign a_imag_16_fu_2528_p2 = (ci0_17_fu_2492_p2 + ai0_17_fu_2510_p2);

assign a_imag_17_fu_4064_p2 = (ci0_9_reg_7074 + ai0_9_reg_7050);

assign a_imag_18_fu_3018_p2 = (ci0_18_fu_2946_p2 + ai0_18_fu_2988_p2);

assign a_imag_19_fu_4336_p2 = (ci0_10_reg_7404 + ai0_10_reg_7380);

assign a_imag_20_fu_3066_p2 = (ci0_19_fu_2964_p2 + ai0_19_fu_3000_p2);

assign a_imag_21_fu_4640_p2 = (ci0_11_reg_7584 + ai0_11_reg_7560);

assign a_imag_22_fu_1294_p2 = (ci0_20_fu_1222_p2 + ai0_20_fu_1264_p2);

assign a_imag_23_fu_1342_p2 = (ci0_21_fu_1240_p2 + ai0_21_fu_1276_p2);

assign a_imag_24_fu_2092_p2 = (ci0_22_fu_2020_p2 + ai0_22_fu_2062_p2);

assign a_imag_25_fu_2140_p2 = (ci0_23_fu_2038_p2 + ai0_23_fu_2074_p2);

assign a_imag_8_fu_2271_p2 = (ci0_12_fu_2253_p2 + ai0_12_fu_2237_p2);

assign a_imag_fu_1716_p2 = (ci0_16_fu_1680_p2 + ai0_16_fu_1698_p2);

assign a_real_10_fu_1918_p2 = (cr0_13_fu_1894_p2 + ar0_13_fu_1884_p2);

assign a_real_12_fu_3252_p2 = (cr0_14_fu_3228_p2 + ar0_14_fu_3218_p2);

assign a_real_14_fu_3364_p2 = (cr0_15_fu_3340_p2 + ar0_15_fu_3330_p2);

assign a_real_15_fu_3108_p2 = (cr0_reg_6732 + ar0_8_reg_6708);

assign a_real_16_fu_2522_p2 = (cr0_17_fu_2504_p2 + ar0_1_fu_2474_p2);

assign a_real_17_fu_4060_p2 = (cr0_9_reg_7068 + ar0_9_reg_7044);

assign a_real_18_fu_3012_p2 = (cr0_18_fu_2976_p2 + ar0_2_fu_2916_p2);

assign a_real_19_fu_4332_p2 = (cr0_10_reg_7398 + ar0_10_reg_7374);

assign a_real_20_fu_3060_p2 = (cr0_19_fu_2982_p2 + ar0_3_fu_2928_p2);

assign a_real_21_fu_4636_p2 = (cr0_11_reg_7578 + ar0_11_reg_7554);

assign a_real_22_fu_1288_p2 = (cr0_20_fu_1252_p2 + ar0_4_fu_1192_p2);

assign a_real_23_fu_1336_p2 = (cr0_21_fu_1258_p2 + ar0_5_fu_1204_p2);

assign a_real_24_fu_2086_p2 = (cr0_22_fu_2050_p2 + ar0_6_fu_1990_p2);

assign a_real_25_fu_2134_p2 = (cr0_23_fu_2056_p2 + ar0_7_fu_2002_p2);

assign a_real_8_fu_2265_p2 = (cr0_12_fu_2249_p2 + ar0_12_fu_2233_p2);

assign a_real_fu_1710_p2 = (cr0_16_fu_1692_p2 + ar0_fu_1662_p2);

assign add_ln35_12_fu_2277_p2 = (ci1_12_fu_2261_p2 + ar1_12_fu_2241_p2);

assign add_ln35_13_fu_1924_p2 = (ci1_13_fu_1912_p2 + ar1_13_fu_1889_p2);

assign add_ln35_14_fu_3258_p2 = (ci1_14_fu_3246_p2 + ar1_14_fu_3223_p2);

assign add_ln35_15_fu_3370_p2 = (ci1_15_fu_3358_p2 + ar1_15_fu_3335_p2);

assign add_ln35_1_fu_2534_p2 = (ci1_1_fu_2480_p2 + ar1_17_fu_2486_p2);

assign add_ln35_2_fu_3024_p2 = (ci1_2_fu_2922_p2 + ar1_18_fu_2940_p2);

assign add_ln35_3_fu_3072_p2 = (ci1_3_fu_2934_p2 + ar1_19_fu_2958_p2);

assign add_ln35_4_fu_1300_p2 = (ci1_4_fu_1198_p2 + ar1_20_fu_1216_p2);

assign add_ln35_5_fu_1348_p2 = (ci1_5_fu_1210_p2 + ar1_21_fu_1234_p2);

assign add_ln35_6_fu_2098_p2 = (ci1_6_fu_1996_p2 + ar1_22_fu_2014_p2);

assign add_ln35_7_fu_2146_p2 = (ci1_7_fu_2008_p2 + ar1_23_fu_2032_p2);

assign add_ln35_fu_1722_p2 = (ci1_fu_1668_p2 + ar1_16_fu_1674_p2);

assign add_ln37_12_fu_2307_p2 = (cr1_12_fu_2257_p2 + ai1_12_fu_2245_p2);

assign add_ln37_13_fu_2336_p2 = (cr1_13_reg_6231 + ai1_13_fu_2317_p2);

assign add_ln37_14_fu_3751_p2 = (cr1_14_reg_6932 + ai1_14_fu_3732_p2);

assign add_ln37_15_fu_3779_p2 = (cr1_15_reg_6970 + ai1_15_fu_3760_p2);

assign add_ln37_1_fu_2564_p2 = (ai1_17_fu_2516_p2 + cr1_17_fu_2498_p2);

assign add_ln37_2_fu_3054_p2 = (ai1_18_fu_2994_p2 + cr1_18_fu_2952_p2);

assign add_ln37_3_fu_3102_p2 = (ai1_19_fu_3006_p2 + cr1_19_fu_2970_p2);

assign add_ln37_4_fu_1330_p2 = (ai1_20_fu_1270_p2 + cr1_20_fu_1228_p2);

assign add_ln37_5_fu_1378_p2 = (ai1_21_fu_1282_p2 + cr1_21_fu_1246_p2);

assign add_ln37_6_fu_2128_p2 = (ai1_22_fu_2068_p2 + cr1_22_fu_2026_p2);

assign add_ln37_7_fu_2176_p2 = (ai1_23_fu_2080_p2 + cr1_23_fu_2044_p2);

assign add_ln37_fu_1752_p2 = (ai1_16_fu_1704_p2 + cr1_16_fu_1686_p2);

assign add_ln45_10_fu_4596_p2 = (trunc_ln10_9_reg_7482 + ar_18_reg_7458);

assign add_ln45_11_fu_4616_p2 = (trunc_ln10_10_reg_7494 + ar_19_reg_7470);

assign add_ln45_12_fu_4668_p2 = (trunc_ln10_11_reg_7506 + a_real_21_fu_4636_p2);

assign add_ln45_13_fu_4692_p2 = (trunc_ln10_12_reg_7518 + ar_21_fu_4644_p2);

assign add_ln45_14_fu_4716_p2 = (trunc_ln10_13_reg_7530 + ar_22_reg_7602);

assign add_ln45_15_fu_4736_p2 = (trunc_ln10_14_reg_7542 + ar_23_reg_7614);

assign add_ln45_1_fu_3452_p2 = (trunc_ln10_s_fu_3434_p4 + ar_9_fu_3116_p2);

assign add_ln45_2_fu_3802_p2 = (trunc_ln10_1_fu_3784_p4 + ar_10_reg_6860);

assign add_ln45_3_fu_3844_p2 = (trunc_ln10_2_fu_3826_p4 + ar_11_reg_6872);

assign add_ln45_4_fu_4092_p2 = (trunc_ln10_3_reg_6996 + a_real_17_fu_4060_p2);

assign add_ln45_5_fu_4116_p2 = (trunc_ln10_4_reg_7008 + ar_13_fu_4068_p2);

assign add_ln45_6_fu_4292_p2 = (trunc_ln10_5_reg_7020 + ar_14_reg_7350);

assign add_ln45_7_fu_4312_p2 = (trunc_ln10_6_reg_7032 + ar_15_reg_7362);

assign add_ln45_8_fu_4382_p2 = (trunc_ln10_7_fu_4364_p4 + a_real_19_fu_4332_p2);

assign add_ln45_9_fu_4428_p2 = (trunc_ln10_8_fu_4410_p4 + ar_17_fu_4340_p2);

assign add_ln45_fu_3406_p2 = (trunc_ln2_fu_3388_p4 + a_real_15_fu_3108_p2);

assign add_ln46_10_fu_4601_p2 = (trunc_ln11_9_reg_7488 + ai_18_reg_7464);

assign add_ln46_11_fu_4621_p2 = (trunc_ln11_10_reg_7500 + ai_19_reg_7476);

assign add_ln46_12_fu_4674_p2 = (trunc_ln11_11_reg_7512 + a_imag_21_fu_4640_p2);

assign add_ln46_13_fu_4698_p2 = (trunc_ln11_12_reg_7524 + ai_21_fu_4648_p2);

assign add_ln46_14_fu_4721_p2 = (trunc_ln11_13_reg_7536 + ai_22_reg_7608);

assign add_ln46_15_fu_4741_p2 = (trunc_ln11_14_reg_7548 + ai_23_reg_7620);

assign add_ln46_1_fu_3459_p2 = (trunc_ln11_s_fu_3443_p4 + ai_9_fu_3120_p2);

assign add_ln46_2_fu_3808_p2 = (trunc_ln11_1_fu_3793_p4 + ai_10_reg_6866);

assign add_ln46_3_fu_3850_p2 = (trunc_ln11_2_fu_3835_p4 + ai_11_reg_6878);

assign add_ln46_4_fu_4098_p2 = (trunc_ln11_3_reg_7002 + a_imag_17_fu_4064_p2);

assign add_ln46_5_fu_4122_p2 = (trunc_ln11_4_reg_7014 + ai_13_fu_4072_p2);

assign add_ln46_6_fu_4297_p2 = (trunc_ln11_5_reg_7026 + ai_14_reg_7356);

assign add_ln46_7_fu_4317_p2 = (trunc_ln11_6_reg_7038 + ai_15_reg_7368);

assign add_ln46_8_fu_4389_p2 = (trunc_ln11_7_fu_4373_p4 + a_imag_19_fu_4336_p2);

assign add_ln46_9_fu_4435_p2 = (trunc_ln11_8_fu_4419_p4 + ai_17_fu_4344_p2);

assign add_ln46_fu_3413_p2 = (trunc_ln3_fu_3397_p4 + a_imag_15_fu_3112_p2);

assign ai0_10_fu_4199_p2 = (bi_2_fu_4149_p4 + a_imag_18_reg_6812);

assign ai0_11_fu_4568_p2 = (bi_3_reg_7428 + a_imag_20_reg_6839);

assign ai0_12_fu_2237_p2 = (bi_4_reg_6189 + a_imag_22_reg_5752);

assign ai0_13_fu_2313_p2 = (bi_5_reg_6219 + a_imag_23_reg_5779);

assign ai0_14_fu_3728_p2 = (bi_6_reg_6920 + a_imag_24_reg_6263);

assign ai0_15_fu_3756_p2 = (bi_7_reg_6958 + a_imag_25_reg_6290);

assign ai0_16_fu_1698_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_out);

assign ai0_17_fu_2510_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out);

assign ai0_18_fu_2988_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out);

assign ai0_19_fu_3000_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out);

assign ai0_20_fu_1264_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out);

assign ai0_21_fu_1276_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out);

assign ai0_22_fu_2062_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out);

assign ai0_23_fu_2074_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out);

assign ai0_9_fu_3611_p2 = (bi_1_fu_3561_p4 + a_imag_16_reg_6567);

assign ai0_fu_2764_p2 = (bi_fu_2714_p4 + a_imag_reg_6108);

assign ai1_10_fu_4209_p2 = (a_imag_18_reg_6812 - bi_2_fu_4149_p4);

assign ai1_11_fu_4576_p2 = (a_imag_20_reg_6839 - bi_3_reg_7428);

assign ai1_12_fu_2245_p2 = (a_imag_22_reg_5752 - bi_4_reg_6189);

assign ai1_13_fu_2317_p2 = (a_imag_23_reg_5779 - bi_5_reg_6219);

assign ai1_14_fu_3732_p2 = (a_imag_24_reg_6263 - bi_6_reg_6920);

assign ai1_15_fu_3760_p2 = (a_imag_25_reg_6290 - bi_7_reg_6958);

assign ai1_16_fu_1704_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_16_out);

assign ai1_17_fu_2516_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_4_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_20_out);

assign ai1_18_fu_2994_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_2_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_18_out);

assign ai1_19_fu_3006_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_6_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_22_out);

assign ai1_20_fu_1270_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_1_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_17_out);

assign ai1_21_fu_1282_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_5_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_21_out);

assign ai1_22_fu_2068_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_3_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_19_out);

assign ai1_23_fu_2080_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_7_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_23_out);

assign ai1_9_fu_3621_p2 = (a_imag_16_reg_6567 - bi_1_fu_3561_p4);

assign ai1_fu_2774_p2 = (a_imag_reg_6108 - bi_fu_2714_p4);

assign ai_10_fu_3128_p2 = (ai0_reg_6714 - ci0_reg_6738);

assign ai_11_fu_3136_p2 = (cr1_reg_6744 + ai1_reg_6726);

assign ai_13_fu_4072_p2 = (ai1_9_reg_7062 - cr1_9_reg_7080);

assign ai_14_fu_4080_p2 = (ai0_9_reg_7050 - ci0_9_reg_7074);

assign ai_15_fu_4088_p2 = (cr1_9_reg_7080 + ai1_9_reg_7062);

assign ai_17_fu_4344_p2 = (ai1_10_reg_7392 - cr1_10_reg_7410);

assign ai_18_fu_4352_p2 = (ai0_10_reg_7380 - ci0_10_reg_7404);

assign ai_19_fu_4360_p2 = (cr1_10_reg_7410 + ai1_10_reg_7392);

assign ai_21_fu_4648_p2 = (ai1_11_reg_7572 - cr1_11_reg_7590);

assign ai_22_fu_4656_p2 = (ai0_11_reg_7560 - ci0_11_reg_7584);

assign ai_23_fu_4664_p2 = (cr1_11_reg_7590 + ai1_11_reg_7572);

assign ai_9_fu_3120_p2 = (ai1_reg_6726 - cr1_reg_6744);

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_generic_sincos_16_4_s_fu_1030_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1022_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1014_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1006_ap_done == 1'b0) | (grp_fft32_Pipeline_2_fu_998_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1126_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1118_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1110_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1102_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1094_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1086_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1078_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1070_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1062_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1054_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1046_ap_done == 1'b0) | (grp_generic_sincos_16_4_s_fu_1038_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ar0_10_fu_4194_p2 = (br_2_fu_4140_p4 + a_real_18_reg_6806);

assign ar0_11_fu_4564_p2 = (br_3_reg_7422 + a_real_20_reg_6833);

assign ar0_12_fu_2233_p2 = (br_4_reg_6183 + a_real_22_reg_5746);

assign ar0_13_fu_1884_p2 = (br_5_fu_1830_p4 + a_real_23_reg_5773);

assign ar0_14_fu_3218_p2 = (br_6_fu_3164_p4 + a_real_24_reg_6257);

assign ar0_15_fu_3330_p2 = (br_7_fu_3276_p4 + a_real_25_reg_6284);

assign ar0_1_fu_2474_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out);

assign ar0_2_fu_2916_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out);

assign ar0_3_fu_2928_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out);

assign ar0_4_fu_1192_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out);

assign ar0_5_fu_1204_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out);

assign ar0_6_fu_1990_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out);

assign ar0_7_fu_2002_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out);

assign ar0_8_fu_2759_p2 = (br_fu_2705_p4 + a_real_reg_6102);

assign ar0_9_fu_3606_p2 = (br_1_fu_3552_p4 + a_real_16_reg_6561);

assign ar0_fu_1662_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_out);

assign ar1_10_fu_4204_p2 = (a_real_18_reg_6806 - br_2_fu_4140_p4);

assign ar1_11_fu_4572_p2 = (a_real_20_reg_6833 - br_3_reg_7422);

assign ar1_12_fu_2241_p2 = (a_real_22_reg_5746 - br_4_reg_6183);

assign ar1_13_fu_1889_p2 = (a_real_23_reg_5773 - br_5_fu_1830_p4);

assign ar1_14_fu_3223_p2 = (a_real_24_reg_6257 - br_6_fu_3164_p4);

assign ar1_15_fu_3335_p2 = (a_real_25_reg_6284 - br_7_fu_3276_p4);

assign ar1_16_fu_1674_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_16_out);

assign ar1_17_fu_2486_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_4_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_20_out);

assign ar1_18_fu_2940_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_2_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_18_out);

assign ar1_19_fu_2958_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_6_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_22_out);

assign ar1_20_fu_1216_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_1_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_17_out);

assign ar1_21_fu_1234_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_5_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_21_out);

assign ar1_22_fu_2014_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_3_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_19_out);

assign ar1_23_fu_2032_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_7_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_23_out);

assign ar1_9_fu_3616_p2 = (a_real_16_reg_6561 - br_1_fu_3552_p4);

assign ar1_fu_2769_p2 = (a_real_reg_6102 - br_fu_2705_p4);

assign ar_10_fu_3124_p2 = (ar0_8_reg_6708 - cr0_reg_6732);

assign ar_11_fu_3132_p2 = (ar1_reg_6720 - ci1_8_reg_6750);

assign ar_13_fu_4068_p2 = (ci1_9_reg_7086 + ar1_9_reg_7056);

assign ar_14_fu_4076_p2 = (ar0_9_reg_7044 - cr0_9_reg_7068);

assign ar_15_fu_4084_p2 = (ar1_9_reg_7056 - ci1_9_reg_7086);

assign ar_17_fu_4340_p2 = (ci1_10_reg_7416 + ar1_10_reg_7386);

assign ar_18_fu_4348_p2 = (ar0_10_reg_7374 - cr0_10_reg_7398);

assign ar_19_fu_4356_p2 = (ar1_10_reg_7386 - ci1_10_reg_7416);

assign ar_21_fu_4644_p2 = (ci1_11_reg_7596 + ar1_11_reg_7566);

assign ar_22_fu_4652_p2 = (ar0_11_reg_7554 - cr0_11_reg_7578);

assign ar_23_fu_4660_p2 = (ar1_11_reg_7566 - ci1_11_reg_7596);

assign ar_9_fu_3116_p2 = (ci1_8_reg_6750 + ar1_reg_6720);

assign bi_1_fu_3561_p4 = {{grp_fu_5089_p3[27:12]}};

assign bi_2_fu_4149_p4 = {{grp_fu_5159_p3[27:12]}};

assign bi_fu_2714_p4 = {{grp_fu_4860_p3[27:12]}};

assign br_1_fu_3552_p4 = {{grp_fu_5082_p3[27:12]}};

assign br_2_fu_4140_p4 = {{grp_fu_5152_p3[27:12]}};

assign br_5_fu_1830_p4 = {{grp_fu_4804_p3[27:12]}};

assign br_6_fu_3164_p4 = {{grp_fu_4900_p3[27:12]}};

assign br_7_fu_3276_p4 = {{grp_fu_4946_p3[27:12]}};

assign br_fu_2705_p4 = {{grp_fu_4852_p3[27:12]}};

assign ci0_10_fu_4220_p2 = (di_2_fu_4185_p4 + ci_2_fu_4167_p4);

assign ci0_11_fu_4584_p2 = (di_3_reg_7452 + ci_3_reg_7440);

assign ci0_12_fu_2253_p2 = (di_4_reg_6213 + ci_4_reg_6201);

assign ci0_13_fu_1900_p2 = (di_5_fu_1875_p4 + ci_5_fu_1857_p4);

assign ci0_14_fu_3234_p2 = (di_6_fu_3209_p4 + ci_6_fu_3191_p4);

assign ci0_15_fu_3346_p2 = (di_7_fu_3321_p4 + ci_7_fu_3303_p4);

assign ci0_16_fu_1680_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out);

assign ci0_17_fu_2492_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out);

assign ci0_18_fu_2946_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out);

assign ci0_19_fu_2964_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out);

assign ci0_20_fu_1222_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out);

assign ci0_21_fu_1240_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out);

assign ci0_22_fu_2020_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out);

assign ci0_23_fu_2038_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out + grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out);

assign ci0_9_fu_3632_p2 = (di_1_fu_3597_p4 + ci_1_fu_3579_p4);

assign ci0_fu_2785_p2 = (di_fu_2750_p4 + ci_fu_2732_p4);

assign ci1_10_fu_4232_p2 = (ci_2_fu_4167_p4 - di_2_fu_4185_p4);

assign ci1_11_fu_4592_p2 = (ci_3_reg_7440 - di_3_reg_7452);

assign ci1_12_fu_2261_p2 = (ci_4_reg_6201 - di_4_reg_6213);

assign ci1_13_fu_1912_p2 = (ci_5_fu_1857_p4 - di_5_fu_1875_p4);

assign ci1_14_fu_3246_p2 = (ci_6_fu_3191_p4 - di_6_fu_3209_p4);

assign ci1_15_fu_3358_p2 = (ci_7_fu_3303_p4 - di_7_fu_3321_p4);

assign ci1_1_fu_2480_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_12_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_28_out);

assign ci1_2_fu_2922_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_10_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_26_out);

assign ci1_3_fu_2934_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_14_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_30_out);

assign ci1_4_fu_1198_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_9_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_25_out);

assign ci1_5_fu_1210_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_13_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_29_out);

assign ci1_6_fu_1996_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_11_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_27_out);

assign ci1_7_fu_2008_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_15_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_31_out);

assign ci1_8_fu_2797_p2 = (ci_fu_2732_p4 - di_fu_2750_p4);

assign ci1_9_fu_3644_p2 = (ci_1_fu_3579_p4 - di_1_fu_3597_p4);

assign ci1_fu_1668_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_imag_8_out - grp_fft32_Pipeline_input_loop_fu_928_data_imag_24_out);

assign ci_1_fu_3579_p4 = {{grp_fu_5103_p3[27:12]}};

assign ci_2_fu_4167_p4 = {{grp_fu_5173_p3[27:12]}};

assign ci_5_fu_1857_p4 = {{grp_fu_4828_p3[27:12]}};

assign ci_6_fu_3191_p4 = {{grp_fu_4923_p3[27:12]}};

assign ci_7_fu_3303_p4 = {{grp_fu_4969_p3[27:12]}};

assign ci_fu_2732_p4 = {{grp_fu_4876_p3[27:12]}};

assign cr0_10_fu_4214_p2 = (dr_2_fu_4176_p4 + cr_2_fu_4158_p4);

assign cr0_11_fu_4580_p2 = (dr_3_reg_7446 + cr_3_reg_7434);

assign cr0_12_fu_2249_p2 = (dr_4_reg_6207 + cr_4_reg_6195);

assign cr0_13_fu_1894_p2 = (dr_5_fu_1866_p4 + cr_5_fu_1848_p4);

assign cr0_14_fu_3228_p2 = (dr_6_fu_3200_p4 + cr_6_fu_3182_p4);

assign cr0_15_fu_3340_p2 = (dr_7_fu_3312_p4 + cr_7_fu_3294_p4);

assign cr0_16_fu_1692_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out);

assign cr0_17_fu_2504_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out);

assign cr0_18_fu_2976_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out);

assign cr0_19_fu_2982_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out);

assign cr0_20_fu_1252_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out);

assign cr0_21_fu_1258_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out);

assign cr0_22_fu_2050_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out);

assign cr0_23_fu_2056_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out + grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out);

assign cr0_9_fu_3626_p2 = (dr_1_fu_3588_p4 + cr_1_fu_3570_p4);

assign cr0_fu_2779_p2 = (dr_fu_2741_p4 + cr_fu_2723_p4);

assign cr1_10_fu_4226_p2 = (cr_2_fu_4158_p4 - dr_2_fu_4176_p4);

assign cr1_11_fu_4588_p2 = (cr_3_reg_7434 - dr_3_reg_7446);

assign cr1_12_fu_2257_p2 = (cr_4_reg_6195 - dr_4_reg_6207);

assign cr1_13_fu_1906_p2 = (cr_5_fu_1848_p4 - dr_5_fu_1866_p4);

assign cr1_14_fu_3240_p2 = (cr_6_fu_3182_p4 - dr_6_fu_3200_p4);

assign cr1_15_fu_3352_p2 = (cr_7_fu_3294_p4 - dr_7_fu_3312_p4);

assign cr1_16_fu_1686_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_8_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_24_out);

assign cr1_17_fu_2498_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_12_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_28_out);

assign cr1_18_fu_2952_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_10_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_26_out);

assign cr1_19_fu_2970_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_14_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_30_out);

assign cr1_20_fu_1228_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_9_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_25_out);

assign cr1_21_fu_1246_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_13_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_29_out);

assign cr1_22_fu_2026_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_11_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_27_out);

assign cr1_23_fu_2044_p2 = (grp_fft32_Pipeline_input_loop_fu_928_data_real_15_out - grp_fft32_Pipeline_input_loop_fu_928_data_real_31_out);

assign cr1_9_fu_3638_p2 = (cr_1_fu_3570_p4 - dr_1_fu_3588_p4);

assign cr1_fu_2791_p2 = (cr_fu_2723_p4 - dr_fu_2741_p4);

assign cr_1_fu_3570_p4 = {{grp_fu_5096_p3[27:12]}};

assign cr_2_fu_4158_p4 = {{grp_fu_5166_p3[27:12]}};

assign cr_5_fu_1848_p4 = {{grp_fu_4820_p3[27:12]}};

assign cr_6_fu_3182_p4 = {{grp_fu_4916_p3[27:12]}};

assign cr_7_fu_3294_p4 = {{grp_fu_4962_p3[27:12]}};

assign cr_fu_2723_p4 = {{grp_fu_4868_p3[27:12]}};

assign di_1_fu_3597_p4 = {{grp_fu_5117_p3[27:12]}};

assign di_2_fu_4185_p4 = {{grp_fu_5187_p3[27:12]}};

assign di_5_fu_1875_p4 = {{grp_fu_4844_p3[27:12]}};

assign di_6_fu_3209_p4 = {{grp_fu_4938_p3[27:12]}};

assign di_7_fu_3321_p4 = {{grp_fu_4984_p3[27:12]}};

assign di_fu_2750_p4 = {{grp_fu_4892_p3[27:12]}};

assign dr_1_fu_3588_p4 = {{grp_fu_5110_p3[27:12]}};

assign dr_2_fu_4176_p4 = {{grp_fu_5180_p3[27:12]}};

assign dr_5_fu_1866_p4 = {{grp_fu_4836_p3[27:12]}};

assign dr_6_fu_3200_p4 = {{grp_fu_4930_p3[27:12]}};

assign dr_7_fu_3312_p4 = {{grp_fu_4976_p3[27:12]}};

assign dr_fu_2741_p4 = {{grp_fu_4884_p3[27:12]}};

assign grp_fft32_Pipeline_2_fu_998_ap_start = grp_fft32_Pipeline_2_fu_998_ap_start_reg;

assign grp_fft32_Pipeline_input_loop_fu_928_ap_start = grp_fft32_Pipeline_input_loop_fu_928_ap_start_reg;

assign grp_fft32_Pipeline_output_loop_fu_1134_ap_start = grp_fft32_Pipeline_output_loop_fu_1134_ap_start_reg;

assign grp_fft32_Pipeline_output_loop_fu_1134_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state21);

assign grp_fu_4756_p0 = sext_ln10_33_fu_1440_p1;

assign grp_fu_4756_p1 = sext_ln10_21_fu_1420_p1;

assign grp_fu_4764_p0 = sext_ln10_33_fu_1440_p1;

assign grp_fu_4764_p1 = sext_ln10_19_fu_1416_p1;

assign grp_fu_4772_p0 = sext_ln10_36_fu_1448_p1;

assign grp_fu_4772_p1 = sext_ln10_37_fu_1452_p1;

assign grp_fu_4780_p0 = sext_ln10_36_fu_1448_p1;

assign grp_fu_4780_p1 = sext_ln10_35_fu_1444_p1;

assign grp_fu_4788_p0 = sext_ln10_40_fu_1460_p1;

assign grp_fu_4788_p1 = sext_ln10_41_fu_1464_p1;

assign grp_fu_4796_p0 = sext_ln10_40_fu_1460_p1;

assign grp_fu_4796_p1 = sext_ln10_39_fu_1456_p1;

assign grp_fu_4804_p0 = sext_ln10_43_fu_1468_p1;

assign grp_fu_4804_p1 = sext_ln10_21_fu_1420_p1;

assign grp_fu_4812_p0 = sext_ln10_43_fu_1468_p1;

assign grp_fu_4812_p1 = sext_ln10_19_fu_1416_p1;

assign grp_fu_4820_p0 = sext_ln10_45_fu_1472_p1;

assign grp_fu_4820_p1 = sext_ln10_37_fu_1452_p1;

assign grp_fu_4828_p0 = sext_ln10_45_fu_1472_p1;

assign grp_fu_4828_p1 = sext_ln10_35_fu_1444_p1;

assign grp_fu_4836_p0 = sext_ln10_47_fu_1476_p1;

assign grp_fu_4836_p1 = sext_ln10_41_fu_1464_p1;

assign grp_fu_4844_p0 = sext_ln10_47_fu_1476_p1;

assign grp_fu_4844_p1 = sext_ln10_39_fu_1456_p1;

assign grp_fu_4852_p0 = sext_ln10_2_fu_1761_p1;

assign grp_fu_4852_p1 = sext_ln10_3_fu_1765_p1;

assign grp_fu_4860_p0 = sext_ln10_2_fu_1761_p1;

assign grp_fu_4860_p1 = sext_ln10_1_fu_1758_p1;

assign grp_fu_4868_p0 = sext_ln10_5_fu_1768_p1;

assign grp_fu_4868_p1 = sext_ln10_3_fu_1765_p1;

assign grp_fu_4876_p0 = sext_ln10_5_fu_1768_p1;

assign grp_fu_4876_p1 = sext_ln10_1_fu_1758_p1;

assign grp_fu_4884_p0 = sext_ln10_7_fu_1772_p1;

assign grp_fu_4884_p1 = sext_ln10_3_fu_1765_p1;

assign grp_fu_4892_p0 = sext_ln10_7_fu_1772_p1;

assign grp_fu_4892_p1 = sext_ln10_1_fu_1758_p1;

assign grp_fu_4900_p0 = sext_ln10_49_fu_2341_p1;

assign grp_fu_4900_p1 = sext_ln10_25_fu_2230_p1;

assign grp_fu_4908_p0 = sext_ln10_49_fu_2341_p1;

assign grp_fu_4908_p1 = sext_ln10_23_fu_2227_p1;

assign grp_fu_4916_p0 = sext_ln10_51_fu_2345_p1;

assign grp_fu_4916_p1 = sext_ln10_41_reg_5910;

assign grp_fu_4923_p0 = sext_ln10_51_fu_2345_p1;

assign grp_fu_4923_p1 = sext_ln10_39_reg_5890;

assign grp_fu_4930_p0 = sext_ln10_54_fu_2352_p1;

assign grp_fu_4930_p1 = sext_ln10_55_fu_2356_p1;

assign grp_fu_4938_p0 = sext_ln10_54_fu_2352_p1;

assign grp_fu_4938_p1 = sext_ln10_53_fu_2349_p1;

assign grp_fu_4946_p0 = sext_ln10_57_fu_2359_p1;

assign grp_fu_4946_p1 = sext_ln10_25_fu_2230_p1;

assign grp_fu_4954_p0 = sext_ln10_57_fu_2359_p1;

assign grp_fu_4954_p1 = sext_ln10_23_fu_2227_p1;

assign grp_fu_4962_p0 = sext_ln10_59_fu_2363_p1;

assign grp_fu_4962_p1 = sext_ln10_41_reg_5910;

assign grp_fu_4969_p0 = sext_ln10_59_fu_2363_p1;

assign grp_fu_4969_p1 = sext_ln10_39_reg_5890;

assign grp_fu_4976_p0 = sext_ln10_61_fu_2367_p1;

assign grp_fu_4976_p1 = sext_ln10_55_fu_2356_p1;

assign grp_fu_4984_p0 = sext_ln10_61_fu_2367_p1;

assign grp_fu_4984_p1 = sext_ln10_53_fu_2349_p1;

assign grp_fu_4992_p0 = sext_ln10_63_fu_2371_p1;

assign grp_fu_4992_p1 = sext_ln10_3_reg_6153;

assign grp_fu_4999_p0 = sext_ln10_63_fu_2371_p1;

assign grp_fu_4999_p1 = sext_ln10_1_reg_6129;

assign grp_fu_5006_p0 = sext_ln10_65_fu_2375_p1;

assign grp_fu_5014_p0 = sext_ln10_65_fu_2375_p1;

assign grp_fu_5022_p0 = sext_ln10_71_fu_2382_p1;

assign grp_fu_5022_p1 = sext_ln10_37_reg_5880;

assign grp_fu_5029_p0 = sext_ln10_71_fu_2382_p1;

assign grp_fu_5029_p1 = sext_ln10_35_reg_5864;

assign grp_fu_5036_p0 = sext_ln10_74_fu_2402_p1;

assign grp_fu_5036_p1 = sext_ln10_75_fu_2406_p1;

assign grp_fu_5044_p0 = sext_ln10_74_fu_2402_p1;

assign grp_fu_5044_p1 = sext_ln10_73_fu_2399_p1;

assign grp_fu_5052_p0 = sext_ln10_77_fu_2421_p1;

assign grp_fu_5052_p1 = sext_ln10_41_reg_5910;

assign grp_fu_5059_p0 = sext_ln10_77_fu_2421_p1;

assign grp_fu_5059_p1 = sext_ln10_39_reg_5890;

assign grp_fu_5066_p0 = sext_ln10_80_fu_2431_p1;

assign grp_fu_5066_p1 = sext_ln10_81_fu_2435_p1;

assign grp_fu_5074_p0 = sext_ln10_80_fu_2431_p1;

assign grp_fu_5074_p1 = sext_ln10_79_fu_2428_p1;

assign grp_fu_5082_p0 = sext_ln10_9_fu_2570_p1;

assign grp_fu_5082_p1 = sext_ln10_3_reg_6153;

assign grp_fu_5089_p0 = sext_ln10_9_fu_2570_p1;

assign grp_fu_5089_p1 = sext_ln10_1_reg_6129;

assign grp_fu_5096_p0 = sext_ln10_11_fu_2574_p1;

assign grp_fu_5096_p1 = sext_ln10_3_reg_6153;

assign grp_fu_5103_p0 = sext_ln10_11_fu_2574_p1;

assign grp_fu_5103_p1 = sext_ln10_1_reg_6129;

assign grp_fu_5110_p0 = sext_ln10_13_fu_2578_p1;

assign grp_fu_5110_p1 = sext_ln10_3_reg_6153;

assign grp_fu_5117_p0 = sext_ln10_13_fu_2578_p1;

assign grp_fu_5117_p1 = sext_ln10_1_reg_6129;

assign grp_fu_5124_p0 = sext_ln10_67_fu_2686_p1;

assign grp_fu_5124_p1 = sext_ln10_21_reg_5844;

assign grp_fu_5131_p0 = sext_ln10_67_fu_2686_p1;

assign grp_fu_5131_p1 = sext_ln10_19_reg_5830;

assign grp_fu_5138_p0 = sext_ln10_69_fu_2689_p1;

assign grp_fu_5138_p1 = sext_ln10_25_reg_6375;

assign grp_fu_5145_p0 = sext_ln10_69_fu_2689_p1;

assign grp_fu_5145_p1 = sext_ln10_23_reg_6361;

assign grp_fu_5152_p0 = sext_ln10_16_fu_3140_p1;

assign grp_fu_5152_p1 = sext_ln10_17_reg_6351;

assign grp_fu_5159_p0 = sext_ln10_16_fu_3140_p1;

assign grp_fu_5159_p1 = sext_ln10_15_reg_6341;

assign grp_fu_5166_p0 = sext_ln10_20_fu_3144_p1;

assign grp_fu_5166_p1 = sext_ln10_21_reg_5844;

assign grp_fu_5173_p0 = sext_ln10_20_fu_3144_p1;

assign grp_fu_5173_p1 = sext_ln10_19_reg_5830;

assign grp_fu_5180_p0 = sext_ln10_24_fu_3148_p1;

assign grp_fu_5180_p1 = sext_ln10_25_reg_6375;

assign grp_fu_5187_p0 = sext_ln10_24_fu_3148_p1;

assign grp_fu_5187_p1 = sext_ln10_23_reg_6361;

assign grp_fu_5194_p0 = sext_ln10_27_fu_3152_p1;

assign grp_fu_5194_p1 = sext_ln10_17_reg_6351;

assign grp_fu_5201_p0 = sext_ln10_27_fu_3152_p1;

assign grp_fu_5201_p1 = sext_ln10_15_reg_6341;

assign grp_fu_5208_p0 = sext_ln10_29_fu_3156_p1;

assign grp_fu_5208_p1 = sext_ln10_21_reg_5844;

assign grp_fu_5215_p0 = sext_ln10_29_fu_3156_p1;

assign grp_fu_5215_p1 = sext_ln10_19_reg_5830;

assign grp_fu_5222_p0 = sext_ln10_31_fu_3160_p1;

assign grp_fu_5222_p1 = sext_ln10_25_reg_6375;

assign grp_fu_5229_p0 = sext_ln10_31_fu_3160_p1;

assign grp_fu_5229_p1 = sext_ln10_23_reg_6361;

assign grp_fu_5236_p0 = sext_ln10_84_fu_3874_p1;

assign grp_fu_5236_p1 = sext_ln10_85_fu_3878_p1;

assign grp_fu_5244_p0 = sext_ln10_84_fu_3874_p1;

assign grp_fu_5244_p1 = sext_ln10_83_fu_3871_p1;

assign grp_fu_5252_p0 = sext_ln10_87_fu_3896_p1;

assign grp_fu_5252_p1 = sext_ln10_55_reg_6447;

assign grp_fu_5259_p0 = sext_ln10_87_fu_3896_p1;

assign grp_fu_5259_p1 = sext_ln10_53_reg_6431;

assign grp_fu_5266_p0 = sext_ln10_90_fu_3916_p1;

assign grp_fu_5266_p1 = sext_ln10_91_fu_3920_p1;

assign grp_fu_5274_p0 = sext_ln10_90_fu_3916_p1;

assign grp_fu_5274_p1 = sext_ln10_89_fu_3913_p1;

assign grp_fu_5282_p0 = sext_ln10_94_fu_3941_p1;

assign grp_fu_5282_p1 = sext_ln10_95_fu_3945_p1;

assign grp_fu_5290_p0 = sext_ln10_94_fu_3941_p1;

assign grp_fu_5290_p1 = sext_ln10_93_fu_3938_p1;

assign grp_fu_5298_p0 = sext_ln10_98_fu_3966_p1;

assign grp_fu_5298_p1 = sext_ln10_99_fu_3970_p1;

assign grp_fu_5306_p0 = sext_ln10_98_fu_3966_p1;

assign grp_fu_5306_p1 = sext_ln10_97_fu_3963_p1;

assign grp_fu_5314_p0 = sext_ln10_102_fu_3991_p1;

assign grp_fu_5314_p1 = sext_ln10_103_fu_3995_p1;

assign grp_fu_5322_p0 = sext_ln10_102_fu_3991_p1;

assign grp_fu_5322_p1 = sext_ln10_101_fu_3988_p1;

assign grp_fu_5330_p0 = sext_ln10_106_fu_4016_p1;

assign grp_fu_5330_p1 = sext_ln10_107_fu_4020_p1;

assign grp_fu_5338_p0 = sext_ln10_106_fu_4016_p1;

assign grp_fu_5338_p1 = sext_ln10_105_fu_4013_p1;

assign grp_fu_5346_p0 = sext_ln10_110_fu_4041_p1;

assign grp_fu_5346_p1 = sext_ln10_111_fu_4045_p1;

assign grp_fu_5354_p0 = sext_ln10_110_fu_4041_p1;

assign grp_fu_5354_p1 = sext_ln10_109_fu_4038_p1;

assign grp_generic_sincos_16_4_s_fu_1006_ap_start = grp_generic_sincos_16_4_s_fu_1006_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1014_ap_start = grp_generic_sincos_16_4_s_fu_1014_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1022_ap_start = grp_generic_sincos_16_4_s_fu_1022_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1030_ap_start = grp_generic_sincos_16_4_s_fu_1030_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1038_ap_start = grp_generic_sincos_16_4_s_fu_1038_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1046_ap_start = grp_generic_sincos_16_4_s_fu_1046_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1054_ap_start = grp_generic_sincos_16_4_s_fu_1054_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1062_ap_start = grp_generic_sincos_16_4_s_fu_1062_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1070_ap_start = grp_generic_sincos_16_4_s_fu_1070_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1078_ap_start = grp_generic_sincos_16_4_s_fu_1078_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1086_ap_start = grp_generic_sincos_16_4_s_fu_1086_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1094_ap_start = grp_generic_sincos_16_4_s_fu_1094_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1102_ap_start = grp_generic_sincos_16_4_s_fu_1102_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1110_ap_start = grp_generic_sincos_16_4_s_fu_1110_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1118_ap_start = grp_generic_sincos_16_4_s_fu_1118_ap_start_reg;

assign grp_generic_sincos_16_4_s_fu_1126_ap_start = grp_generic_sincos_16_4_s_fu_1126_ap_start_reg;

assign in_stream_TREADY = regslice_both_in_stream_U_ack_in;

assign mul_ln10_10_fu_2832_p0 = sext_ln10_12_fu_2829_p1;

assign mul_ln10_10_fu_2832_p1 = sext_ln10_1_reg_6129;

assign mul_ln10_12_fu_3653_p0 = sext_ln10_14_fu_3650_p1;

assign mul_ln10_12_fu_3653_p1 = sext_ln10_15_reg_6341;

assign mul_ln10_14_fu_3666_p0 = sext_ln10_18_fu_3663_p1;

assign mul_ln10_14_fu_3666_p1 = sext_ln10_19_reg_5830;

assign mul_ln10_16_fu_3679_p0 = sext_ln10_22_fu_3676_p1;

assign mul_ln10_16_fu_3679_p1 = sext_ln10_23_reg_6361;

assign mul_ln10_18_fu_3692_p0 = sext_ln10_26_fu_3689_p1;

assign mul_ln10_18_fu_3692_p1 = sext_ln10_15_reg_6341;

assign mul_ln10_20_fu_3705_p0 = sext_ln10_28_fu_3702_p1;

assign mul_ln10_20_fu_3705_p1 = sext_ln10_19_reg_5830;

assign mul_ln10_22_fu_3718_p0 = sext_ln10_30_fu_3715_p1;

assign mul_ln10_22_fu_3718_p1 = sext_ln10_23_reg_6361;

assign mul_ln10_24_fu_1563_p0 = sext_ln10_32_fu_1560_p1;

assign mul_ln10_24_fu_1563_p1 = sext_ln10_19_reg_5830;

assign mul_ln10_26_fu_1576_p0 = sext_ln10_34_fu_1573_p1;

assign mul_ln10_26_fu_1576_p1 = sext_ln10_35_reg_5864;

assign mul_ln10_28_fu_1589_p0 = sext_ln10_38_fu_1586_p1;

assign mul_ln10_28_fu_1589_p1 = sext_ln10_39_reg_5890;

assign mul_ln10_2_fu_2198_p0 = sext_ln10_4_fu_2195_p1;

assign mul_ln10_2_fu_2198_p1 = sext_ln10_1_reg_6129;

assign mul_ln10_30_fu_1602_p0 = sext_ln10_42_fu_1599_p1;

assign mul_ln10_30_fu_1602_p1 = sext_ln10_19_reg_5830;

assign mul_ln10_32_fu_1615_p0 = sext_ln10_44_fu_1612_p1;

assign mul_ln10_32_fu_1615_p1 = sext_ln10_35_reg_5864;

assign mul_ln10_34_fu_1628_p0 = sext_ln10_46_fu_1625_p1;

assign mul_ln10_34_fu_1628_p1 = sext_ln10_39_reg_5890;

assign mul_ln10_36_fu_2585_p0 = sext_ln10_48_fu_2582_p1;

assign mul_ln10_36_fu_2585_p1 = sext_ln10_23_reg_6361;

assign mul_ln10_38_fu_2598_p0 = sext_ln10_50_fu_2595_p1;

assign mul_ln10_38_fu_2598_p1 = sext_ln10_39_reg_5890;

assign mul_ln10_40_fu_2611_p0 = sext_ln10_52_fu_2608_p1;

assign mul_ln10_40_fu_2611_p1 = sext_ln10_53_reg_6431;

assign mul_ln10_42_fu_2624_p0 = sext_ln10_56_fu_2621_p1;

assign mul_ln10_42_fu_2624_p1 = sext_ln10_23_reg_6361;

assign mul_ln10_44_fu_2637_p0 = sext_ln10_58_fu_2634_p1;

assign mul_ln10_44_fu_2637_p1 = sext_ln10_39_reg_5890;

assign mul_ln10_46_fu_2650_p0 = sext_ln10_60_fu_2647_p1;

assign mul_ln10_46_fu_2650_p1 = sext_ln10_53_reg_6431;

assign mul_ln10_48_fu_2663_p0 = sext_ln10_62_fu_2660_p1;

assign mul_ln10_48_fu_2663_p1 = sext_ln10_1_reg_6129;

assign mul_ln10_4_fu_2211_p0 = sext_ln10_6_fu_2208_p1;

assign mul_ln10_4_fu_2211_p1 = sext_ln10_1_reg_6129;

assign mul_ln10_50_fu_2676_p0 = sext_ln10_64_fu_2673_p1;

assign mul_ln10_50_fu_2676_p1 = sext_ln10_15_reg_6341;

assign mul_ln10_52_fu_2845_p0 = sext_ln10_66_fu_2842_p1;

assign mul_ln10_52_fu_2845_p1 = sext_ln10_19_reg_5830;

assign mul_ln10_54_fu_2858_p0 = sext_ln10_68_fu_2855_p1;

assign mul_ln10_54_fu_2858_p1 = sext_ln10_23_reg_6361;

assign mul_ln10_56_fu_2386_p0 = sext_ln10_70_fu_2379_p1;

assign mul_ln10_56_fu_2386_p1 = sext_ln10_35_reg_5864;

assign mul_ln10_58_fu_2409_p0 = sext_ln10_72_fu_2396_p1;

assign mul_ln10_58_fu_2409_p1 = sext_ln10_73_fu_2399_p1;

assign mul_ln10_60_fu_2695_p0 = sext_ln10_76_fu_2692_p1;

assign mul_ln10_60_fu_2695_p1 = sext_ln10_39_reg_5890;

assign mul_ln10_62_fu_2438_p0 = sext_ln10_78_fu_2425_p1;

assign mul_ln10_62_fu_2438_p1 = sext_ln10_79_fu_2428_p1;

assign mul_ln10_64_fu_3881_p0 = sext_ln10_82_fu_3868_p1;

assign mul_ln10_64_fu_3881_p1 = sext_ln10_83_fu_3871_p1;

assign mul_ln10_66_fu_3900_p0 = sext_ln10_86_fu_3893_p1;

assign mul_ln10_66_fu_3900_p1 = sext_ln10_53_reg_6431;

assign mul_ln10_68_fu_3923_p0 = sext_ln10_88_fu_3910_p1;

assign mul_ln10_68_fu_3923_p1 = sext_ln10_89_fu_3913_p1;

assign mul_ln10_6_fu_2806_p0 = sext_ln10_8_fu_2803_p1;

assign mul_ln10_6_fu_2806_p1 = sext_ln10_1_reg_6129;

assign mul_ln10_70_fu_3948_p0 = sext_ln10_92_fu_3935_p1;

assign mul_ln10_70_fu_3948_p1 = sext_ln10_93_fu_3938_p1;

assign mul_ln10_72_fu_3973_p0 = sext_ln10_96_fu_3960_p1;

assign mul_ln10_72_fu_3973_p1 = sext_ln10_97_fu_3963_p1;

assign mul_ln10_74_fu_3998_p0 = sext_ln10_100_fu_3985_p1;

assign mul_ln10_74_fu_3998_p1 = sext_ln10_101_fu_3988_p1;

assign mul_ln10_76_fu_4023_p0 = sext_ln10_104_fu_4010_p1;

assign mul_ln10_76_fu_4023_p1 = sext_ln10_105_fu_4013_p1;

assign mul_ln10_78_fu_4048_p0 = sext_ln10_108_fu_4035_p1;

assign mul_ln10_78_fu_4048_p1 = sext_ln10_109_fu_4038_p1;

assign mul_ln10_8_fu_2819_p0 = sext_ln10_10_fu_2816_p1;

assign mul_ln10_8_fu_2819_p1 = sext_ln10_1_reg_6129;

assign mul_ln10_fu_2185_p0 = sext_ln10_fu_2182_p1;

assign mul_ln10_fu_2185_p1 = sext_ln10_1_reg_6129;

assign mul_ln11_10_fu_2837_p0 = sext_ln10_12_fu_2829_p1;

assign mul_ln11_10_fu_2837_p1 = sext_ln10_3_reg_6153;

assign mul_ln11_12_fu_3658_p0 = sext_ln10_14_fu_3650_p1;

assign mul_ln11_12_fu_3658_p1 = sext_ln10_17_reg_6351;

assign mul_ln11_14_fu_3671_p0 = sext_ln10_18_fu_3663_p1;

assign mul_ln11_14_fu_3671_p1 = sext_ln10_21_reg_5844;

assign mul_ln11_16_fu_3684_p0 = sext_ln10_22_fu_3676_p1;

assign mul_ln11_16_fu_3684_p1 = sext_ln10_25_reg_6375;

assign mul_ln11_18_fu_3697_p0 = sext_ln10_26_fu_3689_p1;

assign mul_ln11_18_fu_3697_p1 = sext_ln10_17_reg_6351;

assign mul_ln11_20_fu_3710_p0 = sext_ln10_28_fu_3702_p1;

assign mul_ln11_20_fu_3710_p1 = sext_ln10_21_reg_5844;

assign mul_ln11_22_fu_3723_p0 = sext_ln10_30_fu_3715_p1;

assign mul_ln11_22_fu_3723_p1 = sext_ln10_25_reg_6375;

assign mul_ln11_24_fu_1568_p0 = sext_ln10_32_fu_1560_p1;

assign mul_ln11_24_fu_1568_p1 = sext_ln10_21_reg_5844;

assign mul_ln11_26_fu_1581_p0 = sext_ln10_34_fu_1573_p1;

assign mul_ln11_26_fu_1581_p1 = sext_ln10_37_reg_5880;

assign mul_ln11_28_fu_1594_p0 = sext_ln10_38_fu_1586_p1;

assign mul_ln11_28_fu_1594_p1 = sext_ln10_41_reg_5910;

assign mul_ln11_2_fu_2203_p0 = sext_ln10_4_fu_2195_p1;

assign mul_ln11_2_fu_2203_p1 = sext_ln10_3_reg_6153;

assign mul_ln11_30_fu_1607_p0 = sext_ln10_42_fu_1599_p1;

assign mul_ln11_30_fu_1607_p1 = sext_ln10_21_reg_5844;

assign mul_ln11_32_fu_1620_p0 = sext_ln10_44_fu_1612_p1;

assign mul_ln11_32_fu_1620_p1 = sext_ln10_37_reg_5880;

assign mul_ln11_34_fu_1633_p0 = sext_ln10_46_fu_1625_p1;

assign mul_ln11_34_fu_1633_p1 = sext_ln10_41_reg_5910;

assign mul_ln11_36_fu_2590_p0 = sext_ln10_48_fu_2582_p1;

assign mul_ln11_36_fu_2590_p1 = sext_ln10_25_reg_6375;

assign mul_ln11_38_fu_2603_p0 = sext_ln10_50_fu_2595_p1;

assign mul_ln11_38_fu_2603_p1 = sext_ln10_41_reg_5910;

assign mul_ln11_40_fu_2616_p0 = sext_ln10_52_fu_2608_p1;

assign mul_ln11_40_fu_2616_p1 = sext_ln10_55_reg_6447;

assign mul_ln11_42_fu_2629_p0 = sext_ln10_56_fu_2621_p1;

assign mul_ln11_42_fu_2629_p1 = sext_ln10_25_reg_6375;

assign mul_ln11_44_fu_2642_p0 = sext_ln10_58_fu_2634_p1;

assign mul_ln11_44_fu_2642_p1 = sext_ln10_41_reg_5910;

assign mul_ln11_46_fu_2655_p0 = sext_ln10_60_fu_2647_p1;

assign mul_ln11_46_fu_2655_p1 = sext_ln10_55_reg_6447;

assign mul_ln11_48_fu_2668_p0 = sext_ln10_62_fu_2660_p1;

assign mul_ln11_48_fu_2668_p1 = sext_ln10_3_reg_6153;

assign mul_ln11_4_fu_2216_p0 = sext_ln10_6_fu_2208_p1;

assign mul_ln11_4_fu_2216_p1 = sext_ln10_3_reg_6153;

assign mul_ln11_50_fu_2681_p0 = sext_ln10_64_fu_2673_p1;

assign mul_ln11_50_fu_2681_p1 = sext_ln10_17_reg_6351;

assign mul_ln11_52_fu_2850_p0 = sext_ln10_66_fu_2842_p1;

assign mul_ln11_52_fu_2850_p1 = sext_ln10_21_reg_5844;

assign mul_ln11_54_fu_2863_p0 = sext_ln10_68_fu_2855_p1;

assign mul_ln11_54_fu_2863_p1 = sext_ln10_25_reg_6375;

assign mul_ln11_56_fu_2391_p0 = sext_ln10_70_fu_2379_p1;

assign mul_ln11_56_fu_2391_p1 = sext_ln10_37_reg_5880;

assign mul_ln11_58_fu_2415_p0 = sext_ln10_72_fu_2396_p1;

assign mul_ln11_58_fu_2415_p1 = sext_ln10_75_fu_2406_p1;

assign mul_ln11_60_fu_2700_p0 = sext_ln10_76_fu_2692_p1;

assign mul_ln11_60_fu_2700_p1 = sext_ln10_41_reg_5910;

assign mul_ln11_62_fu_2444_p0 = sext_ln10_78_fu_2425_p1;

assign mul_ln11_62_fu_2444_p1 = sext_ln10_81_fu_2435_p1;

assign mul_ln11_64_fu_3887_p0 = sext_ln10_82_fu_3868_p1;

assign mul_ln11_64_fu_3887_p1 = sext_ln10_85_fu_3878_p1;

assign mul_ln11_66_fu_3905_p0 = sext_ln10_86_fu_3893_p1;

assign mul_ln11_66_fu_3905_p1 = sext_ln10_55_reg_6447;

assign mul_ln11_68_fu_3929_p0 = sext_ln10_88_fu_3910_p1;

assign mul_ln11_68_fu_3929_p1 = sext_ln10_91_fu_3920_p1;

assign mul_ln11_6_fu_2811_p0 = sext_ln10_8_fu_2803_p1;

assign mul_ln11_6_fu_2811_p1 = sext_ln10_3_reg_6153;

assign mul_ln11_70_fu_3954_p0 = sext_ln10_92_fu_3935_p1;

assign mul_ln11_70_fu_3954_p1 = sext_ln10_95_fu_3945_p1;

assign mul_ln11_72_fu_3979_p0 = sext_ln10_96_fu_3960_p1;

assign mul_ln11_72_fu_3979_p1 = sext_ln10_99_fu_3970_p1;

assign mul_ln11_74_fu_4004_p0 = sext_ln10_100_fu_3985_p1;

assign mul_ln11_74_fu_4004_p1 = sext_ln10_103_fu_3995_p1;

assign mul_ln11_76_fu_4029_p0 = sext_ln10_104_fu_4010_p1;

assign mul_ln11_76_fu_4029_p1 = sext_ln10_107_fu_4020_p1;

assign mul_ln11_78_fu_4054_p0 = sext_ln10_108_fu_4035_p1;

assign mul_ln11_78_fu_4054_p1 = sext_ln10_111_fu_4045_p1;

assign mul_ln11_8_fu_2824_p0 = sext_ln10_10_fu_2816_p1;

assign mul_ln11_8_fu_2824_p1 = sext_ln10_3_reg_6153;

assign mul_ln11_fu_2190_p0 = sext_ln10_fu_2182_p1;

assign mul_ln11_fu_2190_p1 = sext_ln10_3_reg_6153;

assign out_stream_TVALID = regslice_both_out_stream_U_vld_out;

assign sext_ln10_100_fu_3985_p1 = $signed(add_ln35_15_reg_6981);

assign sext_ln10_101_fu_3988_p1 = $signed(agg_result_i26_reg_6012);

assign sext_ln10_102_fu_3991_p1 = $signed(sub_ln35_15_fu_3769_p2);

assign sext_ln10_103_fu_3995_p1 = $signed(agg_result_i27_reg_6017);

assign sext_ln10_104_fu_4010_p1 = $signed(sub_ln36_30_reg_6986);

assign sext_ln10_105_fu_4013_p1 = $signed(agg_result_i28_reg_6022);

assign sext_ln10_106_fu_4016_p1 = $signed(sub_ln36_31_fu_3774_p2);

assign sext_ln10_107_fu_4020_p1 = $signed(agg_result_i29_reg_6027);

assign sext_ln10_108_fu_4035_p1 = $signed(sub_ln37_15_reg_6991);

assign sext_ln10_109_fu_4038_p1 = $signed(agg_result_i30_reg_6032);

assign sext_ln10_10_fu_2816_p1 = $signed(sub_ln36_2_reg_6578);

assign sext_ln10_110_fu_4041_p1 = $signed(add_ln37_15_fu_3779_p2);

assign sext_ln10_111_fu_4045_p1 = $signed(agg_result_i31_reg_6037);

assign sext_ln10_11_fu_2574_p1 = $signed(sub_ln36_3_fu_2552_p2);

assign sext_ln10_12_fu_2829_p1 = $signed(sub_ln37_1_reg_6583);

assign sext_ln10_13_fu_2578_p1 = $signed(add_ln37_1_fu_2564_p2);

assign sext_ln10_14_fu_3650_p1 = $signed(add_ln35_2_reg_6818);

assign sext_ln10_15_fu_2221_p1 = agg_result_i2_reg_5810;

assign sext_ln10_16_fu_3140_p1 = $signed(sub_ln35_2_fu_3030_p2);

assign sext_ln10_17_fu_2224_p1 = agg_result_i3_reg_5815;

assign sext_ln10_18_fu_3663_p1 = $signed(sub_ln36_4_reg_6823);

assign sext_ln10_19_fu_1416_p1 = $signed(grp_generic_sincos_16_4_s_fu_1022_ap_return_1);

assign sext_ln10_1_fu_1758_p1 = $signed(agg_result_i_reg_5800);

assign sext_ln10_20_fu_3144_p1 = $signed(sub_ln36_5_fu_3042_p2);

assign sext_ln10_21_fu_1420_p1 = $signed(grp_generic_sincos_16_4_s_fu_1022_ap_return_0);

assign sext_ln10_22_fu_3676_p1 = $signed(sub_ln37_2_reg_6828);

assign sext_ln10_23_fu_2227_p1 = $signed(agg_result_i6_reg_5820);

assign sext_ln10_24_fu_3148_p1 = $signed(add_ln37_2_fu_3054_p2);

assign sext_ln10_25_fu_2230_p1 = $signed(agg_result_i7_reg_5825);

assign sext_ln10_26_fu_3689_p1 = $signed(add_ln35_3_reg_6845);

assign sext_ln10_27_fu_3152_p1 = $signed(sub_ln35_3_fu_3078_p2);

assign sext_ln10_28_fu_3702_p1 = $signed(sub_ln36_6_reg_6850);

assign sext_ln10_29_fu_3156_p1 = $signed(sub_ln36_7_fu_3090_p2);

assign sext_ln10_2_fu_1761_p1 = $signed(sub_ln35_fu_1728_p2);

assign sext_ln10_30_fu_3715_p1 = $signed(sub_ln37_3_reg_6855);

assign sext_ln10_31_fu_3160_p1 = $signed(add_ln37_3_fu_3102_p2);

assign sext_ln10_32_fu_1560_p1 = $signed(add_ln35_4_reg_5758);

assign sext_ln10_33_fu_1440_p1 = $signed(sub_ln35_4_fu_1306_p2);

assign sext_ln10_34_fu_1573_p1 = $signed(sub_ln36_8_reg_5763);

assign sext_ln10_35_fu_1444_p1 = $signed(grp_generic_sincos_16_4_s_fu_1038_ap_return_1);

assign sext_ln10_36_fu_1448_p1 = $signed(sub_ln36_9_fu_1318_p2);

assign sext_ln10_37_fu_1452_p1 = $signed(grp_generic_sincos_16_4_s_fu_1038_ap_return_0);

assign sext_ln10_38_fu_1586_p1 = $signed(sub_ln37_4_reg_5768);

assign sext_ln10_39_fu_1456_p1 = $signed(grp_generic_sincos_16_4_s_fu_1046_ap_return_1);

assign sext_ln10_3_fu_1765_p1 = $signed(agg_result_i1_reg_5805);

assign sext_ln10_40_fu_1460_p1 = $signed(add_ln37_4_fu_1330_p2);

assign sext_ln10_41_fu_1464_p1 = $signed(grp_generic_sincos_16_4_s_fu_1046_ap_return_0);

assign sext_ln10_42_fu_1599_p1 = $signed(add_ln35_5_reg_5785);

assign sext_ln10_43_fu_1468_p1 = $signed(sub_ln35_5_fu_1354_p2);

assign sext_ln10_44_fu_1612_p1 = $signed(sub_ln36_10_reg_5790);

assign sext_ln10_45_fu_1472_p1 = $signed(sub_ln36_11_fu_1366_p2);

assign sext_ln10_46_fu_1625_p1 = $signed(sub_ln37_5_reg_5795);

assign sext_ln10_47_fu_1476_p1 = $signed(add_ln37_5_fu_1378_p2);

assign sext_ln10_48_fu_2582_p1 = $signed(add_ln35_6_reg_6269);

assign sext_ln10_49_fu_2341_p1 = $signed(sub_ln35_6_fu_2104_p2);

assign sext_ln10_4_fu_2195_p1 = $signed(sub_ln36_reg_6119);

assign sext_ln10_50_fu_2595_p1 = $signed(sub_ln36_12_reg_6274);

assign sext_ln10_51_fu_2345_p1 = $signed(sub_ln36_13_fu_2116_p2);

assign sext_ln10_52_fu_2608_p1 = $signed(sub_ln37_6_reg_6279);

assign sext_ln10_53_fu_2349_p1 = $signed(agg_result_i12_reg_5942);

assign sext_ln10_54_fu_2352_p1 = $signed(add_ln37_6_fu_2128_p2);

assign sext_ln10_55_fu_2356_p1 = $signed(agg_result_i13_reg_5947);

assign sext_ln10_56_fu_2621_p1 = $signed(add_ln35_7_reg_6296);

assign sext_ln10_57_fu_2359_p1 = $signed(sub_ln35_7_fu_2152_p2);

assign sext_ln10_58_fu_2634_p1 = $signed(sub_ln36_14_reg_6301);

assign sext_ln10_59_fu_2363_p1 = $signed(sub_ln36_15_fu_2164_p2);

assign sext_ln10_5_fu_1768_p1 = $signed(sub_ln36_1_fu_1740_p2);

assign sext_ln10_60_fu_2647_p1 = $signed(sub_ln37_7_reg_6306);

assign sext_ln10_61_fu_2367_p1 = $signed(add_ln37_7_fu_2176_p2);

assign sext_ln10_62_fu_2660_p1 = $signed(a_real_8_reg_6389);

assign sext_ln10_63_fu_2371_p1 = $signed(a_imag_8_fu_2271_p2);

assign sext_ln10_64_fu_2673_p1 = $signed(add_ln35_12_reg_6394);

assign sext_ln10_65_fu_2375_p1 = $signed(sub_ln35_12_fu_2283_p2);

assign sext_ln10_66_fu_2842_p1 = $signed(sub_ln36_24_reg_6399);

assign sext_ln10_67_fu_2686_p1 = $signed(sub_ln36_25_reg_6404);

assign sext_ln10_68_fu_2855_p1 = $signed(sub_ln37_12_reg_6409);

assign sext_ln10_69_fu_2689_p1 = $signed(add_ln37_12_reg_6414);

assign sext_ln10_6_fu_2208_p1 = $signed(sub_ln37_reg_6124);

assign sext_ln10_70_fu_2379_p1 = $signed(a_real_10_reg_6237);

assign sext_ln10_71_fu_2382_p1 = $signed(a_imag_10_fu_2321_p2);

assign sext_ln10_72_fu_2396_p1 = $signed(add_ln35_13_reg_6242);

assign sext_ln10_73_fu_2399_p1 = $signed(agg_result_i14_reg_5952);

assign sext_ln10_74_fu_2402_p1 = $signed(sub_ln35_13_fu_2326_p2);

assign sext_ln10_75_fu_2406_p1 = $signed(agg_result_i15_reg_5957);

assign sext_ln10_76_fu_2692_p1 = $signed(sub_ln36_26_reg_6247);

assign sext_ln10_77_fu_2421_p1 = $signed(sub_ln36_27_fu_2331_p2);

assign sext_ln10_78_fu_2425_p1 = $signed(sub_ln37_13_reg_6252);

assign sext_ln10_79_fu_2428_p1 = $signed(agg_result_i16_reg_5962);

assign sext_ln10_7_fu_1772_p1 = $signed(add_ln37_fu_1752_p2);

assign sext_ln10_80_fu_2431_p1 = $signed(add_ln37_13_fu_2336_p2);

assign sext_ln10_81_fu_2435_p1 = $signed(agg_result_i17_reg_5967);

assign sext_ln10_82_fu_3868_p1 = $signed(a_real_12_reg_6938);

assign sext_ln10_83_fu_3871_p1 = $signed(agg_result_i18_reg_5972);

assign sext_ln10_84_fu_3874_p1 = $signed(a_imag_12_fu_3736_p2);

assign sext_ln10_85_fu_3878_p1 = $signed(agg_result_i19_reg_5977);

assign sext_ln10_86_fu_3893_p1 = $signed(add_ln35_14_reg_6943);

assign sext_ln10_87_fu_3896_p1 = $signed(sub_ln35_14_fu_3741_p2);

assign sext_ln10_88_fu_3910_p1 = $signed(sub_ln36_28_reg_6948);

assign sext_ln10_89_fu_3913_p1 = $signed(agg_result_i20_reg_5982);

assign sext_ln10_8_fu_2803_p1 = $signed(add_ln35_1_reg_6573);

assign sext_ln10_90_fu_3916_p1 = $signed(sub_ln36_29_fu_3746_p2);

assign sext_ln10_91_fu_3920_p1 = $signed(agg_result_i21_reg_5987);

assign sext_ln10_92_fu_3935_p1 = $signed(sub_ln37_14_reg_6953);

assign sext_ln10_93_fu_3938_p1 = $signed(agg_result_i22_reg_5992);

assign sext_ln10_94_fu_3941_p1 = $signed(add_ln37_14_fu_3751_p2);

assign sext_ln10_95_fu_3945_p1 = $signed(agg_result_i23_reg_5997);

assign sext_ln10_96_fu_3960_p1 = $signed(a_real_14_reg_6976);

assign sext_ln10_97_fu_3963_p1 = $signed(agg_result_i24_reg_6002);

assign sext_ln10_98_fu_3966_p1 = $signed(a_imag_14_fu_3764_p2);

assign sext_ln10_99_fu_3970_p1 = $signed(agg_result_i25_reg_6007);

assign sext_ln10_9_fu_2570_p1 = $signed(sub_ln35_1_fu_2540_p2);

assign sext_ln10_fu_2182_p1 = $signed(add_ln35_reg_6114);

assign sub_ln35_12_fu_2283_p2 = (ai1_12_fu_2245_p2 - cr1_12_fu_2257_p2);

assign sub_ln35_13_fu_2326_p2 = (ai1_13_fu_2317_p2 - cr1_13_reg_6231);

assign sub_ln35_14_fu_3741_p2 = (ai1_14_fu_3732_p2 - cr1_14_reg_6932);

assign sub_ln35_15_fu_3769_p2 = (ai1_15_fu_3760_p2 - cr1_15_reg_6970);

assign sub_ln35_1_fu_2540_p2 = (ai1_17_fu_2516_p2 - cr1_17_fu_2498_p2);

assign sub_ln35_2_fu_3030_p2 = (ai1_18_fu_2994_p2 - cr1_18_fu_2952_p2);

assign sub_ln35_3_fu_3078_p2 = (ai1_19_fu_3006_p2 - cr1_19_fu_2970_p2);

assign sub_ln35_4_fu_1306_p2 = (ai1_20_fu_1270_p2 - cr1_20_fu_1228_p2);

assign sub_ln35_5_fu_1354_p2 = (ai1_21_fu_1282_p2 - cr1_21_fu_1246_p2);

assign sub_ln35_6_fu_2104_p2 = (ai1_22_fu_2068_p2 - cr1_22_fu_2026_p2);

assign sub_ln35_7_fu_2152_p2 = (ai1_23_fu_2080_p2 - cr1_23_fu_2044_p2);

assign sub_ln35_fu_1728_p2 = (ai1_16_fu_1704_p2 - cr1_16_fu_1686_p2);

assign sub_ln36_10_fu_1360_p2 = (ar0_5_fu_1204_p2 - cr0_21_fu_1258_p2);

assign sub_ln36_11_fu_1366_p2 = (ai0_21_fu_1276_p2 - ci0_21_fu_1240_p2);

assign sub_ln36_12_fu_2110_p2 = (ar0_6_fu_1990_p2 - cr0_22_fu_2050_p2);

assign sub_ln36_13_fu_2116_p2 = (ai0_22_fu_2062_p2 - ci0_22_fu_2020_p2);

assign sub_ln36_14_fu_2158_p2 = (ar0_7_fu_2002_p2 - cr0_23_fu_2056_p2);

assign sub_ln36_15_fu_2164_p2 = (ai0_23_fu_2074_p2 - ci0_23_fu_2038_p2);

assign sub_ln36_1_fu_1740_p2 = (ai0_16_fu_1698_p2 - ci0_16_fu_1680_p2);

assign sub_ln36_24_fu_2289_p2 = (ar0_12_fu_2233_p2 - cr0_12_fu_2249_p2);

assign sub_ln36_25_fu_2295_p2 = (ai0_12_fu_2237_p2 - ci0_12_fu_2253_p2);

assign sub_ln36_26_fu_1930_p2 = (ar0_13_fu_1884_p2 - cr0_13_fu_1894_p2);

assign sub_ln36_27_fu_2331_p2 = (ai0_13_fu_2313_p2 - ci0_13_reg_6225);

assign sub_ln36_28_fu_3264_p2 = (ar0_14_fu_3218_p2 - cr0_14_fu_3228_p2);

assign sub_ln36_29_fu_3746_p2 = (ai0_14_fu_3728_p2 - ci0_14_reg_6926);

assign sub_ln36_2_fu_2546_p2 = (ar0_1_fu_2474_p2 - cr0_17_fu_2504_p2);

assign sub_ln36_30_fu_3376_p2 = (ar0_15_fu_3330_p2 - cr0_15_fu_3340_p2);

assign sub_ln36_31_fu_3774_p2 = (ai0_15_fu_3756_p2 - ci0_15_reg_6964);

assign sub_ln36_3_fu_2552_p2 = (ai0_17_fu_2510_p2 - ci0_17_fu_2492_p2);

assign sub_ln36_4_fu_3036_p2 = (ar0_2_fu_2916_p2 - cr0_18_fu_2976_p2);

assign sub_ln36_5_fu_3042_p2 = (ai0_18_fu_2988_p2 - ci0_18_fu_2946_p2);

assign sub_ln36_6_fu_3084_p2 = (ar0_3_fu_2928_p2 - cr0_19_fu_2982_p2);

assign sub_ln36_7_fu_3090_p2 = (ai0_19_fu_3000_p2 - ci0_19_fu_2964_p2);

assign sub_ln36_8_fu_1312_p2 = (ar0_4_fu_1192_p2 - cr0_20_fu_1252_p2);

assign sub_ln36_9_fu_1318_p2 = (ai0_20_fu_1264_p2 - ci0_20_fu_1222_p2);

assign sub_ln36_fu_1734_p2 = (ar0_fu_1662_p2 - cr0_16_fu_1692_p2);

assign sub_ln37_12_fu_2301_p2 = (ar1_12_fu_2241_p2 - ci1_12_fu_2261_p2);

assign sub_ln37_13_fu_1936_p2 = (ar1_13_fu_1889_p2 - ci1_13_fu_1912_p2);

assign sub_ln37_14_fu_3270_p2 = (ar1_14_fu_3223_p2 - ci1_14_fu_3246_p2);

assign sub_ln37_15_fu_3382_p2 = (ar1_15_fu_3335_p2 - ci1_15_fu_3358_p2);

assign sub_ln37_1_fu_2558_p2 = (ar1_17_fu_2486_p2 - ci1_1_fu_2480_p2);

assign sub_ln37_2_fu_3048_p2 = (ar1_18_fu_2940_p2 - ci1_2_fu_2922_p2);

assign sub_ln37_3_fu_3096_p2 = (ar1_19_fu_2958_p2 - ci1_3_fu_2934_p2);

assign sub_ln37_4_fu_1324_p2 = (ar1_20_fu_1216_p2 - ci1_4_fu_1198_p2);

assign sub_ln37_5_fu_1372_p2 = (ar1_21_fu_1234_p2 - ci1_5_fu_1210_p2);

assign sub_ln37_6_fu_2122_p2 = (ar1_22_fu_2014_p2 - ci1_6_fu_1996_p2);

assign sub_ln37_7_fu_2170_p2 = (ar1_23_fu_2032_p2 - ci1_7_fu_2008_p2);

assign sub_ln37_fu_1746_p2 = (ar1_16_fu_1674_p2 - ci1_fu_1668_p2);

assign sub_ln47_10_fu_4606_p2 = (ar_18_reg_7458 - trunc_ln10_9_reg_7482);

assign sub_ln47_11_fu_4626_p2 = (ar_19_reg_7470 - trunc_ln10_10_reg_7494);

assign sub_ln47_12_fu_4680_p2 = (a_real_21_fu_4636_p2 - trunc_ln10_11_reg_7506);

assign sub_ln47_13_fu_4704_p2 = (ar_21_fu_4644_p2 - trunc_ln10_12_reg_7518);

assign sub_ln47_14_fu_4726_p2 = (ar_22_reg_7602 - trunc_ln10_13_reg_7530);

assign sub_ln47_15_fu_4746_p2 = (ar_23_reg_7614 - trunc_ln10_14_reg_7542);

assign sub_ln47_1_fu_3466_p2 = (ar_9_fu_3116_p2 - trunc_ln10_s_fu_3434_p4);

assign sub_ln47_2_fu_3814_p2 = (ar_10_reg_6860 - trunc_ln10_1_fu_3784_p4);

assign sub_ln47_3_fu_3856_p2 = (ar_11_reg_6872 - trunc_ln10_2_fu_3826_p4);

assign sub_ln47_4_fu_4104_p2 = (a_real_17_fu_4060_p2 - trunc_ln10_3_reg_6996);

assign sub_ln47_5_fu_4128_p2 = (ar_13_fu_4068_p2 - trunc_ln10_4_reg_7008);

assign sub_ln47_6_fu_4302_p2 = (ar_14_reg_7350 - trunc_ln10_5_reg_7020);

assign sub_ln47_7_fu_4322_p2 = (ar_15_reg_7362 - trunc_ln10_6_reg_7032);

assign sub_ln47_8_fu_4396_p2 = (a_real_19_fu_4332_p2 - trunc_ln10_7_fu_4364_p4);

assign sub_ln47_9_fu_4442_p2 = (ar_17_fu_4340_p2 - trunc_ln10_8_fu_4410_p4);

assign sub_ln47_fu_3420_p2 = (a_real_15_fu_3108_p2 - trunc_ln2_fu_3388_p4);

assign sub_ln48_10_fu_4611_p2 = (ai_18_reg_7464 - trunc_ln11_9_reg_7488);

assign sub_ln48_11_fu_4631_p2 = (ai_19_reg_7476 - trunc_ln11_10_reg_7500);

assign sub_ln48_12_fu_4686_p2 = (a_imag_21_fu_4640_p2 - trunc_ln11_11_reg_7512);

assign sub_ln48_13_fu_4710_p2 = (ai_21_fu_4648_p2 - trunc_ln11_12_reg_7524);

assign sub_ln48_14_fu_4731_p2 = (ai_22_reg_7608 - trunc_ln11_13_reg_7536);

assign sub_ln48_15_fu_4751_p2 = (ai_23_reg_7620 - trunc_ln11_14_reg_7548);

assign sub_ln48_1_fu_3473_p2 = (ai_9_fu_3120_p2 - trunc_ln11_s_fu_3443_p4);

assign sub_ln48_2_fu_3820_p2 = (ai_10_reg_6866 - trunc_ln11_1_fu_3793_p4);

assign sub_ln48_3_fu_3862_p2 = (ai_11_reg_6878 - trunc_ln11_2_fu_3835_p4);

assign sub_ln48_4_fu_4110_p2 = (a_imag_17_fu_4064_p2 - trunc_ln11_3_reg_7002);

assign sub_ln48_5_fu_4134_p2 = (ai_13_fu_4072_p2 - trunc_ln11_4_reg_7014);

assign sub_ln48_6_fu_4307_p2 = (ai_14_reg_7356 - trunc_ln11_5_reg_7026);

assign sub_ln48_7_fu_4327_p2 = (ai_15_reg_7368 - trunc_ln11_6_reg_7038);

assign sub_ln48_8_fu_4403_p2 = (a_imag_19_fu_4336_p2 - trunc_ln11_7_fu_4373_p4);

assign sub_ln48_9_fu_4449_p2 = (ai_17_fu_4344_p2 - trunc_ln11_8_fu_4419_p4);

assign sub_ln48_fu_3427_p2 = (a_imag_15_fu_3112_p2 - trunc_ln3_fu_3397_p4);

assign trunc_ln10_1_fu_3784_p4 = {{grp_fu_5124_p3[27:12]}};

assign trunc_ln10_2_fu_3826_p4 = {{grp_fu_5138_p3[27:12]}};

assign trunc_ln10_7_fu_4364_p4 = {{grp_fu_5236_p3[27:12]}};

assign trunc_ln10_8_fu_4410_p4 = {{grp_fu_5252_p3[27:12]}};

assign trunc_ln10_s_fu_3434_p4 = {{grp_fu_5006_p3[27:12]}};

assign trunc_ln11_1_fu_3793_p4 = {{grp_fu_5131_p3[27:12]}};

assign trunc_ln11_2_fu_3835_p4 = {{grp_fu_5145_p3[27:12]}};

assign trunc_ln11_7_fu_4373_p4 = {{grp_fu_5244_p3[27:12]}};

assign trunc_ln11_8_fu_4419_p4 = {{grp_fu_5259_p3[27:12]}};

assign trunc_ln11_s_fu_3443_p4 = {{grp_fu_5014_p3[27:12]}};

assign trunc_ln2_fu_3388_p4 = {{grp_fu_4992_p3[27:12]}};

assign trunc_ln3_fu_3397_p4 = {{grp_fu_4999_p3[27:12]}};

endmodule //fft32
