{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605402213707 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCOMP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SCOMP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605402213745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605402213795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605402213795 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1605402213872 ""}  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1605402213872 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605402214059 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605402214066 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605402214267 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605402214267 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 8401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605402214277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 8403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605402214277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 8405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605402214277 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 8407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605402214277 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605402214277 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605402214278 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605402214278 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605402214278 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605402214278 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605402214282 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605402214654 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1605402215830 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605402215833 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1605402215833 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1605402215833 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1605402215833 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605402215845 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_10Hz " "Node: clk_div:inst5\|clock_10Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TIMER:inst4\|COUNT\[5\] clk_div:inst5\|clock_10Hz " "Register TIMER:inst4\|COUNT\[5\] is being clocked by clk_div:inst5\|clock_10Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605402215856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605402215856 "|SCOMP_System|clk_div:inst5|clock_10Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SCOMP:inst\|IR\[3\] clock_50 " "Register SCOMP:inst\|IR\[3\] is being clocked by clock_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605402215856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605402215856 "|SCOMP_System|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_100kHz " "Node: clk_div:inst5\|clock_100kHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_INTERFACE:inst13\|i2c_ctrl:inst14\|data_out\[13\] clk_div:inst5\|clock_100kHz " "Register I2C_INTERFACE:inst13\|i2c_ctrl:inst14\|data_out\[13\] is being clocked by clk_div:inst5\|clock_100kHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605402215856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605402215856 "|SCOMP_System|clk_div:inst5|clock_100kHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCOMP:inst\|IO_CYCLE " "Node: SCOMP:inst\|IO_CYCLE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_INTERFACE:inst13\|i2c_ctrl:inst14\|cmd_in\[0\] SCOMP:inst\|IO_CYCLE " "Register I2C_INTERFACE:inst13\|i2c_ctrl:inst14\|cmd_in\[0\] is being clocked by SCOMP:inst\|IO_CYCLE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605402215856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605402215856 "|SCOMP_System|SCOMP:inst|IO_CYCLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " "Node: I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_INTERFACE:inst13\|i2c_master:inst\|busy I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " "Register I2C_INTERFACE:inst13\|i2c_master:inst\|busy is being clocked by I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605402215856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605402215856 "|SCOMP_System|I2C_INTERFACE:inst13|i2c_master:inst|data_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_4Hz " "Node: clk_div:inst5\|clock_4Hz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wave_Gen:inst14\|Finished\[0\]~_emulated clk_div:inst5\|clock_4Hz " "Register Wave_Gen:inst14\|Finished\[0\]~_emulated is being clocked by clk_div:inst5\|clock_4Hz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605402215856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605402215856 "|SCOMP_System|clk_div:inst5|clock_4Hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_1MHz " "Node: clk_div:inst5\|clock_1MHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Wave_Gen:inst14\|Count\[13\] clk_div:inst5\|clock_1MHz " "Register Wave_Gen:inst14\|Count\[13\] is being clocked by clk_div:inst5\|clock_1MHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605402215856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605402215856 "|SCOMP_System|clk_div:inst5|clock_1MHz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:inst5\|clock_10kHz " "Node: clk_div:inst5\|clock_10kHz was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed clk_div:inst5\|clock_10kHz " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by clk_div:inst5\|clock_10kHz" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1605402215857 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1605402215857 "|SCOMP_System|clk_div:inst5|clock_10kHz"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605402215858 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1605402215858 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1605402215878 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1605402215878 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605402215878 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1605402215878 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1605402215878 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605402215878 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605402215879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605402215879 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605402215879 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605402215879 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216099 ""}  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/db/pll_main_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216099 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 2503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_10kHz  " "Automatically promoted node clk_div:inst5\|clock_10kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216099 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/clk_div.vhd" 13 0 0 } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_div:inst5\|clock_10kHz" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "Automatically promoted node I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216099 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/i2c_master.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_100kHz  " "Automatically promoted node clk_div:inst5\|clock_100kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216099 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/clk_div.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|WAVE_EN  " "Automatically promoted node IO_DECODER:inst3\|WAVE_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wave_Gen:inst14\|IO_OUT " "Destination node Wave_Gen:inst14\|IO_OUT" {  } { { "Wave_Gen.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/Wave_Gen.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[5\]~24 " "Destination node I2C_INTERFACE:inst13\|inst1\[5\]~24" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wave_Gen:inst14\|process_1~0 " "Destination node Wave_Gen:inst14\|process_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wave_Gen:inst14\|Finished\[0\]~9 " "Destination node Wave_Gen:inst14\|Finished\[0\]~9" {  } { { "Wave_Gen.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/Wave_Gen.vhd" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216099 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605402216099 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/IO_DECODER.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_10Hz  " "Automatically promoted node clk_div:inst5\|clock_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216099 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/clk_div.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst13\|inst13  " "Automatically promoted node I2C_INTERFACE:inst13\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216099 ""}  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|HEX0_EN  " "Automatically promoted node IO_DECODER:inst3\|HEX0_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216100 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/IO_DECODER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_1MHz  " "Automatically promoted node clk_div:inst5\|clock_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216100 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/clk_div.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst13\|inst12  " "Automatically promoted node I2C_INTERFACE:inst13\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216100 ""}  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|LED_EN  " "Automatically promoted node IO_DECODER:inst3\|LED_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216100 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/IO_DECODER.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|SWITCH_EN  " "Automatically promoted node IO_DECODER:inst3\|SWITCH_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[10\]~70 " "Destination node I2C_INTERFACE:inst13\|inst1\[10\]~70" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[5\]~29 " "Destination node I2C_INTERFACE:inst13\|inst1\[5\]~29" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[5\]~26 " "Destination node I2C_INTERFACE:inst13\|inst1\[5\]~26" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[4\]~32 " "Destination node I2C_INTERFACE:inst13\|inst1\[4\]~32" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[3\]~36 " "Destination node I2C_INTERFACE:inst13\|inst1\[3\]~36" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[2\]~40 " "Destination node I2C_INTERFACE:inst13\|inst1\[2\]~40" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[1\]~45 " "Destination node I2C_INTERFACE:inst13\|inst1\[1\]~45" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[0\]~51 " "Destination node I2C_INTERFACE:inst13\|inst1\[0\]~51" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[6\]~55 " "Destination node I2C_INTERFACE:inst13\|inst1\[6\]~55" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[7\]~59 " "Destination node I2C_INTERFACE:inst13\|inst1\[7\]~59" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216100 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1605402216100 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605402216100 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/IO_DECODER.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216100 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|HEX1_EN  " "Automatically promoted node IO_DECODER:inst3\|HEX1_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216101 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/IO_DECODER.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|DP_EN  " "Automatically promoted node IO_DECODER:inst3\|DP_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216101 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/IO_DECODER.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_4Hz  " "Automatically promoted node clk_div:inst5\|clock_4Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216101 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/clk_div.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|KEY_EN  " "Automatically promoted node IO_DECODER:inst3\|KEY_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[5\]~24 " "Destination node I2C_INTERFACE:inst13\|inst1\[5\]~24" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Keys_IN:inst15\|lpm_bustri:IO_BUS\|dout\[1\]~0 " "Destination node Keys_IN:inst15\|lpm_bustri:IO_BUS\|dout\[1\]~0" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[0\]~51 " "Destination node I2C_INTERFACE:inst13\|inst1\[0\]~51" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605402216101 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/IO_DECODER.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wave_Gen:inst14\|process_1~0  " "Automatically promoted node Wave_Gen:inst14\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216101 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 4442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 4471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216101 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216101 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605402216101 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 3861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216101 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst13\|i2c_ctrl:inst14\|data_out\[7\]~1  " "Automatically promoted node I2C_INTERFACE:inst13\|i2c_ctrl:inst14\|data_out\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[15\] " "Destination node SCOMP:inst\|AC\[15\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[14\] " "Destination node SCOMP:inst\|AC\[14\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[13\] " "Destination node SCOMP:inst\|AC\[13\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[12\] " "Destination node SCOMP:inst\|AC\[12\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[11\] " "Destination node SCOMP:inst\|AC\[11\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[10\] " "Destination node SCOMP:inst\|AC\[10\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[9\] " "Destination node SCOMP:inst\|AC\[9\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[8\] " "Destination node SCOMP:inst\|AC\[8\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[7\] " "Destination node SCOMP:inst\|AC\[7\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[6\] " "Destination node SCOMP:inst\|AC\[6\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605402216102 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1605402216102 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605402216102 ""}  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/i2c_ctrl.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 1346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605402216102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605402216821 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605402216826 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605402216826 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605402216831 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605402216838 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605402216846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605402216846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605402216849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605402216977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605402216981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605402216981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605402217364 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605402217378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605402219887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605402220594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605402220648 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605402222128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605402222128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605402223122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605402226184 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605402226184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605402226536 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1605402226536 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605402226536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605402226538 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605402226816 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605402226871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605402229603 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605402229605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605402232324 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605402233528 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1605402234057 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 MAX 10 " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 864 480 656 880 "GSENSOR_SDI" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SCLK 3.3-V LVTTL AB15 " "Pin GSENSOR_SCLK uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SCLK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 880 480 656 896 "GSENSOR_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3-V LVTTL B8 " "Pin KEY0 uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 128 72 240 144 "KEY0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL A7 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 752 64 232 768 "KEY1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL N14 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/SCOMP_System.bdf" { { 72 72 240 88 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605402234088 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1605402234088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/output_files/SCOMP.fit.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/Coles_Folder/Georgia_Tech/Junior/Fall_2020/ECE_2031/SquareWaveGenerator/SCOMP_Project/output_files/SCOMP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605402234313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5411 " "Peak virtual memory: 5411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605402235878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 20:03:55 2020 " "Processing ended: Sat Nov 14 20:03:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605402235878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605402235878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605402235878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605402235878 ""}
