============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 12:16:00 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(95)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(125)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 8 view nodes, 42 trigger nets, 42 data nets.
KIT-1004 : Chipwatcher code = 0100101101111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_DIN_NUM=42,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=138) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=138) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_DIN_NUM=42,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_DIN_NUM=42,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_DIN_NUM=42,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=138)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=138)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_DIN_NUM=42,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_DIN_NUM=42,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb01,32'sb01110,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb01111,32'sb010111,32'sb011111,32'sb0100111,32'sb0101000,32'sb0101001},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0100110,32'sb0111010,32'sb01001110,32'sb01100010,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2275/34 useful/useless nets, 1262/8 useful/useless insts
SYN-1016 : Merged 40 instances.
SYN-1032 : 1924/8 useful/useless nets, 1713/8 useful/useless insts
SYN-3004 : Optimized 2 const0 DFF(s)
SYN-1032 : 1922/2 useful/useless nets, 1711/0 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1897/16 useful/useless nets, 1690/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 464 better
SYN-1014 : Optimize round 2
SYN-1032 : 1535/60 useful/useless nets, 1328/64 useful/useless insts
SYN-1015 : Optimize round 2, 129 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.225929s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (79.0%)

RUN-1004 : used memory is 143 MB, reserved memory is 110 MB, peak memory is 145 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1551/154 useful/useless nets, 1362/46 useful/useless insts
SYN-1016 : Merged 14 instances.
SYN-2571 : Optimize after map_dsp, round 1, 214 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 38 instances.
SYN-2501 : Optimize round 1, 78 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 18 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2041/22 useful/useless nets, 1852/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7664, tnet num: 2041, tinst num: 1851, tnode num: 9775, tedge num: 11495.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2041 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 239 (3.49), #lev = 7 (1.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 239 (3.49), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 578 instances into 239 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 416 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 128 adder to BLE ...
SYN-4008 : Packed 128 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.300234s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (84.9%)

RUN-1004 : used memory is 149 MB, reserved memory is 114 MB, peak memory is 163 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (293 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1226 instances
RUN-0007 : 448 luts, 588 seqs, 92 mslices, 55 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1436 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 783 nets have 2 pins
RUN-1001 : 524 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     249     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     330     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1224 instances, 448 luts, 588 seqs, 147 slices, 24 macros(147 instances: 92 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6286, tnet num: 1434, tinst num: 1224, tnode num: 8557, tedge num: 10429.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.224396s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (90.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 342713
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1224.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 219745, overlap = 42.75
PHY-3002 : Step(2): len = 142520, overlap = 42.75
PHY-3002 : Step(3): len = 103444, overlap = 36
PHY-3002 : Step(4): len = 76438.4, overlap = 40.5
PHY-3002 : Step(5): len = 59744.5, overlap = 38.25
PHY-3002 : Step(6): len = 50736.1, overlap = 42.75
PHY-3002 : Step(7): len = 43509.1, overlap = 42.75
PHY-3002 : Step(8): len = 39641.5, overlap = 42.75
PHY-3002 : Step(9): len = 37905.3, overlap = 42.75
PHY-3002 : Step(10): len = 34961.5, overlap = 42.75
PHY-3002 : Step(11): len = 32488.1, overlap = 42.75
PHY-3002 : Step(12): len = 31775.4, overlap = 42.75
PHY-3002 : Step(13): len = 29426.2, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.71963e-06
PHY-3002 : Step(14): len = 29109.3, overlap = 36
PHY-3002 : Step(15): len = 29010.2, overlap = 33.75
PHY-3002 : Step(16): len = 28890.7, overlap = 38.25
PHY-3002 : Step(17): len = 28132.1, overlap = 31.5
PHY-3002 : Step(18): len = 26538.3, overlap = 29.25
PHY-3002 : Step(19): len = 26321.6, overlap = 29.25
PHY-3002 : Step(20): len = 25727.9, overlap = 38.3438
PHY-3002 : Step(21): len = 25412.9, overlap = 38.5938
PHY-3002 : Step(22): len = 25650.5, overlap = 34.4062
PHY-3002 : Step(23): len = 25125.3, overlap = 29.8125
PHY-3002 : Step(24): len = 24949.6, overlap = 30.875
PHY-3002 : Step(25): len = 24844.7, overlap = 33.7188
PHY-3002 : Step(26): len = 25314.9, overlap = 36.75
PHY-3002 : Step(27): len = 24502, overlap = 34.0625
PHY-3002 : Step(28): len = 24267.2, overlap = 30.125
PHY-3002 : Step(29): len = 23384.5, overlap = 34.375
PHY-3002 : Step(30): len = 23330.4, overlap = 35.2188
PHY-3002 : Step(31): len = 22484.9, overlap = 31.0312
PHY-3002 : Step(32): len = 22267.7, overlap = 38.0312
PHY-3002 : Step(33): len = 21853.8, overlap = 36.0625
PHY-3002 : Step(34): len = 21887.5, overlap = 36.0938
PHY-3002 : Step(35): len = 21546, overlap = 36.5625
PHY-3002 : Step(36): len = 21206.4, overlap = 39.2812
PHY-3002 : Step(37): len = 20871.5, overlap = 32.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.43926e-06
PHY-3002 : Step(38): len = 21316.9, overlap = 37.5
PHY-3002 : Step(39): len = 21329, overlap = 37.5
PHY-3002 : Step(40): len = 21348.8, overlap = 37.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.87852e-06
PHY-3002 : Step(41): len = 21671.7, overlap = 41.9062
PHY-3002 : Step(42): len = 21678.6, overlap = 41.9062
PHY-3002 : Step(43): len = 22172.9, overlap = 39.75
PHY-3002 : Step(44): len = 22266.8, overlap = 39.8125
PHY-3002 : Step(45): len = 21917.6, overlap = 39.8125
PHY-3002 : Step(46): len = 21800.3, overlap = 42.0625
PHY-3002 : Step(47): len = 21800.3, overlap = 42.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.033940s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75567e-06
PHY-3002 : Step(48): len = 26620.5, overlap = 24
PHY-3002 : Step(49): len = 26620.5, overlap = 24
PHY-3002 : Step(50): len = 25953.2, overlap = 25.0625
PHY-3002 : Step(51): len = 26014.9, overlap = 25.0312
PHY-3002 : Step(52): len = 26091.2, overlap = 25.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51133e-06
PHY-3002 : Step(53): len = 25675.4, overlap = 23.9062
PHY-3002 : Step(54): len = 25675.4, overlap = 23.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.50227e-05
PHY-3002 : Step(55): len = 25913.1, overlap = 23.7188
PHY-3002 : Step(56): len = 25913.1, overlap = 23.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037257s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.88466e-06
PHY-3002 : Step(57): len = 26115.6, overlap = 44
PHY-3002 : Step(58): len = 26115.6, overlap = 44
PHY-3002 : Step(59): len = 25949.8, overlap = 44.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57693e-05
PHY-3002 : Step(60): len = 27189.7, overlap = 44
PHY-3002 : Step(61): len = 27580.4, overlap = 42.875
PHY-3002 : Step(62): len = 27136.6, overlap = 38.6562
PHY-3002 : Step(63): len = 27451.1, overlap = 38.2188
PHY-3002 : Step(64): len = 27864.1, overlap = 37.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.15386e-05
PHY-3002 : Step(65): len = 27354, overlap = 38.5312
PHY-3002 : Step(66): len = 27428.1, overlap = 38.625
PHY-3002 : Step(67): len = 27521.6, overlap = 40.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.30772e-05
PHY-3002 : Step(68): len = 27070.7, overlap = 37.8125
PHY-3002 : Step(69): len = 27128.6, overlap = 37.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000126154
PHY-3002 : Step(70): len = 27540.9, overlap = 35.625
PHY-3002 : Step(71): len = 27540.9, overlap = 35.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000230673
PHY-3002 : Step(72): len = 28225.7, overlap = 34.25
PHY-3002 : Step(73): len = 28316.2, overlap = 34.3125
PHY-3002 : Step(74): len = 27758.6, overlap = 33.5938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6286, tnet num: 1434, tinst num: 1224, tnode num: 8557, tedge num: 10429.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 76.31 peak overflow 3.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1436.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35144, over cnt = 159(0%), over = 572, worst = 15
PHY-1001 : End global iterations;  0.119749s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.1%)

PHY-1001 : Congestion index: top1 = 31.51, top5 = 17.86, top10 = 11.31, top15 = 7.85.
PHY-1001 : End incremental global routing;  0.191170s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (57.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044692s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (104.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.261360s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (77.7%)

OPT-1001 : Current memory(MB): used = 205, reserve = 170, peak = 205.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 872/1436.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35144, over cnt = 159(0%), over = 572, worst = 15
PHY-1002 : len = 39192, over cnt = 101(0%), over = 171, worst = 6
PHY-1002 : len = 39728, over cnt = 57(0%), over = 96, worst = 6
PHY-1002 : len = 41112, over cnt = 8(0%), over = 11, worst = 3
PHY-1002 : len = 41408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.146716s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.6%)

PHY-1001 : Congestion index: top1 = 28.06, top5 = 18.27, top10 = 12.36, top15 = 8.79.
OPT-1001 : End congestion update;  0.209025s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (52.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1434 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034352s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.243515s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (57.7%)

OPT-1001 : Current memory(MB): used = 206, reserve = 172, peak = 206.
OPT-1001 : End physical optimization;  0.733640s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (63.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 448 LUT to BLE ...
SYN-4008 : Packed 448 LUT and 189 SEQ to BLE.
SYN-4003 : Packing 399 remaining SEQ's ...
SYN-4005 : Packed 224 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 175 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 623/943 primitive instances ...
PHY-3001 : End packing;  0.055242s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 540 instances
RUN-1001 : 249 mslices, 248 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1248 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 582 nets have 2 pins
RUN-1001 : 524 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 538 instances, 497 slices, 24 macros(147 instances: 92 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 28501.2, Over = 44.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5340, tnet num: 1246, tinst num: 538, tnode num: 6950, tedge num: 9169.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.327161s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (95.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53682e-05
PHY-3002 : Step(75): len = 27961.2, overlap = 41.75
PHY-3002 : Step(76): len = 28003.6, overlap = 42
PHY-3002 : Step(77): len = 28009.6, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07364e-05
PHY-3002 : Step(78): len = 27949.4, overlap = 44.75
PHY-3002 : Step(79): len = 28203.6, overlap = 45.5
PHY-3002 : Step(80): len = 28453.4, overlap = 45.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14728e-05
PHY-3002 : Step(81): len = 29499, overlap = 38.25
PHY-3002 : Step(82): len = 29876.5, overlap = 37.25
PHY-3002 : Step(83): len = 30501.3, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.224507s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 42454.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031097s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000291414
PHY-3002 : Step(84): len = 37264.2, overlap = 8.75
PHY-3002 : Step(85): len = 35403.8, overlap = 11.5
PHY-3002 : Step(86): len = 34000.3, overlap = 16.5
PHY-3002 : Step(87): len = 33286.6, overlap = 18
PHY-3002 : Step(88): len = 32883.9, overlap = 20
PHY-3002 : Step(89): len = 32606.6, overlap = 19.25
PHY-3002 : Step(90): len = 32597.4, overlap = 18
PHY-3002 : Step(91): len = 32578, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000582829
PHY-3002 : Step(92): len = 32481.1, overlap = 15.75
PHY-3002 : Step(93): len = 32475.4, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00116566
PHY-3002 : Step(94): len = 32588, overlap = 15.75
PHY-3002 : Step(95): len = 32601.7, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006712s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38156.7, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006748s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 38196.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5340, tnet num: 1246, tinst num: 538, tnode num: 6950, tedge num: 9169.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/1248.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47520, over cnt = 144(0%), over = 227, worst = 5
PHY-1002 : len = 48480, over cnt = 79(0%), over = 106, worst = 4
PHY-1002 : len = 49552, over cnt = 23(0%), over = 34, worst = 3
PHY-1002 : len = 49840, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 49936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.252457s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (12.4%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 20.09, top10 = 14.83, top15 = 10.89.
PHY-1001 : End incremental global routing;  0.324208s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (24.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037728s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.387425s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.3%)

OPT-1001 : Current memory(MB): used = 212, reserve = 177, peak = 212.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1048/1248.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008298s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (188.3%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 20.09, top10 = 14.83, top15 = 10.89.
OPT-1001 : End congestion update;  0.069309s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027679s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.097097s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.6%)

OPT-1001 : Current memory(MB): used = 212, reserve = 178, peak = 212.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027461s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1048/1248.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009851s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (158.6%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 20.09, top10 = 14.83, top15 = 10.89.
PHY-1001 : End incremental global routing;  0.076085s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (82.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038579s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1048/1248.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008649s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.7%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 20.09, top10 = 14.83, top15 = 10.89.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026891s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.965574s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (66.3%)

RUN-1003 : finish command "place" in  6.828238s wall, 2.234375s user + 0.406250s system = 2.640625s CPU (38.7%)

RUN-1004 : used memory is 192 MB, reserved memory is 157 MB, peak memory is 213 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 540 instances
RUN-1001 : 249 mslices, 248 lslices, 19 pads, 19 brams, 0 dsps
RUN-1001 : There are total 1248 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 582 nets have 2 pins
RUN-1001 : 524 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5340, tnet num: 1246, tinst num: 538, tnode num: 6950, tedge num: 9169.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 249 mslices, 248 lslices, 19 pads, 19 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1246 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47096, over cnt = 141(0%), over = 223, worst = 5
PHY-1002 : len = 47936, over cnt = 97(0%), over = 129, worst = 4
PHY-1002 : len = 49168, over cnt = 26(0%), over = 38, worst = 3
PHY-1002 : len = 49640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233328s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (40.2%)

PHY-1001 : Congestion index: top1 = 27.56, top5 = 20.10, top10 = 14.76, top15 = 10.78.
PHY-1001 : End global routing;  0.300004s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (52.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 234, reserve = 200, peak = 248.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 497, reserve = 467, peak = 497.
PHY-1001 : End build detailed router design. 4.393150s wall, 3.843750s user + 0.062500s system = 3.906250s CPU (88.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.631012s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (89.1%)

PHY-1001 : Current memory(MB): used = 528, reserve = 499, peak = 528.
PHY-1001 : End phase 1; 1.643317s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (89.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 9% nets.
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Patch 748 net; 1.194606s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (88.9%)

PHY-1022 : len = 120328, over cnt = 113(0%), over = 113, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 529, reserve = 500, peak = 529.
PHY-1001 : End initial routed; 2.900430s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (90.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1095(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.293594s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (90.5%)

PHY-1001 : Current memory(MB): used = 532, reserve = 503, peak = 532.
PHY-1001 : End phase 2; 3.194117s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (90.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 120328, over cnt = 113(0%), over = 113, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.010876s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 120352, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.161290s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (67.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 120400, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.068334s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 120416, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.028839s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1095(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.291744s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (112.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 31 feed throughs used by 26 nets
PHY-1001 : End commit to database; 0.154045s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.4%)

PHY-1001 : Current memory(MB): used = 544, reserve = 516, peak = 544.
PHY-1001 : End phase 3; 0.874448s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (78.6%)

PHY-1003 : Routed, final wirelength = 120416
PHY-1001 : Current memory(MB): used = 544, reserve = 516, peak = 544.
PHY-1001 : End export database. 0.014134s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.6%)

PHY-1001 : End detail routing;  10.397813s wall, 9.140625s user + 0.078125s system = 9.218750s CPU (88.7%)

RUN-1003 : finish command "route" in  11.058903s wall, 9.625000s user + 0.078125s system = 9.703125s CPU (87.7%)

RUN-1004 : used memory is 476 MB, reserved memory is 446 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      765   out of  19600    3.90%
#reg                      616   out of  19600    3.14%
#le                       940
  #lut only               324   out of    940   34.47%
  #reg only               175   out of    940   18.62%
  #lut&reg                441   out of    940   46.91%
#dsp                        0   out of     29    0.00%
#bram                      19   out of     64   29.69%
  #bram9k                  19
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 201
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             158
#3        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q1    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |940    |618     |147     |616     |19      |0       |
|  adc                               |adc_ctrl       |27     |21      |6       |14      |0       |0       |
|  fifo_list                         |fifo_ctrl      |49     |25      |16      |33      |0       |0       |
|    fifo_list                       |fifo           |44     |20      |16      |29      |0       |0       |
|  rx                                |uart_rx        |64     |57      |6       |38      |0       |0       |
|  tx                                |uart_tx        |60     |38      |8       |39      |0       |0       |
|  type                              |type_choice    |134    |126     |8       |75      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |605    |350     |103     |417     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |605    |350     |103     |417     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |278    |139     |0       |278     |0       |0       |
|        reg_inst                    |register       |275    |136     |0       |275     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |327    |211     |103     |139     |0       |0       |
|        bus_inst                    |bus_top        |126    |68      |46      |45      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |44     |21      |16      |16      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |12      |10      |7       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |27     |17      |10      |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |111    |82      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       563   
    #2          2       299   
    #3          3       203   
    #4          4        22   
    #5        5-10       88   
    #6        11-50      34   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.03            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 538
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1248, pip num: 11424
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 31
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 842 valid insts, and 31412 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110110100100101101111111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.492103s wall, 9.093750s user + 0.062500s system = 9.156250s CPU (367.4%)

RUN-1004 : used memory is 483 MB, reserved memory is 452 MB, peak memory is 682 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_121600.log"
