`include "interface.sv"

`include "transaction.sv"
`include  "generator.sv"
`include "driver.sv"
`include "monitor.sv"
`include "scoreboard.sv"

`include "environment.sv"
`include "test.sv"

module testbench_top;
  
  bit clk;
  bit reset;
  
  initial clk = 0;
  
  always #5 clk =! clk;
  
  initial begin
    reset = 1;
    #20 reset = 0;
  end
  
  intf i_i(clk, reset);
  
  testb t1(i_i);
  
  d_ff dut(.D(i_i.D),.clk(i_i.clk),.reset(i_i.reset),.Q(i_i.Q),.Qn(i_i.Qn));
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
  end
  
endmodule
  
  
