<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Memory2" module="SDR" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 12 11 21:08:40.371" version="6.0" type="Module" synthesis="lse" source_format="Verilog">
  <Package>
		<File name="Memory2.lpc" type="lpc" modified="2019 12 11 21:08:38.329"/>
		<File name="Memory2.v" type="top_level_verilog" modified="2019 12 11 21:08:38.415"/>
		<File name="Memory2_tmpl.v" type="template_verilog" modified="2019 12 11 21:08:38.423"/>
  </Package>
</DiamondModule>
