Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May  1 19:55:02 2021
| Host         : MatebookX-Pro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           11 |
| Yes          | No                    | No                     |              27 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+
|        Clock Signal       |                                                      Enable Signal                                                     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+
|  dut_DISPLAY/clk1_reg_n_0 |                                                                                                                        |                              |                1 |              1 |
|  dut_DISPLAY/clk2_reg_n_0 |                                                                                                                        |                              |                2 |              4 |
|  dut_DISPLAY/clk2_reg_n_0 |                                                                                                                        | dut_DISPLAY/cnt[3]_i_1_n_0   |                3 |              4 |
|  dut_DISPLAY/clk2_reg_n_0 | dut_DISPLAY/p_1_out0                                                                                                   |                              |                2 |              4 |
|  dut_DISPLAY/clk2_reg_n_0 | dut_DISPLAY/p_1_out0                                                                                                   | dut_DISPLAY/dsig[11]_i_1_n_0 |                2 |              4 |
|  dut_DISPLAY/clk2_reg_n_0 | dut_DISPLAY/dsig[7]_i_1_n_0                                                                                            |                              |                2 |              7 |
|  clk_IBUF_BUFG            |                                                                                                                        |                              |                5 |              8 |
|  clk_IBUF_BUFG            | dut_IR/oIR_reg[7]_0[0]                                                                                                 | dut_CU/CAR[7]_i_1_n_0        |                5 |              8 |
|  clk_IBUF_BUFG            | dut_CU/bbstub_douta[5][0]                                                                                              | dut_ALU/SR[0]                |                4 |              8 |
|  clk_IBUF_BUFG            | dut_CU/bbstub_douta[1][0]                                                                                              | dut_ALU/SR[0]                |                2 |              8 |
|  clk_IBUF_BUFG            | dut_CU/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/douta[6] | dut_ALU/SR[0]                |                2 |              8 |
|  dut_DISPLAY/clk1_reg_n_0 |                                                                                                                        | dut_DISPLAY/cnt2[0]_i_1_n_0  |                4 |             16 |
|  clk_IBUF_BUFG            |                                                                                                                        | dut_DISPLAY/clear            |                4 |             16 |
|  clk_IBUF_BUFG            | dut_CU/bbstub_douta[11][0]                                                                                             | dut_ALU/SR[0]                |                4 |             16 |
|  clk_IBUF_BUFG            | dut_CU/bbstub_douta[3][0]                                                                                              | dut_ALU/SR[0]                |                4 |             16 |
|  clk_IBUF_BUFG            | dut_CU/bbstub_douta[13]_2[0]                                                                                           | dut_ALU/SR[0]                |                6 |             16 |
|  clk_IBUF_BUFG            | dut_CU/E[0]                                                                                                            |                              |                6 |             16 |
+---------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------+----------------+


