<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Bit Rows" />
<meta name="abstract" content="Rows of SRAM bit cells with shared BL and BR pins are recognized and injected. This is known as a metainjected structure because it contains the bit structure, which is itself injected." />
<meta name="description" content="Rows of SRAM bit cells with shared BL and BR pins are recognized and injected. This is known as a metainjected structure because it contains the bit structure, which is itself injected." />
<meta name="DC.subject" content="Bit rows" />
<meta name="keywords" content="Bit rows" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idab341ac3-4c29-4313-93b0-7892bae7339a" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Bit Rows</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Bit Rows" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="idab341ac3-4c29-4313-93b0-7892bae7339a">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Bit Rows</h1>
<div class="body refbody GeneralRefBody" id="idbbbbedb4-0218-4db0-a273-e841fe9a11a1"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Rows of
SRAM bit cells with shared BL and BR pins are recognized and injected.
This is known as a <dfn class="term italic">metainjected</dfn> structure
because it contains the bit structure, which is itself injected.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="idab341ac3-4c29-4313-93b0-7892bae7339a__id85f2e6c8-6337-427b-8e6a-65621e7fce6a"><div class="fig fignone" id="idab341ac3-4c29-4313-93b0-7892bae7339a__id05e4f745-57ad-4586-bf17-5bb90b54b4f2"><span class="figcap"><span class="fig--title-label">Figure 1. </span>_bitrow2v Structure</span><br /><div class="imagecenter"><img class="image imagecenter" height="111" src="../graphics/hier_lvs09a.png" width="468" /></div><br /></div>
<p class="p">Requirements for successful logic injection:</p>
<ul class="ul"><li class="li" id="idab341ac3-4c29-4313-93b0-7892bae7339a__iddc194371-9bd1-4680-b358-ff5c81b887fe"><p class="p">In <a class="xref fm:Figure" href="#idab341ac3-4c29-4313-93b0-7892bae7339a__id05e4f745-57ad-4586-bf17-5bb90b54b4f2">Figure 1</a>, the names BL, BR, W0,
and W1 are for reference only; no text is actually required by LVS.
These nets may be connected to other devices not shown in the diagram.</p>
</li>
<li class="li" id="idab341ac3-4c29-4313-93b0-7892bae7339a__idc3fb7ca8-82bc-4d95-9e2f-542878ff964d"><p class="p">In
the entire structure there must be only one “power” net and one
“ground” net for all bit cells. Configurations with different power
or ground nets used by different bit cells comprising the row are
rejected. The power and ground nets may be any nets and do not have
to be named or designated as power or ground supplies.</p>
</li>
<li class="li" id="idab341ac3-4c29-4313-93b0-7892bae7339a__idd3efc635-eb6a-4189-83b3-abed33002fae"><p class="p">In
the entire structure there must be at most one substrate net for
each type of MOS device (PMOS and NMOS).</p>
</li>
<li class="li" id="idab341ac3-4c29-4313-93b0-7892bae7339a__idc4f2dd41-34fb-4787-a410-14152251fac2"><p class="p">Pin
swapping of individual bits in the row is allowed; BL and BR pins
of bit cells are swapped as necessary when the row is recognized.
Errors are reported for structures chosen differently in layout
and source. To prevent this, potentially ambiguous configurations
are recognized and logic injection is disabled for them.</p>
</li>
<li class="li" id="idab341ac3-4c29-4313-93b0-7892bae7339a__id3668d90a-a1db-4d5e-8ca0-7d3abfe062bf"><p class="p">Currently,
bit row injection is limited to identical bit cells: the corresponding
MOS devices in each bit cell (after swapping BL and BR pins if necessary)
must have identical device type, subtype, and properties.</p>
</li>
</ul>
<p class="p">Pin swappability:</p>
<p class="p BlockIndent">Pins BL and BR are always swappable. Word pins W0,
W1, and so forth are always swappable. Asymmetries, such as different
component types, subtypes, or properties, do not prevent pin swappability
(but are checked after matching is completed). If nets connected
to BL and BR or W0, W1, and so forth are ambiguous, ambiguity resolution examines
types, subtypes, and properties of devices inside the injected structure.</p>
<p class="p">Possible configurations:</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_bitrowNv</span> —
(N+4)-pin row of N bit cells (BL, BR, W0, W1, … W(N-1), SUP1, SUP2),
three-pin MOS devices or four-pin MOS devices with substrate pins
of CMOS P-type and N-type transistors connected to nets SUP1 and
SUP2, respectively.</p>
<p class="p BlockIndent"><span class="ph FontProperty HeadingLabel">_bitrowNb</span> —
(N+6)-pin row of N bit cells (BL, BR, W0, W1, … W(N-1), SUP1, SUP2,
SUB1, SUB2), four-pin MOS devices with substrate pins not connected
to nets SUP1 and SUP2. Substrate pins of the P devices are connected
to net SUB1 and substrate pins of the N devices are connected to
net SUB2.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">SUB1 and SUB2 are
“second class” pins and normally do not appear in LVS reports; substrate
connections are checked, but discrepancies are reported at individual transistor
level.</p>
</div>
<p class="p">Memory savings:</p>
<p class="p BlockIndent">Under optimal conditions (many large hcells of approximately
equal size containing only bit structures) memory consumption is
reduced by about 16×, depending on the length of the row.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Bit Rows"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_BitRows_idab341ac3.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>