<stg><name>arp_send</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i48 %myMac_V), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %myIP_V), !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %gateway_V), !map !126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %netmask_V), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %arptable_addr_V), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i80 %arptable_data_V), !map !138

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="80">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i80 %call_for_responce_Mac_IP_V), !map !142

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 %call_for_responce_valid_V), !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %lookup_req_V), !map !150

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i48* %lookup_result_V), !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %arp_status_V), !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i512* %arp_out_data_V), !map !162

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i64* %arp_out_keep_V), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %arp_out_last_V), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %arp_out_valid_V), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %arp_out_ready_V), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @arp_send_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:17  %lookup_req_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %lookup_req_V)

]]></Node>
<StgValue><ssdm name="lookup_req_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:18  %call_for_responce_va = call i1 @_ssdm_op_Read.ap_none.i1(i1 %call_for_responce_valid_V)

]]></Node>
<StgValue><ssdm name="call_for_responce_va"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
codeRepl:19  %call_for_responce_Ma = call i80 @_ssdm_op_Read.ap_none.i80(i80 %call_for_responce_Mac_IP_V)

]]></Node>
<StgValue><ssdm name="call_for_responce_Ma"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
codeRepl:20  %arptable_data_V_read = call i80 @_ssdm_op_Read.ap_none.i80(i80 %arptable_data_V)

]]></Node>
<StgValue><ssdm name="arptable_data_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:21  %netmask_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %netmask_V)

]]></Node>
<StgValue><ssdm name="netmask_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:22  %gateway_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %gateway_V)

]]></Node>
<StgValue><ssdm name="gateway_V_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:23  %myIP_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %myIP_V)

]]></Node>
<StgValue><ssdm name="myIP_V_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
codeRepl:24  %myMac_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %myMac_V)

]]></Node>
<StgValue><ssdm name="myMac_V_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln46"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i48 %myMac_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln47"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i32 %myIP_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln48"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i32 %gateway_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln49"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32 %netmask_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln50"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i8* %arptable_addr_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln51"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i80 %arptable_data_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln52"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i80 %call_for_responce_Mac_IP_V, i1 %call_for_responce_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln53"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i32 %lookup_req_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln54"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i48* %lookup_result_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln55"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i2* %arp_status_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln56"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i512* %arp_out_data_V, i64* %arp_out_keep_V, i1* %arp_out_last_V, i1* %arp_out_valid_V, i1* %arp_out_ready_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln57"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:37  %arptable_addr_reg_V_s = load i8* @arptable_addr_reg_V, align 1

]]></Node>
<StgValue><ssdm name="arptable_addr_reg_V_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:38  call void @_ssdm_op_Write.ap_none.i8P(i8* %arptable_addr_V, i8 %arptable_addr_reg_V_s)

]]></Node>
<StgValue><ssdm name="write_ln90"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:39  %lookup_result_reg_V_s = load i48* @lookup_result_reg_V, align 8

]]></Node>
<StgValue><ssdm name="lookup_result_reg_V_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
codeRepl:40  call void @_ssdm_op_Write.ap_none.i48P(i48* %lookup_result_V, i48 %lookup_result_reg_V_s)

]]></Node>
<StgValue><ssdm name="write_ln91"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:41  %arp_status_reg_V_loa = load i2* @arp_status_reg_V, align 1

]]></Node>
<StgValue><ssdm name="arp_status_reg_V_loa"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
codeRepl:42  call void @_ssdm_op_Write.ap_none.i2P(i2* %arp_status_V, i2 %arp_status_reg_V_loa)

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:43  %arp_out_reg_dst_mac_1 = load i48* @arp_out_reg_dst_mac_s, align 8

]]></Node>
<StgValue><ssdm name="arp_out_reg_dst_mac_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:44  %myMacReg_V_load = load i48* @myMacReg_V, align 8

]]></Node>
<StgValue><ssdm name="myMacReg_V_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="34" op_0_bw="34">
<![CDATA[
codeRepl:45  %arp_out_reg_fixed_he_1 = load i34* @arp_out_reg_fixed_he, align 8

]]></Node>
<StgValue><ssdm name="arp_out_reg_fixed_he_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="48" op_0_bw="34">
<![CDATA[
codeRepl:46  %zext_ln215 = zext i34 %arp_out_reg_fixed_he_1 to i48

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4">
<![CDATA[
codeRepl:47  %arp_out_reg_opcode_V_1 = load i4* @arp_out_reg_opcode_V, align 1

]]></Node>
<StgValue><ssdm name="arp_out_reg_opcode_V_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="4">
<![CDATA[
codeRepl:48  %zext_ln215_1 = zext i4 %arp_out_reg_opcode_V_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:49  %arp_out_reg_src_mac_1 = load i48* @arp_out_reg_src_mac_s, align 8

]]></Node>
<StgValue><ssdm name="arp_out_reg_src_mac_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:50  %arp_out_reg_src_ip_V_1 = load i32* @arp_out_reg_src_ip_V, align 8

]]></Node>
<StgValue><ssdm name="arp_out_reg_src_ip_V_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:51  %arp_out_reg_dst_ip_V_1 = load i32* @arp_out_reg_dst_ip_V, align 8

]]></Node>
<StgValue><ssdm name="arp_out_reg_dst_ip_V_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="48" op_2_bw="48" op_3_bw="16" op_4_bw="48" op_5_bw="16" op_6_bw="48" op_7_bw="32" op_8_bw="48" op_9_bw="32" op_10_bw="176">
<![CDATA[
codeRepl:52  %p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i48.i48.i16.i48.i16.i48.i32.i48.i32.i176(i48 %arp_out_reg_dst_mac_1, i48 %myMacReg_V_load, i16 2054, i48 %zext_ln215, i16 %zext_ln215_1, i48 %arp_out_reg_src_mac_1, i32 %arp_out_reg_src_ip_V_1, i48 %arp_out_reg_dst_mac_1, i32 %arp_out_reg_dst_ip_V_1, i176 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
codeRepl:53  call void @_ssdm_op_Write.ap_none.i512P(i512* %arp_out_data_V, i512 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln103"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:54  %arp_out_reg_valid_V_s = load i1* @arp_out_reg_valid_V, align 4

]]></Node>
<StgValue><ssdm name="arp_out_reg_valid_V_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:55  %select_ln104 = select i1 %arp_out_reg_valid_V_s, i64 -16, i64 0

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:56  call void @_ssdm_op_Write.ap_none.i64P(i64* %arp_out_keep_V, i64 %select_ln104)

]]></Node>
<StgValue><ssdm name="write_ln104"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:57  call void @_ssdm_op_Write.ap_none.i1P(i1* %arp_out_last_V, i1 %arp_out_reg_valid_V_s)

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:58  call void @_ssdm_op_Write.ap_none.i1P(i1* %arp_out_valid_V, i1 %arp_out_reg_valid_V_s)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:59  %t_V = load i2* @send_req_fifo_rdidx_s, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:60  %t_V_3 = load i2* @send_req_fifo_wridx_s, align 1

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
codeRepl:61  %icmp_ln883 = icmp eq i2 %t_V, %t_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:62  %lhs_V_1 = load i32* @myIPReg_V, align 4

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:63  %send_req_fifo_V_0_lo = load i32* @send_req_fifo_V_0, align 4

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_0_lo"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:64  %send_req_fifo_V_1_lo = load i32* @send_req_fifo_V_1, align 4

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_1_lo"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:65  %send_req_fifo_V_2_lo = load i32* @send_req_fifo_V_2, align 4

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_2_lo"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:66  %send_req_fifo_V_3_lo = load i32* @send_req_fifo_V_3, align 4

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_3_lo"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:67  %t_V_2 = load i2* @send_resp_fifo_wridx, align 1

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:68  %send_resp_fifo_ip_V_1 = load i32* @send_resp_fifo_ip_V_s, align 4

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:69  %send_resp_fifo_ip_V_2 = load i32* @send_resp_fifo_ip_V_1, align 4

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:70  %send_resp_fifo_ip_V_3 = load i32* @send_resp_fifo_ip_V_2, align 4

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:71  %send_resp_fifo_ip_V_4 = load i32* @send_resp_fifo_ip_V_3, align 4

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_4"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:72  br i1 %icmp_ln883, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="34">
<![CDATA[
:0  store i34 4429186564, i34* @arp_out_reg_fixed_he, align 8

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  store i4 1, i4* @arp_out_reg_opcode_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:2  store i48 %myMacReg_V_load, i48* @arp_out_reg_src_mac_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  store i32 %lhs_V_1, i32* @arp_out_reg_src_ip_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:4  store i48 -1, i48* @arp_out_reg_dst_mac_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:5  %tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %send_req_fifo_V_0_lo, i32 %send_req_fifo_V_1_lo, i32 %send_req_fifo_V_2_lo, i32 %send_req_fifo_V_3_lo, i2 %t_V)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  store i32 %tmp_1, i32* @arp_out_reg_dst_ip_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  store i1 true, i1* @arp_out_reg_valid_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %add_ln700 = add i2 %t_V, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:9  store i2 %add_ln700, i2* @send_req_fifo_rdidx_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %4

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2">
<![CDATA[
:0  %t_V_1 = load i2* @send_resp_fifo_rdidx, align 1

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln883_1 = icmp eq i2 %t_V_1, %t_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln883_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln883_1, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="34">
<![CDATA[
:0  store i34 4429186564, i34* @arp_out_reg_fixed_he, align 8

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  store i4 2, i4* @arp_out_reg_opcode_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:2  store i48 %myMacReg_V_load, i48* @arp_out_reg_src_mac_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  store i32 %lhs_V_1, i32* @arp_out_reg_src_ip_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="or_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="48" op_0_bw="48">
<![CDATA[
:4  %send_resp_fifo_mac_V_4 = load i48* @send_resp_fifo_mac_V_3, align 8

]]></Node>
<StgValue><ssdm name="send_resp_fifo_mac_V_4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln9" val="1"/>
<literal name="or_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="48">
<![CDATA[
:5  %send_resp_fifo_mac_V_5 = load i48* @send_resp_fifo_mac_V, align 8

]]></Node>
<StgValue><ssdm name="send_resp_fifo_mac_V_5"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
<literal name="or_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="48" op_0_bw="48">
<![CDATA[
:6  %send_resp_fifo_mac_V_6 = load i48* @send_resp_fifo_mac_V_1, align 8

]]></Node>
<StgValue><ssdm name="send_resp_fifo_mac_V_6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
<literal name="or_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="48">
<![CDATA[
:7  %send_resp_fifo_mac_V_7 = load i48* @send_resp_fifo_mac_V_2, align 8

]]></Node>
<StgValue><ssdm name="send_resp_fifo_mac_V_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
<literal name="or_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %icmp_ln9 = icmp eq i2 %t_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9  %icmp_ln9_1 = icmp eq i2 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:10  %icmp_ln9_2 = icmp eq i2 %t_V_1, -2

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
<literal name="or_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
:11  %select_ln9 = select i1 %icmp_ln9_2, i48 %send_resp_fifo_mac_V_7, i48 %send_resp_fifo_mac_V_6

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %or_ln9 = or i1 %icmp_ln9_2, %icmp_ln9_1

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
<literal name="or_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
:13  %select_ln9_1 = select i1 %icmp_ln9, i48 %send_resp_fifo_mac_V_5, i48 %send_resp_fifo_mac_V_4

]]></Node>
<StgValue><ssdm name="select_ln9_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
:14  %select_ln9_2 = select i1 %or_ln9, i48 %select_ln9, i48 %select_ln9_1

]]></Node>
<StgValue><ssdm name="select_ln9_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:15  store i48 %select_ln9_2, i48* @arp_out_reg_dst_mac_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:16  %tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %send_resp_fifo_ip_V_1, i32 %send_resp_fifo_ip_V_2, i32 %send_resp_fifo_ip_V_3, i32 %send_resp_fifo_ip_V_4, i2 %t_V_1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  store i32 %tmp_2, i32* @arp_out_reg_dst_ip_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:18  store i1 true, i1* @arp_out_reg_valid_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:19  %add_ln700_1 = add i2 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:20  store i2 %add_ln700_1, i2* @send_resp_fifo_rdidx, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %4

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @arp_out_reg_valid_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883" val="1"/>
<literal name="icmp_ln883_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
:0  %send_req_fifo_V_0_fl = phi i1 [ true, %0 ], [ false, %3 ], [ false, %2 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_0_fl"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
:1  %send_resp_fifo_ip_V_5 = phi i1 [ false, %0 ], [ false, %3 ], [ true, %2 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_5"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1">
<![CDATA[
:2  %call_for_responce_re_2 = load i1* @call_for_responce_re, align 8

]]></Node>
<StgValue><ssdm name="call_for_responce_re_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %call_for_responce_re_2, label %_ifconv, label %._crit_edge901

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="80" op_0_bw="80">
<![CDATA[
_ifconv:0  %p_Val2_s = load i80* @call_for_responce_re_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="80">
<![CDATA[
_ifconv:1  %trunc_ln647 = trunc i80 %p_Val2_s to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:2  %icmp_ln321 = icmp eq i2 %t_V_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3  %or_ln321 = or i1 %icmp_ln321, %send_resp_fifo_ip_V_5

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:4  %select_ln321 = select i1 %icmp_ln321, i32 %trunc_ln647, i32 %send_resp_fifo_ip_V_1

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:5  %icmp_ln321_1 = icmp eq i2 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln321_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %or_ln321_1 = or i1 %send_resp_fifo_ip_V_5, %icmp_ln321_1

]]></Node>
<StgValue><ssdm name="or_ln321_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %select_ln321_1 = select i1 %icmp_ln321_1, i32 %trunc_ln647, i32 %send_resp_fifo_ip_V_2

]]></Node>
<StgValue><ssdm name="select_ln321_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %select_ln321_2 = select i1 %icmp_ln321, i32 %send_resp_fifo_ip_V_2, i32 %select_ln321_1

]]></Node>
<StgValue><ssdm name="select_ln321_2"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:9  %icmp_ln321_2 = icmp eq i2 %t_V_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln321_2"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %or_ln321_2 = or i1 %send_resp_fifo_ip_V_5, %icmp_ln321_2

]]></Node>
<StgValue><ssdm name="or_ln321_2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %or_ln321_3 = or i1 %icmp_ln321, %icmp_ln321_1

]]></Node>
<StgValue><ssdm name="or_ln321_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="or_ln321_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %select_ln321_3 = select i1 %icmp_ln321_2, i32 %trunc_ln647, i32 %send_resp_fifo_ip_V_3

]]></Node>
<StgValue><ssdm name="select_ln321_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %select_ln321_4 = select i1 %or_ln321_3, i32 %send_resp_fifo_ip_V_3, i32 %select_ln321_3

]]></Node>
<StgValue><ssdm name="select_ln321_4"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:14  %icmp_ln321_3 = icmp ne i2 %t_V_2, -2

]]></Node>
<StgValue><ssdm name="icmp_ln321_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:15  %icmp_ln321_4 = icmp ne i2 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln321_4"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:16  %icmp_ln321_5 = icmp ne i2 %t_V_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_5"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %and_ln321 = and i1 %icmp_ln321_4, %icmp_ln321_5

]]></Node>
<StgValue><ssdm name="and_ln321"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %and_ln321_1 = and i1 %and_ln321, %icmp_ln321_3

]]></Node>
<StgValue><ssdm name="and_ln321_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %or_ln321_4 = or i1 %send_resp_fifo_ip_V_5, %and_ln321_1

]]></Node>
<StgValue><ssdm name="or_ln321_4"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="or_ln321_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %select_ln321_5 = select i1 %icmp_ln321_2, i32 %send_resp_fifo_ip_V_4, i32 %trunc_ln647

]]></Node>
<StgValue><ssdm name="select_ln321_5"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %select_ln321_6 = select i1 %or_ln321_3, i32 %send_resp_fifo_ip_V_4, i32 %select_ln321_5

]]></Node>
<StgValue><ssdm name="select_ln321_6"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="48" op_0_bw="48" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %p_Result_1 = call i48 @_ssdm_op_PartSelect.i48.i80.i32.i32(i80 %p_Val2_s, i32 32, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ifconv:23  switch i2 %t_V_2, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln136"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="t_V_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
branch2:0  store i48 %p_Result_1, i48* @send_resp_fifo_mac_V_2, align 16

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="t_V_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="t_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
branch1:0  store i48 %p_Result_1, i48* @send_resp_fifo_mac_V_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="t_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="t_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
branch0:0  store i48 %p_Result_1, i48* @send_resp_fifo_mac_V, align 16

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="t_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="t_V_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
branch3:0  store i48 %p_Result_1, i48* @send_resp_fifo_mac_V_3, align 16

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
<literal name="t_V_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln700_2 = add i2 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln700_2, i2* @send_resp_fifo_wridx, align 1

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="call_for_responce_re_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge901

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge901:0  %send_resp_fifo_ip_V_6 = phi i1 [ %or_ln321, %5 ], [ %send_resp_fifo_ip_V_5, %4 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_6"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge901:1  %send_resp_fifo_ip_V_7 = phi i32 [ %select_ln321, %5 ], [ %send_resp_fifo_ip_V_1, %4 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_7"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge901:2  %send_resp_fifo_ip_V_8 = phi i1 [ %or_ln321_1, %5 ], [ %send_resp_fifo_ip_V_5, %4 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_8"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge901:3  %send_resp_fifo_ip_V_9 = phi i32 [ %select_ln321_2, %5 ], [ %send_resp_fifo_ip_V_2, %4 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_9"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge901:4  %send_resp_fifo_ip_V_10 = phi i1 [ %or_ln321_2, %5 ], [ %send_resp_fifo_ip_V_5, %4 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_10"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge901:5  %send_resp_fifo_ip_V_11 = phi i32 [ %select_ln321_4, %5 ], [ %send_resp_fifo_ip_V_3, %4 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_11"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge901:6  %send_resp_fifo_ip_V_12 = phi i1 [ %or_ln321_4, %5 ], [ %send_resp_fifo_ip_V_5, %4 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_12"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge901:7  %send_resp_fifo_ip_V_13 = phi i32 [ %select_ln321_6, %5 ], [ %send_resp_fifo_ip_V_4, %4 ]

]]></Node>
<StgValue><ssdm name="send_resp_fifo_ip_V_13"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge901:8  %icmp_ln883_2 = icmp eq i48 %myMacReg_V_load, %myMac_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln883_2"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge901:9  %icmp_ln883_3 = icmp eq i32 %lhs_V_1, %myIP_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln883_3"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge901:10  %and_ln142 = and i1 %icmp_ln883_2, %icmp_ln883_3

]]></Node>
<StgValue><ssdm name="and_ln142"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge901:11  br i1 %send_resp_fifo_ip_V_12, label %mergeST43, label %._crit_edge901.new44

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_resp_fifo_ip_V_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST43:0  store i32 %send_resp_fifo_ip_V_13, i32* @send_resp_fifo_ip_V_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_resp_fifo_ip_V_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
mergeST43:1  br label %._crit_edge901.new44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge901.new44:0  br i1 %send_resp_fifo_ip_V_10, label %mergeST41, label %._crit_edge901.new42

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_resp_fifo_ip_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST41:0  store i32 %send_resp_fifo_ip_V_11, i32* @send_resp_fifo_ip_V_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_resp_fifo_ip_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
mergeST41:1  br label %._crit_edge901.new42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge901.new42:0  br i1 %send_resp_fifo_ip_V_8, label %mergeST39, label %._crit_edge901.new40

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_resp_fifo_ip_V_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST39:0  store i32 %send_resp_fifo_ip_V_9, i32* @send_resp_fifo_ip_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_resp_fifo_ip_V_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
mergeST39:1  br label %._crit_edge901.new40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge901.new40:0  br i1 %send_resp_fifo_ip_V_6, label %mergeST38, label %._crit_edge901.new

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_resp_fifo_ip_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST38:0  store i32 %send_resp_fifo_ip_V_7, i32* @send_resp_fifo_ip_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_resp_fifo_ip_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
mergeST38:1  br label %._crit_edge901.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge901.new:0  %lookup_req_issued1_V_1 = load i32* @lookup_req_issued1_V, align 4

]]></Node>
<StgValue><ssdm name="lookup_req_issued1_V_1"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge901.new:1  %p_Val2_2 = load i32* @arp_timeout_cnt_V, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge901.new:2  %lhs_V = load i1* @lookup_req_valid_reg, align 1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge901.new:3  %lookup_req_issued_V_s = load i32* @lookup_req_issued_V, align 4

]]></Node>
<StgValue><ssdm name="lookup_req_issued_V_s"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge901.new:4  br i1 %and_ln142, label %6, label %._crit_edge902_ifconv

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge902_ifconv:0  %icmp_ln321_6 = icmp eq i2 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_6"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge902_ifconv:1  %or_ln321_5 = or i1 %icmp_ln321_6, %send_req_fifo_V_0_fl

]]></Node>
<StgValue><ssdm name="or_ln321_5"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge902_ifconv:2  %select_ln321_7 = select i1 %icmp_ln321_6, i32 %myIP_V_read, i32 %send_req_fifo_V_0_lo

]]></Node>
<StgValue><ssdm name="select_ln321_7"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge902_ifconv:3  %icmp_ln321_7 = icmp eq i2 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln321_7"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge902_ifconv:4  %or_ln321_6 = or i1 %send_req_fifo_V_0_fl, %icmp_ln321_7

]]></Node>
<StgValue><ssdm name="or_ln321_6"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
<literal name="icmp_ln321_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge902_ifconv:5  %select_ln321_8 = select i1 %icmp_ln321_7, i32 %myIP_V_read, i32 %send_req_fifo_V_1_lo

]]></Node>
<StgValue><ssdm name="select_ln321_8"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge902_ifconv:6  %select_ln321_9 = select i1 %icmp_ln321_6, i32 %send_req_fifo_V_1_lo, i32 %select_ln321_8

]]></Node>
<StgValue><ssdm name="select_ln321_9"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge902_ifconv:7  %icmp_ln321_8 = icmp eq i2 %t_V_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln321_8"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge902_ifconv:8  %or_ln321_7 = or i1 %send_req_fifo_V_0_fl, %icmp_ln321_8

]]></Node>
<StgValue><ssdm name="or_ln321_7"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge902_ifconv:9  %or_ln321_8 = or i1 %icmp_ln321_6, %icmp_ln321_7

]]></Node>
<StgValue><ssdm name="or_ln321_8"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
<literal name="or_ln321_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge902_ifconv:10  %select_ln321_10 = select i1 %icmp_ln321_8, i32 %myIP_V_read, i32 %send_req_fifo_V_2_lo

]]></Node>
<StgValue><ssdm name="select_ln321_10"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge902_ifconv:11  %select_ln321_11 = select i1 %or_ln321_8, i32 %send_req_fifo_V_2_lo, i32 %select_ln321_10

]]></Node>
<StgValue><ssdm name="select_ln321_11"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge902_ifconv:12  %icmp_ln321_9 = icmp ne i2 %t_V_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln321_9"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge902_ifconv:13  %icmp_ln321_10 = icmp ne i2 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln321_10"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge902_ifconv:14  %icmp_ln321_11 = icmp ne i2 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_11"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge902_ifconv:15  %and_ln321_2 = and i1 %icmp_ln321_10, %icmp_ln321_11

]]></Node>
<StgValue><ssdm name="and_ln321_2"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge902_ifconv:16  %and_ln321_3 = and i1 %and_ln321_2, %icmp_ln321_9

]]></Node>
<StgValue><ssdm name="and_ln321_3"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge902_ifconv:17  %or_ln321_9 = or i1 %send_req_fifo_V_0_fl, %and_ln321_3

]]></Node>
<StgValue><ssdm name="or_ln321_9"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
<literal name="or_ln321_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge902_ifconv:18  %select_ln321_12 = select i1 %icmp_ln321_8, i32 %send_req_fifo_V_3_lo, i32 %myIP_V_read

]]></Node>
<StgValue><ssdm name="select_ln321_12"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge902_ifconv:19  %select_ln321_13 = select i1 %or_ln321_8, i32 %send_req_fifo_V_3_lo, i32 %select_ln321_12

]]></Node>
<StgValue><ssdm name="select_ln321_13"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge902_ifconv:20  %add_ln700_3 = add i2 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge902_ifconv:21  store i2 %add_ln700_3, i2* @send_req_fifo_wridx_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge902_ifconv:22  br label %._crit_edge904

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="80">
<![CDATA[
:0  %trunc_ln647_1 = trunc i80 %arptable_data_V_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln883_4 = icmp eq i32 %trunc_ln647_1, %lookup_req_issued1_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln883_4"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln883_4, label %._crit_edge904, label %_ifconv96

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="29" op_0_bw="32">
<![CDATA[
_ifconv96:0  %trunc_ln647_2 = trunc i32 %p_Val2_2 to i29

]]></Node>
<StgValue><ssdm name="trunc_ln647_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
_ifconv96:1  %icmp_ln879 = icmp eq i29 %trunc_ln647_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv96:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 29)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv96:3  %rhs_V = and i1 %icmp_ln879, %tmp

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv96:4  %ret_V = or i1 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv96:5  br i1 %ret_V, label %_ifconv98, label %._crit_edge904

]]></Node>
<StgValue><ssdm name="br_ln1461"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv98:0  %icmp_ln321_12 = icmp eq i2 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_12"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:1  %or_ln321_10 = or i1 %icmp_ln321_12, %send_req_fifo_V_0_fl

]]></Node>
<StgValue><ssdm name="or_ln321_10"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:2  %select_ln321_14 = select i1 %icmp_ln321_12, i32 %lookup_req_issued_V_s, i32 %send_req_fifo_V_0_lo

]]></Node>
<StgValue><ssdm name="select_ln321_14"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv98:3  %icmp_ln321_13 = icmp eq i2 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln321_13"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:4  %or_ln321_11 = or i1 %send_req_fifo_V_0_fl, %icmp_ln321_13

]]></Node>
<StgValue><ssdm name="or_ln321_11"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
<literal name="icmp_ln321_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:5  %select_ln321_15 = select i1 %icmp_ln321_13, i32 %lookup_req_issued_V_s, i32 %send_req_fifo_V_1_lo

]]></Node>
<StgValue><ssdm name="select_ln321_15"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:6  %select_ln321_16 = select i1 %icmp_ln321_12, i32 %send_req_fifo_V_1_lo, i32 %select_ln321_15

]]></Node>
<StgValue><ssdm name="select_ln321_16"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv98:7  %icmp_ln321_14 = icmp eq i2 %t_V_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln321_14"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:8  %or_ln321_12 = or i1 %send_req_fifo_V_0_fl, %icmp_ln321_14

]]></Node>
<StgValue><ssdm name="or_ln321_12"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:9  %or_ln321_13 = or i1 %icmp_ln321_12, %icmp_ln321_13

]]></Node>
<StgValue><ssdm name="or_ln321_13"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
<literal name="or_ln321_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:10  %select_ln321_17 = select i1 %icmp_ln321_14, i32 %lookup_req_issued_V_s, i32 %send_req_fifo_V_2_lo

]]></Node>
<StgValue><ssdm name="select_ln321_17"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:11  %select_ln321_18 = select i1 %or_ln321_13, i32 %send_req_fifo_V_2_lo, i32 %select_ln321_17

]]></Node>
<StgValue><ssdm name="select_ln321_18"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv98:12  %icmp_ln321_15 = icmp ne i2 %t_V_3, -2

]]></Node>
<StgValue><ssdm name="icmp_ln321_15"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv98:13  %icmp_ln321_16 = icmp ne i2 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="icmp_ln321_16"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv98:14  %icmp_ln321_17 = icmp ne i2 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln321_17"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:15  %and_ln321_4 = and i1 %icmp_ln321_16, %icmp_ln321_17

]]></Node>
<StgValue><ssdm name="and_ln321_4"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:16  %and_ln321_5 = and i1 %and_ln321_4, %icmp_ln321_15

]]></Node>
<StgValue><ssdm name="and_ln321_5"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:17  %or_ln321_14 = or i1 %send_req_fifo_V_0_fl, %and_ln321_5

]]></Node>
<StgValue><ssdm name="or_ln321_14"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
<literal name="or_ln321_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:18  %select_ln321_19 = select i1 %icmp_ln321_14, i32 %send_req_fifo_V_3_lo, i32 %lookup_req_issued_V_s

]]></Node>
<StgValue><ssdm name="select_ln321_19"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:19  %select_ln321_20 = select i1 %or_ln321_13, i32 %send_req_fifo_V_3_lo, i32 %select_ln321_19

]]></Node>
<StgValue><ssdm name="select_ln321_20"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv98:20  %add_ln700_4 = add i2 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv98:21  store i2 %add_ln700_4, i2* @send_req_fifo_wridx_s, align 1

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln142" val="1"/>
<literal name="icmp_ln883_4" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
_ifconv98:22  br label %._crit_edge904

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge904:0  %send_req_fifo_V_0_fl_1 = phi i1 [ %or_ln321_5, %._crit_edge902_ifconv ], [ %send_req_fifo_V_0_fl, %6 ], [ %or_ln321_10, %_ifconv98 ], [ %send_req_fifo_V_0_fl, %_ifconv96 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_0_fl_1"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge904:1  %send_req_fifo_V_0_ne = phi i32 [ %select_ln321_7, %._crit_edge902_ifconv ], [ %send_req_fifo_V_0_lo, %6 ], [ %select_ln321_14, %_ifconv98 ], [ %send_req_fifo_V_0_lo, %_ifconv96 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_0_ne"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge904:2  %send_req_fifo_V_1_fl = phi i1 [ %or_ln321_6, %._crit_edge902_ifconv ], [ %send_req_fifo_V_0_fl, %6 ], [ %or_ln321_11, %_ifconv98 ], [ %send_req_fifo_V_0_fl, %_ifconv96 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_1_fl"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge904:3  %send_req_fifo_V_1_ne = phi i32 [ %select_ln321_9, %._crit_edge902_ifconv ], [ %send_req_fifo_V_1_lo, %6 ], [ %select_ln321_16, %_ifconv98 ], [ %send_req_fifo_V_1_lo, %_ifconv96 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_1_ne"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge904:4  %send_req_fifo_V_2_fl = phi i1 [ %or_ln321_7, %._crit_edge902_ifconv ], [ %send_req_fifo_V_0_fl, %6 ], [ %or_ln321_12, %_ifconv98 ], [ %send_req_fifo_V_0_fl, %_ifconv96 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_2_fl"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge904:5  %send_req_fifo_V_2_ne = phi i32 [ %select_ln321_11, %._crit_edge902_ifconv ], [ %send_req_fifo_V_2_lo, %6 ], [ %select_ln321_18, %_ifconv98 ], [ %send_req_fifo_V_2_lo, %_ifconv96 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_2_ne"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge904:6  %send_req_fifo_V_3_fl = phi i1 [ %or_ln321_9, %._crit_edge902_ifconv ], [ %send_req_fifo_V_0_fl, %6 ], [ %or_ln321_14, %_ifconv98 ], [ %send_req_fifo_V_0_fl, %_ifconv96 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_3_fl"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
._crit_edge904:7  %send_req_fifo_V_3_ne = phi i32 [ %select_ln321_13, %._crit_edge902_ifconv ], [ %send_req_fifo_V_3_lo, %6 ], [ %select_ln321_20, %_ifconv98 ], [ %send_req_fifo_V_3_lo, %_ifconv96 ]

]]></Node>
<StgValue><ssdm name="send_req_fifo_V_3_ne"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="80">
<![CDATA[
._crit_edge904:8  %trunc_ln357 = trunc i80 %arptable_data_V_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln357"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge904:9  %icmp_ln879_1 = icmp eq i32 %lookup_req_issued1_V_1, %trunc_ln357

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge904:10  br i1 %send_req_fifo_V_3_fl, label %mergeST36, label %.new37

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_req_fifo_V_3_fl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST36:0  store i32 %send_req_fifo_V_3_ne, i32* @send_req_fifo_V_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_req_fifo_V_3_fl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
mergeST36:1  br label %.new37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new37:0  br i1 %send_req_fifo_V_2_fl, label %mergeST34, label %.new35

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_req_fifo_V_2_fl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST34:0  store i32 %send_req_fifo_V_2_ne, i32* @send_req_fifo_V_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_req_fifo_V_2_fl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
mergeST34:1  br label %.new35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new35:0  br i1 %send_req_fifo_V_1_fl, label %mergeST32, label %.new33

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_req_fifo_V_1_fl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST32:0  store i32 %send_req_fifo_V_1_ne, i32* @send_req_fifo_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_req_fifo_V_1_fl" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
mergeST32:1  br label %.new33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new33:0  br i1 %send_req_fifo_V_0_fl_1, label %mergeST, label %.new

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_req_fifo_V_0_fl_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST:0  store i32 %send_req_fifo_V_0_ne, i32* @send_req_fifo_V_0, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="send_req_fifo_V_0_fl_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new:0  br i1 %icmp_ln879_1, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_Result_2, label %.critedge, label %9

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="32">
<![CDATA[
:0  %trunc_ln647_3 = trunc i32 %lookup_req_V_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_3"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln883_5 = icmp eq i8 %trunc_ln647_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln883_5"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="p_Result_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln883_5, label %._crit_edge909, label %10

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="icmp_ln883_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 1, i2* @arp_status_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="p_Result_2" val="0"/>
<literal name="icmp_ln883_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
.critedge:0  store i2 -2, i2* @arp_status_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1  br label %._crit_edge909

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="icmp_ln883_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge909:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  store i2 0, i2* @arp_status_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %or_ln161 = or i1 %lhs_V, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="or_ln161"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %or_ln161, label %._crit_edge910, label %13

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="32">
<![CDATA[
:0  %trunc_ln647_4 = trunc i32 %lookup_req_V_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_4"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln883_6 = icmp eq i8 %trunc_ln647_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln883_6"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln883_6, label %._crit_edge912, label %14

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="0"/>
<literal name="icmp_ln883_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln700_5 = add i32 %p_Val2_2, 1

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="0"/>
<literal name="icmp_ln883_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln700_5, i32* @arp_timeout_cnt_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="0"/>
<literal name="icmp_ln883_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge912

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge912:0  br label %15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge910:0  store i32 0, i32* @arp_timeout_cnt_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge910:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
:0  %lookup_req_issued0_V_1 = load i32* @lookup_req_issued0_V, align 4

]]></Node>
<StgValue><ssdm name="lookup_req_issued0_V_1"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %lookup_req_issued0_V_1, i32* @lookup_req_issued1_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  store i32 %lookup_req_issued_V_s, i32* @lookup_req_issued0_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1">
<![CDATA[
:3  %lookup_req_valid_reg_3 = load i1* @lookup_req_valid_reg_2, align 1

]]></Node>
<StgValue><ssdm name="lookup_req_valid_reg_3"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %lookup_req_valid_reg_3, i1* @lookup_req_valid_reg, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1">
<![CDATA[
:5  %lookup_req_valid_reg_4 = load i1* @lookup_req_valid_reg_1, align 1

]]></Node>
<StgValue><ssdm name="lookup_req_valid_reg_4"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  store i1 %lookup_req_valid_reg_4, i1* @lookup_req_valid_reg_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="32">
<![CDATA[
:7  %trunc_ln647_5 = trunc i32 %lookup_req_V_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_5"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %icmp_ln883_7 = icmp eq i8 %trunc_ln647_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln883_7"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln883_7, label %._crit_edge915.critedge, label %._crit_edge913

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge913:0  %rhs_V_1 = load i32* @netmaskReg_V, align 4

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge913:1  %xor_ln879 = xor i32 %lhs_V_1, %lookup_req_V_read

]]></Node>
<StgValue><ssdm name="xor_ln879"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge913:2  %and_ln879 = and i32 %rhs_V_1, %xor_ln879

]]></Node>
<StgValue><ssdm name="and_ln879"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge913:3  %icmp_ln879_2 = icmp eq i32 %and_ln879, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge913:4  %gatewayReg_V_load = load i32* @gatewayReg_V, align 4

]]></Node>
<StgValue><ssdm name="gatewayReg_V_load"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
<literal name="icmp_ln879_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge913:5  %trunc_ln647_6 = trunc i32 %gatewayReg_V_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_6"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge913:6  %select_ln174 = select i1 %icmp_ln879_2, i8 %trunc_ln647_5, i8 %trunc_ln647_6

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge913:7  store i8 %select_ln174, i8* @arptable_addr_reg_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="48" op_0_bw="48" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge913:8  %p_Result_6 = call i48 @_ssdm_op_PartSelect.i48.i80.i32.i32(i80 %arptable_data_V_read, i32 32, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
._crit_edge913:9  store i48 %p_Result_6, i48* @lookup_result_reg_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge913:10  %lookup_req_reg_V_loa = load i32* @lookup_req_reg_V, align 4

]]></Node>
<StgValue><ssdm name="lookup_req_reg_V_loa"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge913:11  %icmp_ln178 = icmp ne i32 %lookup_req_reg_V_loa, %lookup_req_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge913:12  store i1 %icmp_ln178, i1* @lookup_req_valid_reg_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge913:13  store i32 %lookup_req_V_read, i32* @lookup_req_reg_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge913:14  %select_ln181 = select i1 %icmp_ln879_2, i32 %lookup_req_V_read, i32 %gatewayReg_V_load

]]></Node>
<StgValue><ssdm name="select_ln181"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge913:15  store i32 %select_ln181, i32* @lookup_req_issued_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge913:16  br label %._crit_edge915

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="48" op_0_bw="48" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge915.critedge:0  %p_Result_45_c = call i48 @_ssdm_op_PartSelect.i48.i80.i32.i32(i80 %arptable_data_V_read, i32 32, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_45_c"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
._crit_edge915.critedge:1  store i48 %p_Result_45_c, i48* @lookup_result_reg_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge915.critedge:2  store i1 false, i1* @lookup_req_valid_reg_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln883_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge915.critedge:3  br label %._crit_edge915

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="80" op_1_bw="80" op_2_bw="80">
<![CDATA[
._crit_edge915:0  store i80 %call_for_responce_Ma, i80* @call_for_responce_re_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge915:1  store i1 %call_for_responce_va, i1* @call_for_responce_re, align 8

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
._crit_edge915:2  store i48 %myMac_V_read, i48* @myMacReg_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge915:3  store i32 %myIP_V_read, i32* @myIPReg_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge915:4  store i32 %gateway_V_read, i32* @gatewayReg_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge915:5  store i32 %netmask_V_read, i32* @netmaskReg_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0">
<![CDATA[
._crit_edge915:6  ret void

]]></Node>
<StgValue><ssdm name="ret_ln189"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
