var pairs =
{
"io_type":{"hdl":1,"buffer":1,"valid":1,"inputs":1,"string":1,"pin_name":1,"porta":1,"portb":1,"portc":1,"portd":1,"type_name":1,"lvds25e":1,"lvttl33":1}
,"hdl":{"attribute":1}
,"buffer":{"type":1,"types":1}
,"used":{"standard":1,"conjunction":1}
,"standard":{"input":1,"support":1}
,"input":{"output":1}
,"output":{"bidirectional":1,"4:0":1}
,"bidirectional":{"buffers":1}
,"buffers":{"e.g":1}
,"e.g":{"takes":1,"lvcmso18":1}
,"takes":{"multiple":1}
,"multiple":{"values":1}
,"values":{"differ":1}
,"differ":{"slightly":1}
,"slightly":{"depending":1}
,"depending":{"element":1}
,"element":{"using":1,"fpga":1}
,"using":{"vccio":1,"latticeec":1}
,"vccio":{"required":1,"requirements":1}
,"required":{"standards":1}
,"standards":{"embedded":1}
,"embedded":{"attribute":1}
,"attribute":{"names":1,"vccio":1,"used":1,"usage":1,"io_type":1,"pin_name":1,"d_lvds25e":1,"example":1}
,"names":{"separate":1}
,"separate":{"attribute":1}
,"conjunction":{"iobuf":1}
,"iobuf":{"preference":1,"global":1}
,"preference":{"refer":1}
,"refer":{"iobuf":1,"specific":1,"following":1}
,"global":{"preferences":1}
,"preferences":{"honored":1}
,"honored":{"io_type":1}
,"valid":{"buffer":1,"type":1}
,"types":{"refer":1}
,"specific":{"element":1}
,"fpga":{"libraries":1,"tn-02065":1,"latticeec":1,"attributes":1}
,"libraries":{"help":1}
,"help":{"sysio":1}
,"sysio":{"usage":1}
,"usage":{"guides":1,"vhdl":1,"guide":1}
,"guides":{"legal":1,"information":1}
,"legal":{"io_type":1,"combinations":1}
,"inputs":{"outputs":1}
,"examples":{"attribute":1,"demonstrate":1,"fpga":1}
,"vhdl":{"verilog":1,"syntax":1,"source":1,"iovhdl.vhd":1}
,"verilog":{"included":1,"syntax":1,"example":1,"source":1}
,"included":{"topic":1}
,"device":{"support":1,"family":1}
,"lvds":{"blvds25":1}
,"blvds25":{"mlvds25":1}
,"mlvds25":{"rsds":1}
,"rsds":{"lvpecl25":1}
,"lvpecl25":{"lvpecl33":1}
,"lvpecl33":{"hstl15_i":1}
,"hstl15_i":{"hstl15_ii":1}
,"hstl15_ii":{"hstl15_iii":1}
,"hstl15_iii":{"hstl15_iv":1}
,"hstl15_iv":{"hstl15d_i":1}
,"hstl15d_i":{"hstl15d_ii":1}
,"hstl15d_ii":{"hstl18_i":1}
,"hstl18_i":{"hstl18_ii":1}
,"hstl18_ii":{"hstl18_iii":1}
,"hstl18_iii":{"hstl18_iv":1}
,"hstl18_iv":{"hstl18d_i":1}
,"hstl18d_i":{"hstl18d_ii":1}
,"hstl18d_ii":{"sstl18_i":1}
,"sstl18_i":{"sstl18_ii":1}
,"sstl18_ii":{"sstl18d_i":1}
,"sstl18d_i":{"sstl18d_ii":1}
,"sstl18d_ii":{"sstl25_i":1}
,"sstl25_i":{"sstl25_ii":1}
,"sstl25_ii":{"sstl25d_i":1}
,"sstl25d_i":{"sstl25d_ii":1}
,"sstl25d_ii":{"sstl33_i":1}
,"sstl33_i":{"sstl_ii":1}
,"sstl_ii":{"sstl33d_i":1}
,"sstl33d_i":{"sstl33d_ii":1}
,"sstl33d_ii":{"gtlplus15":1}
,"gtlplus15":{"gtl12":1}
,"gtl12":{"lvttl33":1}
,"lvttl33":{"lvttl33d":1,"drive":1}
,"lvttl33d":{"lvcmos33":1}
,"lvcmos33":{"lvcmos25":1}
,"lvcmos25":{"lvcmos18":1}
,"lvcmos18":{"lvcmos15":1}
,"lvcmos15":{"lvcmos12":1}
,"lvcmos12":{"pci33":1}
,"pci33":{"pcix33":1}
,"pcix33":{"pcix15":1}
,"pcix15":{"agp1x33":1}
,"agp1x33":{"agp2x33":1}
,"agp2x33":{"lvcmos25d":1}
,"lvcmos25d":{"lvcmos33d":1}
,"lvcmos33d":{"lvcmos18d":1}
,"lvcmos18d":{"lvcmos15d":1}
,"lvcmos15d":{"lvcmos12d":1}
,"following":{"usage":1,"examples":1}
,"information":{"legal":1,"standard":1}
,"combinations":{"contact":1}
,"contact":{"technical":1}
,"technical":{"support":1}
,"support":{"detailed":1}
,"detailed":{"information":1}
,"tn1262":{"ecp5":1}
,"ecp5":{"sysio":1}
,"tn1056":{"latticeecp":1}
,"latticeecp":{"sysio":1}
,"tn1088":{"latticesc":1}
,"latticesc":{"purespeed":1,"fpga":1}
,"purespeed":{"usage":1,"technology":1}
,"tn1102":{"latticeecp2":1}
,"latticeecp2":{"sysio":1}
,"tn1177":{"latticeecp3":1}
,"latticeecp3":{"sysio":1}
,"tn1091":{"machxo":1}
,"machxo":{"sysio":1}
,"tn1202":{"machxo2":1}
,"machxo2":{"sysio":1}
,"tn1280":{"machxo3l":1}
,"machxo3l":{"sysio":1}
,"tn1305":{"crosslink":1}
,"crosslink":{"sysi":1}
,"sysi":{"usage":1}
,"tn-02065":{"implementing":1}
,"implementing":{"high-speed":1}
,"high-speed":{"interfaces":1}
,"interfaces":{"machxo3d":1}
,"machxo3d":{"device":1}
,"technology":{"web":1}
,"web":{"page":1}
,"page":{"latticesc":1}
,"designing":{"2gbps":1}
,"2gbps":{"parallel":1}
,"parallel":{"latticesc":1}
,"string":{"attribute":1}
,"pin_name":{"signal":1,"io_type":1,"synthesis":1}
,"signal":{"type_name":1,"pci33":1,"lvcmos33":1,"sstl33_ii":1,"lvcmos25":1}
,"example":{"code":1,"given":1,"precision":1,"synplify":1}
,"porta":{"signal":1,"synthesis":1}
,"portb":{"signal":1}
,"portc":{"signal":1}
,"portd":{"signal":1}
,"syntax":{"precision":1,"synplify":1}
,"pragma":{"attribute":1}
,"type_name":{"type_name":1,"valid":1,"drive":1}
,"type":{"e.g":1,"configuration":1,"settings":1}
,"code":{"precision":1,"synplify":1}
,"d_lvds25e":{"io_type":1}
,"pintype":{"pin_name":1}
,"synthesis":{"io_type":1}
,"drive":{"drive_strength":1,"pullmode":1}
,"drive_strength":{"pullmode":1}
,"pullmode":{"mode":1,"slewrate":1}
,"mode":{"slewrate":1}
,"slewrate":{"value":1,"fast":1}
,"value":{"value":1,"valid":1}
,"note":{"example":1}
,"given":{"pin":1}
,"pin":{"type":1}
,"4:0":{"porta":1}
,"demonstrate":{"type":1}
,"settings":{"using":1}
,"latticeec":{"device":1,"preferences_attributes":1}
,"source":{"attribute":1,"attributes":1}
,"path":{"install_dir":1}
,"install_dir":{"examples":1}
,"preferences_attributes":{"iotype_drive_pullmode_slewrate":1}
,"iotype_drive_pullmode_slewrate":{"vhdl":1,"verilog_mentor":1,"verilog_synplify":1}
,"attributes":{"example":1,"hdl":1}
,"verilog_mentor":{"vlogio.v":1}
,"verilog_synplify":{"vlogio.v":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
