{"Source Block": ["hdl/library/axi_sysid/axi_sysid.v@41:51@HdlIdDef", "reg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\n"], "Clone Blocks": [["hdl/library/axi_ad5766/axi_ad5766.v@111:121", "\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@109:119", "  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n"], ["hdl/library/axi_sysid/axi_sysid.v@47:57", "wire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@116:126", "\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@119:129", "  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n  wire up_clk;\n  wire up_rstn;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@112:122", "  reg up_rack = 1'b0;\n  reg [31:0] up_rdata = 32'h00;\n  reg [31:0] up_rdata_all;\n\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@106:116", "\n  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@107:117", "  wire                    up_adc_pn_oos_s;\n  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@108:118", "  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@114:124", "  reg [31:0] up_rdata_all;\n\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@87:97", "  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@112:122", "  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n  wire                                  trigger_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@111:121", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n\n  reg             up_wack = 'd0;\n"], ["hdl/library/axi_pulse_gen/axi_pulse_gen.v@78:88", "\n  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@122:132", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@108:118", "  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@119:129", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n"], ["hdl/library/data_offload/data_offload.v@161:171", "  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n  wire                                        src_clk;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@110:120", "  input                                 ctrl_mem_reset);\n\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@96:106", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n  wire    [ 1:0]  up_status_pn_oos_s;\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@121:131", "  wire            delay_locked_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@117:127", "  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n"], ["hdl/library/data_offload/data_offload.v@160:170", "  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@120:130", "  wire    [ 15:0]   dac_data_15_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@173:183", "  wire up_sw_resetn = ~up_sw_reset;\n\n  reg  [31:0]                     up_rdata_ff = 'd0;\n  reg                             up_wack_ff = 1'b0;\n  reg                             up_rack_ff = 1'b0;\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire [31:0]                     up_wdata_s;\n  wire [13:0]                     up_waddr_s;\n  wire [13:0]                     up_raddr_s;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@176:186", "  reg                             up_wack_ff = 1'b0;\n  reg                             up_rack_ff = 1'b0;\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire [31:0]                     up_wdata_s;\n  wire [13:0]                     up_waddr_s;\n  wire [13:0]                     up_raddr_s;\n\n  // Scratch register\n  reg [31:0] up_scratch = 'h00;\n\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@93:103", "  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@89:99", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n  wire    [31:0]                up_pll_locked_s;\n"], ["hdl/library/axi_sysid/axi_sysid.v@43:53", "reg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@109:119", "  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@115:125", "\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n"], ["hdl/library/axi_sysid/axi_sysid.v@44:54", "reg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@110:120", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  // internal registers\n\n"], ["hdl/library/axi_adrv9001/axi_adrv9001.v@212:222", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [15:0]  rx1_data_i;\n  wire    [15:0]  rx1_data_q;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001.v@211:221", "  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [15:0]  rx1_data_i;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@175:185", "  reg  [31:0]                     up_rdata_ff = 'd0;\n  reg                             up_wack_ff = 1'b0;\n  reg                             up_rack_ff = 1'b0;\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire [31:0]                     up_wdata_s;\n  wire [13:0]                     up_waddr_s;\n  wire [13:0]                     up_raddr_s;\n\n  // Scratch register\n  reg [31:0] up_scratch = 'h00;\n"], ["hdl/library/axi_ad9783/axi_ad9783.v@113:123", "  wire    [ 15:0]   dac_data_b3_s;\n  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@174:184", "\n  reg  [31:0]                     up_rdata_ff = 'd0;\n  reg                             up_wack_ff = 1'b0;\n  reg                             up_rack_ff = 1'b0;\n  wire                            up_wreq_s;\n  wire                            up_rreq_s;\n  wire [31:0]                     up_wdata_s;\n  wire [13:0]                     up_waddr_s;\n  wire [13:0]                     up_raddr_s;\n\n  // Scratch register\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@118:128", "  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n  wire up_clk;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@107:117", "  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n"], ["hdl/library/data_offload/data_offload.v@162:172", "  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n\n  wire                                        src_clk;\n  wire                                        src_rstn;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_regmap.v@109:119", "  wire up_clk;\n  wire up_rstn;\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@90:100", "\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n  wire    [31:0]                up_pll_locked_s;\n\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@108:118", "  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [13:0]                    up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [13:0]                    up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n  wire                              up_wack_if_s;\n  wire                              up_rack_if_s;\n  wire    [31:0]                    up_rdata_if_s;\n"], ["hdl/library/axi_pulse_gen/axi_pulse_gen.v@79:89", "  wire            clk;\n  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_sysid/axi_sysid.v@46:56", "wire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@91:101", "  wire            up_rstn;\n  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@117:127", "  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_regmap.v@110:120", "  wire up_rstn;\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@118:128", "  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@128:138", "\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\n"], ["hdl/library/axi_sysid/axi_sysid.v@45:55", "\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_sysid/axi_sysid.v@39:49", "\nreg                             up_wack = 'd0;\nreg   [31:0]                    up_rdata_s = 'd0;\nreg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\n"], ["hdl/library/axi_pulse_gen/axi_pulse_gen.v@80:90", "  wire            up_clk;\n  wire            up_rstn;\n  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  pulse_width_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@91:101", "  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n  wire    [31:0]                up_pll_locked_s;\n\n  // parameters\n"], ["hdl/library/axi_sysid/axi_sysid.v@42:52", "reg                             up_rack_s = 'd0;\nreg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\n"], ["hdl/library/data_offload/data_offload.v@159:169", "  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n  wire                                        up_rack_s;\n  wire  [31:0]                                up_rdata_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@95:105", "  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n  wire    [ 1:0]  up_status_pn_err_s;\n"], ["hdl/library/axi_ltc2387/axi_ltc2387.v@108:118", "  wire            up_status_pn_oos_s;\n  wire            up_status_or_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_adc/ad_ip_jesd204_tpl_adc_regmap.v@108:118", "  // internal clocks & resets\n  wire up_clk;\n  wire up_rstn;\n\n  wire up_wreq_s;\n  wire [10:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [10:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n"]], "Diff Content": {"Delete": [[46, "wire                            up_clk;\n"]], "Add": []}}