
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.4.0
// timestamp : Fri Dec  4 15:16:32 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf ('/scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/dataset.cgf', '/scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv32im.cgf') \
//                  -- xlen 32 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the remu instruction of the RISC-V M extension for the remu covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IM")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*M.*);def TEST_CASE_1=True;",remu)

RVTEST_SIGBASE( x8,signature_x8_1)

inst_0:
// rs2 == rd != rs1, rs1==x30, rs2==x5, rd==x5, rs1_val > 0 and rs2_val > 0, rs1_val == 1, rs1_val != rs2_val, rs2_val == 4
// opcode: remu ; op1:x30; op2:x5; dest:x5; op1val:0x1;  op2val:0x4
TEST_RR_OP(remu, x5, x30, x5, 0x00000000, 0x1, 0x4, x8, 0, x10)

inst_1:
// rs1 == rs2 == rd, rs1==x25, rs2==x25, rd==x25, rs1_val > 0 and rs2_val < 0, rs1_val == 4, rs2_val == -4097
// opcode: remu ; op1:x25; op2:x25; dest:x25; op1val:0x4;  op2val:-0x1001
TEST_RR_OP(remu, x25, x25, x25, 0x00000000, 0x4, -0x1001, x8, 4, x10)

inst_2:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==x29, rs2==x4, rd==x3, rs1_val < 0 and rs2_val < 0, rs2_val == -2097153, rs1_val == -536870913
// opcode: remu ; op1:x29; op2:x4; dest:x3; op1val:-0x20000001;  op2val:-0x200001
TEST_RR_OP(remu, x3, x29, x4, 0x00000000, -0x20000001, -0x200001, x8, 8, x10)

inst_3:
// rs1 == rs2 != rd, rs1==x16, rs2==x16, rd==x14, rs1_val < 0 and rs2_val > 0, rs1_val == -268435457
// opcode: remu ; op1:x16; op2:x16; dest:x14; op1val:-0x10000001;  op2val:0x66666665
TEST_RR_OP(remu, x14, x16, x16, 0x00000000, -0x10000001, 0x66666665, x8, 12, x10)

inst_4:
// rs1 == rd != rs2, rs1==x6, rs2==x7, rd==x6, rs1_val == rs2_val, rs2_val == 512, rs1_val == 512
// opcode: remu ; op1:x6; op2:x7; dest:x6; op1val:0x200;  op2val:0x200
TEST_RR_OP(remu, x6, x6, x7, 0x00000000, 0x200, 0x200, x8, 16, x10)

inst_5:
// rs1==x17, rs2==x0, rd==x15, rs2_val == (-2**(xlen-1)), rs2_val == -2147483648
// opcode: remu ; op1:x17; op2:x0; dest:x15; op1val:-0x20000001;  op2val:-0x80000000
TEST_RR_OP(remu, x15, x17, x0, 0x00000000, -0x20000001, -0x80000000, x8, 20, x10)

inst_6:
// rs1==x26, rs2==x18, rd==x1, rs2_val == 0, 
// opcode: remu ; op1:x26; op2:x18; dest:x1; op1val:0x200;  op2val:0x0
TEST_RR_OP(remu, x1, x26, x18, 0x00000000, 0x200, 0x0, x8, 24, x10)

inst_7:
// rs1==x2, rs2==x22, rd==x18, rs2_val == (2**(xlen-1)-1), rs1_val == -16385, rs2_val == 2147483647
// opcode: remu ; op1:x2; op2:x22; dest:x18; op1val:-0x4001;  op2val:0x7fffffff
TEST_RR_OP(remu, x18, x2, x22, 0x00000000, -0x4001, 0x7fffffff, x8, 28, x10)

inst_8:
// rs1==x27, rs2==x28, rd==x4, rs2_val == 1, 
// opcode: remu ; op1:x27; op2:x28; dest:x4; op1val:0x66666667;  op2val:0x1
TEST_RR_OP(remu, x4, x27, x28, 0x00000000, 0x66666667, 0x1, x8, 32, x10)

inst_9:
// rs1==x9, rs2==x17, rd==x16, rs1_val == (-2**(xlen-1)), rs2_val == 16384, rs1_val == -2147483648
// opcode: remu ; op1:x9; op2:x17; dest:x16; op1val:-0x80000000;  op2val:0x4000
TEST_RR_OP(remu, x16, x9, x17, 0x00000000, -0x80000000, 0x4000, x8, 36, x10)

inst_10:
// rs1==x1, rs2==x27, rd==x29, rs1_val == 0, rs2_val == 8192
// opcode: remu ; op1:x1; op2:x27; dest:x29; op1val:0x0;  op2val:0x2000
TEST_RR_OP(remu, x29, x1, x27, 0x00000000, 0x0, 0x2000, x8, 40, x10)

inst_11:
// rs1==x24, rs2==x11, rd==x12, rs1_val == (2**(xlen-1)-1), rs1_val == 2147483647, rs2_val == 33554432
// opcode: remu ; op1:x24; op2:x11; dest:x12; op1val:0x7fffffff;  op2val:0x2000000
TEST_RR_OP(remu, x12, x24, x11, 0x00000000, 0x7fffffff, 0x2000000, x8, 44, x10)

inst_12:
// rs1==x15, rs2==x2, rd==x7, rs2_val == 2, rs1_val == -17
// opcode: remu ; op1:x15; op2:x2; dest:x7; op1val:-0x11;  op2val:0x2
TEST_RR_OP(remu, x7, x15, x2, 0x00000000, -0x11, 0x2, x8, 48, x10)

inst_13:
// rs1==x11, rs2==x19, rd==x17, rs2_val == 8, rs1_val == 1024
// opcode: remu ; op1:x11; op2:x19; dest:x17; op1val:0x400;  op2val:0x8
TEST_RR_OP(remu, x17, x11, x19, 0x00000000, 0x400, 0x8, x8, 52, x10)

inst_14:
// rs1==x12, rs2==x3, rd==x27, rs2_val == 16, rs1_val == 536870912
// opcode: remu ; op1:x12; op2:x3; dest:x27; op1val:0x20000000;  op2val:0x10
TEST_RR_OP(remu, x27, x12, x3, 0x00000000, 0x20000000, 0x10, x8, 56, x10)

inst_15:
// rs1==x28, rs2==x15, rd==x9, rs2_val == 32, 
// opcode: remu ; op1:x28; op2:x15; dest:x9; op1val:-0xb503;  op2val:0x20
TEST_RR_OP(remu, x9, x28, x15, 0x00000000, -0xb503, 0x20, x8, 60, x10)

inst_16:
// rs1==x22, rs2==x12, rd==x21, rs2_val == 64, 
// opcode: remu ; op1:x22; op2:x12; dest:x21; op1val:0x0;  op2val:0x40
TEST_RR_OP(remu, x21, x22, x12, 0x00000000, 0x0, 0x40, x8, 64, x10)

inst_17:
// rs1==x18, rs2==x23, rd==x31, rs2_val == 128, 
// opcode: remu ; op1:x18; op2:x23; dest:x31; op1val:-0xb503;  op2val:0x80
TEST_RR_OP(remu, x31, x18, x23, 0x00000000, -0xb503, 0x80, x8, 68, x10)

inst_18:
// rs1==x14, rs2==x24, rd==x13, rs2_val == 256, 
// opcode: remu ; op1:x14; op2:x24; dest:x13; op1val:-0x80000000;  op2val:0x100
TEST_RR_OP(remu, x13, x14, x24, 0x00000000, -0x80000000, 0x100, x8, 72, x16)
RVTEST_SIGBASE( x15,signature_x15_0)

inst_19:
// rs1==x7, rs2==x14, rd==x24, rs2_val == 1024, 
// opcode: remu ; op1:x7; op2:x14; dest:x24; op1val:0x5;  op2val:0x400
TEST_RR_OP(remu, x24, x7, x14, 0x00000000, 0x5, 0x400, x15, 0, x16)

inst_20:
// rs1==x21, rs2==x6, rd==x11, rs2_val == 2048, rs1_val == -262145
// opcode: remu ; op1:x21; op2:x6; dest:x11; op1val:-0x40001;  op2val:0x800
TEST_RR_OP(remu, x11, x21, x6, 0x00000000, -0x40001, 0x800, x15, 4, x16)

inst_21:
// rs1==x3, rs2==x26, rd==x20, rs2_val == 4096, rs1_val == -4194305
// opcode: remu ; op1:x3; op2:x26; dest:x20; op1val:-0x400001;  op2val:0x1000
TEST_RR_OP(remu, x20, x3, x26, 0x00000000, -0x400001, 0x1000, x15, 8, x16)

inst_22:
// rs1==x23, rs2==x9, rd==x26, rs2_val == 32768, 
// opcode: remu ; op1:x23; op2:x9; dest:x26; op1val:0x33333332;  op2val:0x8000
TEST_RR_OP(remu, x26, x23, x9, 0x00000000, 0x33333332, 0x8000, x15, 12, x16)

inst_23:
// rs1==x5, rs2==x1, rd==x22, rs2_val == 65536, rs1_val == 1431655765
// opcode: remu ; op1:x5; op2:x1; dest:x22; op1val:0x55555555;  op2val:0x10000
TEST_RR_OP(remu, x22, x5, x1, 0x00000000, 0x55555555, 0x10000, x15, 16, x16)

inst_24:
// rs1==x10, rs2==x13, rd==x0, rs2_val == 131072, rs1_val == 1048576
// opcode: remu ; op1:x10; op2:x13; dest:x0; op1val:0x100000;  op2val:0x20000
TEST_RR_OP(remu, x0, x10, x13, 0x00000000, 0x100000, 0x20000, x15, 20, x16)

inst_25:
// rs1==x4, rs2==x10, rd==x19, rs2_val == 262144, rs1_val == 16384
// opcode: remu ; op1:x4; op2:x10; dest:x19; op1val:0x4000;  op2val:0x40000
TEST_RR_OP(remu, x19, x4, x10, 0x00000000, 0x4000, 0x40000, x15, 24, x16)

inst_26:
// rs1==x0, rs2==x21, rd==x28, rs2_val == 524288, rs1_val == -134217729
// opcode: remu ; op1:x0; op2:x21; dest:x28; op1val:-0x8000001;  op2val:0x80000
TEST_RR_OP(remu, x28, x0, x21, 0x00000000, -0x8000001, 0x80000, x15, 28, x16)

inst_27:
// rs1==x8, rs2==x20, rd==x23, rs2_val == 1048576, rs1_val == -8388609
// opcode: remu ; op1:x8; op2:x20; dest:x23; op1val:-0x800001;  op2val:0x100000
TEST_RR_OP(remu, x23, x8, x20, 0x00000000, -0x800001, 0x100000, x15, 32, x16)

inst_28:
// rs1==x31, rs2==x8, rd==x2, rs2_val == 2097152, 
// opcode: remu ; op1:x31; op2:x8; dest:x2; op1val:-0x1;  op2val:0x200000
TEST_RR_OP(remu, x2, x31, x8, 0x00000000, -0x1, 0x200000, x15, 36, x16)

inst_29:
// rs1==x19, rs2==x29, rd==x8, rs2_val == 4194304, 
// opcode: remu ; op1:x19; op2:x29; dest:x8; op1val:0xb503;  op2val:0x400000
TEST_RR_OP(remu, x8, x19, x29, 0x00000000, 0xb503, 0x400000, x15, 40, x16)

inst_30:
// rs1==x20, rs2==x31, rd==x30, rs2_val == 8388608, rs1_val == -524289
// opcode: remu ; op1:x20; op2:x31; dest:x30; op1val:-0x80001;  op2val:0x800000
TEST_RR_OP(remu, x30, x20, x31, 0x00000000, -0x80001, 0x800000, x15, 44, x16)

inst_31:
// rs1==x13, rs2==x30, rd==x10, rs2_val == 16777216, 
// opcode: remu ; op1:x13; op2:x30; dest:x10; op1val:-0x80000000;  op2val:0x1000000
TEST_RR_OP(remu, x10, x13, x30, 0x00000000, -0x80000000, 0x1000000, x15, 48, x16)

inst_32:
// rs2_val == 67108864, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x4000000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x4000000, x15, 52, x16)

inst_33:
// rs2_val == 134217728, rs1_val == -65537
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x10001;  op2val:0x8000000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x10001, 0x8000000, x15, 56, x16)

inst_34:
// rs2_val == 268435456, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x4001;  op2val:0x10000000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x4001, 0x10000000, x15, 60, x16)

inst_35:
// rs2_val == 536870912, rs1_val == 4194304
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x400000;  op2val:0x20000000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x400000, 0x20000000, x15, 64, x16)

inst_36:
// rs2_val == 1073741824, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x9;  op2val:0x40000000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x9, 0x40000000, x15, 68, x16)

inst_37:
// rs2_val == -2, rs1_val == -129
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x81;  op2val:-0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x81, -0x2, x15, 72, x16)

inst_38:
// rs2_val == -3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x7fffffff;  op2val:-0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x7fffffff, -0x3, x15, 76, x16)

inst_39:
// rs2_val == -5, rs1_val == 16777216
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1000000;  op2val:-0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x1000000, -0x5, x15, 80, x16)

inst_40:
// rs2_val == -9, rs1_val == -3
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x3;  op2val:-0x9
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x3, -0x9, x15, 84, x16)

inst_41:
// rs2_val == -17, rs1_val == -1048577
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x100001;  op2val:-0x11
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x100001, -0x11, x15, 88, x16)

inst_42:
// rs2_val == -33, rs1_val == -4097
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x1001;  op2val:-0x21
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x1001, -0x21, x15, 92, x16)

inst_43:
// rs2_val == -65, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4000;  op2val:-0x41
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4000, -0x41, x15, 96, x16)

inst_44:
// rs2_val == -129, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x6;  op2val:-0x81
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x6, -0x81, x15, 100, x16)

inst_45:
// rs2_val == -257, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:-0x101
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, -0x101, x15, 104, x16)

inst_46:
// rs2_val == -513, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:-0x201
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, -0x201, x15, 108, x16)

inst_47:
// rs2_val == -1025, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:-0x401
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, -0x401, x15, 112, x16)

inst_48:
// rs2_val == -2049, rs1_val == 524288
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x80000;  op2val:-0x801
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x80000, -0x801, x15, 116, x16)

inst_49:
// rs2_val == -8193, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x80000000;  op2val:-0x2001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x80000000, -0x2001, x15, 120, x16)

inst_50:
// rs2_val == -16385, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3fffffff;  op2val:-0x4001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3fffffff, -0x4001, x15, 124, x16)

inst_51:
// rs2_val == -32769, rs1_val == -2
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x2;  op2val:-0x8001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x2, -0x8001, x15, 128, x16)

inst_52:
// rs2_val == -65537, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x7;  op2val:-0x10001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x7, -0x10001, x15, 132, x16)

inst_53:
// rs2_val == -131073, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:-0x20001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, -0x20001, x15, 136, x16)

inst_54:
// rs2_val == -262145, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:-0x40001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, -0x40001, x15, 140, x16)

inst_55:
// rs2_val == -524289, rs1_val == -257
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x101;  op2val:-0x80001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x101, -0x80001, x15, 144, x16)

inst_56:
// rs2_val == -1048577, rs1_val == 64
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x40;  op2val:-0x100001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x40, -0x100001, x15, 148, x16)

inst_57:
// rs2_val == -4194305, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:-0x400001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, -0x400001, x15, 152, x16)

inst_58:
// rs2_val == -8388609, rs1_val == 134217728
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x8000000;  op2val:-0x800001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x8000000, -0x800001, x15, 156, x16)

inst_59:
// rs2_val == -16777217, rs1_val == -67108865
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x4000001;  op2val:-0x1000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x4000001, -0x1000001, x15, 160, x16)

inst_60:
// rs2_val == -33554433, rs1_val == 2097152
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x200000;  op2val:-0x2000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x200000, -0x2000001, x15, 164, x16)

inst_61:
// rs2_val == -67108865, rs1_val == 268435456
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000000;  op2val:-0x4000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x10000000, -0x4000001, x15, 168, x16)

inst_62:
// rs2_val == -134217729, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x200000;  op2val:-0x8000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x200000, -0x8000001, x15, 172, x16)

inst_63:
// rs2_val == -268435457, rs1_val == -513
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x201;  op2val:-0x10000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x201, -0x10000001, x15, 176, x16)

inst_64:
// rs2_val == -536870913, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x9;  op2val:-0x20000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x9, -0x20000001, x15, 180, x16)

inst_65:
// rs2_val == -1073741825, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:-0x40000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, -0x40000001, x15, 184, x16)

inst_66:
// rs2_val == 1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x7;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x7, 0x55555555, x15, 188, x16)

inst_67:
// rs2_val == -1431655766, rs1_val == 1073741824
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x40000000;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x40000000, -0x55555556, x15, 192, x16)

inst_68:
// rs1_val == 2, rs1_val==2 and rs2_val==1717986917
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x66666665, x15, 196, x16)

inst_69:
// rs1_val == 8, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x8;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x8, 0x4, x15, 200, x16)

inst_70:
// rs1_val == 16, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10;  op2val:0x400000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x10, 0x400000, x15, 204, x16)

inst_71:
// rs1_val == 32, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x20;  op2val:0x3fffffff
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x20, 0x3fffffff, x15, 208, x16)

inst_72:
// rs1_val == 128, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x80;  op2val:-0x7
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x80, -0x7, x15, 212, x16)

inst_73:
// rs1_val == 256, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x100;  op2val:0x400000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x100, 0x400000, x15, 216, x16)

inst_74:
// rs1_val == 2048, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x800;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x800, 0x3, x15, 220, x16)

inst_75:
// rs1_val == 4096, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1000;  op2val:-0x41
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x1000, -0x41, x15, 224, x16)

inst_76:
// rs1_val == 8192, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2000;  op2val:-0x10000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2000, -0x10000001, x15, 228, x16)

inst_77:
// rs1_val == 32768, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x8000;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x8000, 0x4, x15, 232, x16)

inst_78:
// rs1_val == 65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x10000, 0x55555554, x15, 236, x16)

inst_79:
// rs1_val == 131072, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x20000;  op2val:0x400
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x20000, 0x400, x15, 240, x16)

inst_80:
// rs1_val == 262144, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x40000;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x40000, 0x55555555, x15, 244, x16)

inst_81:
// rs1_val == 8388608, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x800000;  op2val:0x20000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x800000, 0x20000, x15, 248, x16)

inst_82:
// rs1_val == 33554432, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2000000;  op2val:0x400000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2000000, 0x400000, x15, 252, x16)

inst_83:
// rs1_val == 67108864, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4000000;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4000000, 0xb505, x15, 256, x16)

inst_84:
// rs1_val == -5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x5;  op2val:-0x40001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x5, -0x40001, x15, 260, x16)

inst_85:
// rs1_val == -9, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x9;  op2val:0x8000000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x9, 0x8000000, x15, 264, x16)

inst_86:
// rs1_val == -33, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x21;  op2val:-0x201
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x21, -0x201, x15, 268, x16)

inst_87:
// rs1_val == -65, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x41;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x41, 0x55555555, x15, 272, x16)

inst_88:
// rs1_val == -1025, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x401;  op2val:-0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x401, -0x5, x15, 276, x16)

inst_89:
// rs1_val == -2049, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x801;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x801, -0xb503, x15, 280, x16)

inst_90:
// rs1_val == -8193, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x2001;  op2val:-0x40001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x2001, -0x40001, x15, 284, x16)

inst_91:
// rs1_val == -32769, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x8001;  op2val:0x100000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x8001, 0x100000, x15, 288, x16)

inst_92:
// rs1_val == -131073, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x20001;  op2val:0x40000000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x20001, 0x40000000, x15, 292, x16)

inst_93:
// rs1_val == -2097153, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x200001;  op2val:-0x8000001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x200001, -0x8000001, x15, 296, x16)

inst_94:
// rs1_val == -16777217, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x1000001;  op2val:0x80000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x1000001, 0x80000, x15, 300, x16)

inst_95:
// rs1_val == -33554433, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x2000001;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x2000001, -0x55555556, x15, 304, x16)

inst_96:
// rs1_val == -1073741825, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x40000001;  op2val:0x100000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x40000001, 0x100000, x15, 308, x16)

inst_97:
// rs1_val == -1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x40
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x40, x15, 312, x16)

inst_98:
// rs1_val==3 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x3, x15, 316, x16)

inst_99:
// rs1_val==3 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x55555555, x15, 320, x16)

inst_100:
// rs1_val==3 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, -0x55555556, x15, 324, x16)

inst_101:
// rs1_val==3 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x5, x15, 328, x16)

inst_102:
// rs1_val==3 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x33333333, x15, 332, x16)

inst_103:
// rs1_val==3 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x66666666, x15, 336, x16)

inst_104:
// rs1_val==3 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, -0xb504, x15, 340, x16)

inst_105:
// rs1_val==3 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0xb504, x15, 344, x16)

inst_106:
// rs1_val==3 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x2, x15, 348, x16)

inst_107:
// rs1_val==3 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x55555554, x15, 352, x16)

inst_108:
// rs1_val==3 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x0, x15, 356, x16)

inst_109:
// rs1_val==3 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x4, x15, 360, x16)

inst_110:
// rs1_val==3 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x33333332, x15, 364, x16)

inst_111:
// rs1_val==3 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x66666665, x15, 368, x16)

inst_112:
// rs1_val==3 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0xb503, x15, 372, x16)

inst_113:
// rs1_val==3 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x55555556, x15, 376, x16)

inst_114:
// rs1_val==3 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, -0x55555555, x15, 380, x16)

inst_115:
// rs1_val==3 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x6, x15, 384, x16)

inst_116:
// rs1_val==3 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x33333334, x15, 388, x16)

inst_117:
// rs1_val==3 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0x66666667, x15, 392, x16)

inst_118:
// rs1_val==3 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, -0xb503, x15, 396, x16)

inst_119:
// rs1_val==3 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x3, 0xb505, x15, 400, x16)

inst_120:
// rs1_val==1431655765 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x3, x15, 404, x16)

inst_121:
// rs1_val==1431655765 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x55555555, x15, 408, x16)

inst_122:
// rs1_val==1431655765 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, -0x55555556, x15, 412, x16)

inst_123:
// rs1_val==1431655765 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x5, x15, 416, x16)

inst_124:
// rs1_val==1431655765 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x33333333, x15, 420, x16)

inst_125:
// rs1_val==1431655765 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x66666666, x15, 424, x16)

inst_126:
// rs1_val==1431655765 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, -0xb504, x15, 428, x16)

inst_127:
// rs1_val==1431655765 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0xb504, x15, 432, x16)

inst_128:
// rs1_val==1431655765 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x2, x15, 436, x16)

inst_129:
// rs1_val==1431655765 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x55555554, x15, 440, x16)

inst_130:
// rs1_val==1431655765 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x0, x15, 444, x16)

inst_131:
// rs1_val==1431655765 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x4, x15, 448, x16)

inst_132:
// rs1_val==1431655765 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x33333332, x15, 452, x16)

inst_133:
// rs1_val==1431655765 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x66666665, x15, 456, x16)

inst_134:
// rs1_val==1431655765 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0xb503, x15, 460, x16)

inst_135:
// rs1_val==1431655765 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x55555556, x15, 464, x16)

inst_136:
// rs1_val==1431655765 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, -0x55555555, x15, 468, x16)

inst_137:
// rs1_val==1431655765 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x6, x15, 472, x16)

inst_138:
// rs1_val==1431655765 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x33333334, x15, 476, x16)

inst_139:
// rs1_val==1431655765 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0x66666667, x15, 480, x16)

inst_140:
// rs1_val==1431655765 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, -0xb503, x15, 484, x16)

inst_141:
// rs1_val==1431655765 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555555, 0xb505, x15, 488, x16)

inst_142:
// rs1_val==-1431655766 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x3, x15, 492, x16)

inst_143:
// rs1_val==-1431655766 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x55555555, x15, 496, x16)

inst_144:
// rs1_val==-1431655766 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, -0x55555556, x15, 500, x16)

inst_145:
// rs1_val==-1431655766 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x5, x15, 504, x16)

inst_146:
// rs1_val==-1431655766 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x33333333, x15, 508, x16)

inst_147:
// rs1_val==-1431655766 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x66666666, x15, 512, x16)

inst_148:
// rs1_val==-1431655766 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, -0xb504, x15, 516, x16)

inst_149:
// rs1_val==-1431655766 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0xb504, x15, 520, x16)

inst_150:
// rs1_val==-1431655766 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x2, x15, 524, x16)

inst_151:
// rs1_val==-1431655766 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x55555554, x15, 528, x16)

inst_152:
// rs1_val==-1431655766 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x0, x15, 532, x16)

inst_153:
// rs1_val==-1431655766 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x4, x15, 536, x16)

inst_154:
// rs1_val==-1431655766 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x33333332, x15, 540, x16)

inst_155:
// rs1_val==-1431655766 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x66666665, x15, 544, x16)

inst_156:
// rs1_val==-1431655766 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0xb503, x15, 548, x16)

inst_157:
// rs1_val==-1431655766 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x55555556, x15, 552, x16)

inst_158:
// rs1_val==-1431655766 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, -0x55555555, x15, 556, x16)

inst_159:
// rs1_val==-1431655766 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x6, x15, 560, x16)

inst_160:
// rs1_val==-1431655766 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x33333334, x15, 564, x16)

inst_161:
// rs1_val==-1431655766 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0x66666667, x15, 568, x16)

inst_162:
// rs1_val==-1431655766 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, -0xb503, x15, 572, x16)

inst_163:
// rs1_val==-1431655766 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555556;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555556, 0xb505, x15, 576, x16)

inst_164:
// rs1_val==5 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x3, x15, 580, x16)

inst_165:
// rs1_val==5 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x55555555, x15, 584, x16)

inst_166:
// rs1_val==5 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, -0x55555556, x15, 588, x16)

inst_167:
// rs1_val==5 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x5, x15, 592, x16)

inst_168:
// rs1_val==5 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x33333333, x15, 596, x16)

inst_169:
// rs1_val==5 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x66666666, x15, 600, x16)

inst_170:
// rs1_val==5 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, -0xb504, x15, 604, x16)

inst_171:
// rs1_val==5 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0xb504, x15, 608, x16)

inst_172:
// rs1_val==5 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x2, x15, 612, x16)

inst_173:
// rs1_val==5 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x55555554, x15, 616, x16)

inst_174:
// rs1_val==5 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x0, x15, 620, x16)

inst_175:
// rs1_val==5 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x4, x15, 624, x16)

inst_176:
// rs1_val==5 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x33333332, x15, 628, x16)

inst_177:
// rs1_val==5 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x66666665, x15, 632, x16)

inst_178:
// rs1_val==5 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0xb503, x15, 636, x16)

inst_179:
// rs1_val==5 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x55555556, x15, 640, x16)

inst_180:
// rs1_val==5 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, -0x55555555, x15, 644, x16)

inst_181:
// rs1_val==5 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x6, x15, 648, x16)

inst_182:
// rs1_val==5 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x33333334, x15, 652, x16)

inst_183:
// rs1_val==5 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0x66666667, x15, 656, x16)

inst_184:
// rs1_val==5 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, -0xb503, x15, 660, x16)

inst_185:
// rs1_val==5 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x5, 0xb505, x15, 664, x16)

inst_186:
// rs1_val==858993459 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x3, x15, 668, x16)

inst_187:
// rs1_val==858993459 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x55555555, x15, 672, x16)

inst_188:
// rs1_val==858993459 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, -0x55555556, x15, 676, x16)

inst_189:
// rs1_val==858993459 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x5, x15, 680, x16)

inst_190:
// rs1_val==858993459 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x33333333, x15, 684, x16)

inst_191:
// rs1_val==858993459 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x66666666, x15, 688, x16)

inst_192:
// rs1_val==858993459 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, -0xb504, x15, 692, x16)

inst_193:
// rs1_val==858993459 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0xb504, x15, 696, x16)

inst_194:
// rs1_val==858993459 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x2, x15, 700, x16)

inst_195:
// rs1_val==858993459 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x55555554, x15, 704, x16)

inst_196:
// rs1_val==858993459 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x0, x15, 708, x16)

inst_197:
// rs1_val==858993459 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x4, x15, 712, x16)

inst_198:
// rs1_val==858993459 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x33333332, x15, 716, x16)

inst_199:
// rs1_val==858993459 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x66666665, x15, 720, x16)

inst_200:
// rs1_val==858993459 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0xb503, x15, 724, x16)

inst_201:
// rs1_val==858993459 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x55555556, x15, 728, x16)

inst_202:
// rs1_val==858993459 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, -0x55555555, x15, 732, x16)

inst_203:
// rs1_val==858993459 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x6, x15, 736, x16)

inst_204:
// rs1_val==858993459 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x33333334, x15, 740, x16)

inst_205:
// rs1_val==858993459 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0x66666667, x15, 744, x16)

inst_206:
// rs1_val==858993459 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, -0xb503, x15, 748, x16)

inst_207:
// rs1_val==858993459 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333333, 0xb505, x15, 752, x16)

inst_208:
// rs1_val==1717986918 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x3, x15, 756, x16)

inst_209:
// rs1_val==1717986918 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x55555555, x15, 760, x16)

inst_210:
// rs1_val==1717986918 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, -0x55555556, x15, 764, x16)

inst_211:
// rs1_val==1717986918 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x5, x15, 768, x16)

inst_212:
// rs1_val==1717986918 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x33333333, x15, 772, x16)

inst_213:
// rs1_val==1717986918 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x66666666, x15, 776, x16)

inst_214:
// rs1_val==1717986918 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, -0xb504, x15, 780, x16)

inst_215:
// rs1_val==1717986918 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0xb504, x15, 784, x16)

inst_216:
// rs1_val==1717986918 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x2, x15, 788, x16)

inst_217:
// rs1_val==1717986918 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x55555554, x15, 792, x16)

inst_218:
// rs1_val==1717986918 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x0, x15, 796, x16)

inst_219:
// rs1_val==1717986918 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x4, x15, 800, x16)

inst_220:
// rs1_val==1717986918 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x33333332, x15, 804, x16)

inst_221:
// rs1_val==1717986918 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x66666665, x15, 808, x16)

inst_222:
// rs1_val==1717986918 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0xb503, x15, 812, x16)

inst_223:
// rs1_val==1717986918 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x55555556, x15, 816, x16)

inst_224:
// rs1_val==1717986918 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, -0x55555555, x15, 820, x16)

inst_225:
// rs1_val==1717986918 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x6, x15, 824, x16)

inst_226:
// rs1_val==1717986918 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x33333334, x15, 828, x16)

inst_227:
// rs1_val==1717986918 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0x66666667, x15, 832, x16)

inst_228:
// rs1_val==1717986918 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, -0xb503, x15, 836, x16)

inst_229:
// rs1_val==1717986918 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666666, 0xb505, x15, 840, x16)

inst_230:
// rs1_val==-46340 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x3, x15, 844, x16)

inst_231:
// rs1_val==-46340 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x55555555, x15, 848, x16)

inst_232:
// rs1_val==-46340 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, -0x55555556, x15, 852, x16)

inst_233:
// rs1_val==-46340 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x5, x15, 856, x16)

inst_234:
// rs1_val==-46340 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x33333333, x15, 860, x16)

inst_235:
// rs1_val==-46340 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x66666666, x15, 864, x16)

inst_236:
// rs1_val==-46340 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, -0xb504, x15, 868, x16)

inst_237:
// rs1_val==-46340 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0xb504, x15, 872, x16)

inst_238:
// rs1_val==-46340 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x2, x15, 876, x16)

inst_239:
// rs1_val==-46340 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x55555554, x15, 880, x16)

inst_240:
// rs1_val==-46340 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x0, x15, 884, x16)

inst_241:
// rs1_val==-46340 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x4, x15, 888, x16)

inst_242:
// rs1_val==-46340 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x33333332, x15, 892, x16)

inst_243:
// rs1_val==-46340 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x66666665, x15, 896, x16)

inst_244:
// rs1_val==-46340 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0xb503, x15, 900, x16)

inst_245:
// rs1_val==-46340 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x55555556, x15, 904, x16)

inst_246:
// rs1_val==-46340 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, -0x55555555, x15, 908, x16)

inst_247:
// rs1_val==-46340 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x6, x15, 912, x16)

inst_248:
// rs1_val==-46340 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x33333334, x15, 916, x16)

inst_249:
// rs1_val==-46340 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0x66666667, x15, 920, x16)

inst_250:
// rs1_val==-46340 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, -0xb503, x15, 924, x16)

inst_251:
// rs1_val==-46340 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb504;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb504, 0xb505, x15, 928, x16)

inst_252:
// rs1_val==46340 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x3, x15, 932, x16)

inst_253:
// rs1_val==46340 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x55555555, x15, 936, x16)

inst_254:
// rs1_val==46340 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, -0x55555556, x15, 940, x16)

inst_255:
// rs1_val==46340 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x5, x15, 944, x16)

inst_256:
// rs1_val==46340 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x33333333, x15, 948, x16)

inst_257:
// rs1_val==46340 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x66666666, x15, 952, x16)

inst_258:
// rs1_val==46340 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, -0xb504, x15, 956, x16)

inst_259:
// rs1_val==46340 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0xb504, x15, 960, x16)

inst_260:
// rs1_val==46340 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x2, x15, 964, x16)

inst_261:
// rs1_val==46340 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x55555554, x15, 968, x16)

inst_262:
// rs1_val==46340 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x0, x15, 972, x16)

inst_263:
// rs1_val==46340 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x4, x15, 976, x16)

inst_264:
// rs1_val==46340 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x33333332, x15, 980, x16)

inst_265:
// rs1_val==46340 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x66666665, x15, 984, x16)

inst_266:
// rs1_val==46340 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0xb503, x15, 988, x16)

inst_267:
// rs1_val==46340 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x55555556, x15, 992, x16)

inst_268:
// rs1_val==46340 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, -0x55555555, x15, 996, x16)

inst_269:
// rs1_val==46340 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x6, x15, 1000, x16)

inst_270:
// rs1_val==46340 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x33333334, x15, 1004, x16)

inst_271:
// rs1_val==46340 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0x66666667, x15, 1008, x16)

inst_272:
// rs1_val==46340 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, -0xb503, x15, 1012, x16)

inst_273:
// rs1_val==46340 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb504, 0xb505, x15, 1016, x16)

inst_274:
// rs1_val==2 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x3, x15, 1020, x16)

inst_275:
// rs1_val==2 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x55555555, x15, 1024, x16)

inst_276:
// rs1_val==2 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, -0x55555556, x15, 1028, x16)

inst_277:
// rs1_val==2 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x5, x15, 1032, x16)

inst_278:
// rs1_val==2 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x33333333, x15, 1036, x16)

inst_279:
// rs1_val==2 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x66666666, x15, 1040, x16)

inst_280:
// rs1_val==2 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, -0xb504, x15, 1044, x16)

inst_281:
// rs1_val==2 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0xb504, x15, 1048, x16)

inst_282:
// rs1_val==2 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x2, x15, 1052, x16)

inst_283:
// rs1_val==2 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x55555554, x15, 1056, x16)

inst_284:
// rs1_val==2 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x0, x15, 1060, x16)

inst_285:
// rs1_val==2 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x4, x15, 1064, x16)

inst_286:
// rs1_val==2 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x33333332, x15, 1068, x16)

inst_287:
// rs1_val==2 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0xb503, x15, 1072, x16)

inst_288:
// rs1_val==2 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x55555556, x15, 1076, x16)

inst_289:
// rs1_val==2 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, -0x55555555, x15, 1080, x16)

inst_290:
// rs1_val==2 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x6, x15, 1084, x16)

inst_291:
// rs1_val==2 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x33333334, x15, 1088, x16)

inst_292:
// rs1_val==2 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0x66666667, x15, 1092, x16)

inst_293:
// rs1_val==2 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, -0xb503, x15, 1096, x16)

inst_294:
// rs1_val==2 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x2, 0xb505, x15, 1100, x16)

inst_295:
// rs1_val==1431655764 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x3, x15, 1104, x16)

inst_296:
// rs1_val==1431655764 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x55555555, x15, 1108, x16)

inst_297:
// rs1_val==1431655764 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, -0x55555556, x15, 1112, x16)

inst_298:
// rs1_val==1431655764 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x5, x15, 1116, x16)

inst_299:
// rs1_val==1431655764 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x33333333, x15, 1120, x16)

inst_300:
// rs1_val==1431655764 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x66666666, x15, 1124, x16)

inst_301:
// rs1_val==1431655764 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, -0xb504, x15, 1128, x16)

inst_302:
// rs1_val==1431655764 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0xb504, x15, 1132, x16)

inst_303:
// rs1_val==1431655764 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x2, x15, 1136, x16)

inst_304:
// rs1_val==1431655764 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x55555554, x15, 1140, x16)

inst_305:
// rs1_val==1431655764 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x0, x15, 1144, x16)

inst_306:
// rs1_val==1431655764 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x4, x15, 1148, x16)

inst_307:
// rs1_val==1431655764 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x33333332, x15, 1152, x16)

inst_308:
// rs1_val==1431655764 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x66666665, x15, 1156, x16)

inst_309:
// rs1_val==1431655764 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0xb503, x15, 1160, x16)

inst_310:
// rs1_val==1431655764 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x55555556, x15, 1164, x16)

inst_311:
// rs1_val==1431655764 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, -0x55555555, x15, 1168, x16)

inst_312:
// rs1_val==1431655764 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x6, x15, 1172, x16)

inst_313:
// rs1_val==1431655764 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x33333334, x15, 1176, x16)

inst_314:
// rs1_val==1431655764 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0x66666667, x15, 1180, x16)

inst_315:
// rs1_val==1431655764 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, -0xb503, x15, 1184, x16)

inst_316:
// rs1_val==1431655764 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555554, 0xb505, x15, 1188, x16)

inst_317:
// rs1_val==0 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x3, x15, 1192, x16)

inst_318:
// rs1_val==0 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x55555555, x15, 1196, x16)

inst_319:
// rs1_val==0 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, -0x55555556, x15, 1200, x16)

inst_320:
// rs1_val==0 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x5, x15, 1204, x16)

inst_321:
// rs1_val==0 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x33333333, x15, 1208, x16)

inst_322:
// rs1_val==0 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x66666666, x15, 1212, x16)

inst_323:
// rs1_val==0 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, -0xb504, x15, 1216, x16)

inst_324:
// rs1_val==0 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0xb504, x15, 1220, x16)

inst_325:
// rs1_val==0 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x2, x15, 1224, x16)

inst_326:
// rs1_val==-1431655765 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, -0x55555555, x15, 1228, x16)

inst_327:
// rs1_val==-1431655765 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x6, x15, 1232, x16)

inst_328:
// rs1_val==-1431655765 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x33333334, x15, 1236, x16)

inst_329:
// rs1_val==-1431655765 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x66666667, x15, 1240, x16)

inst_330:
// rs1_val==-1431655765 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, -0xb503, x15, 1244, x16)

inst_331:
// rs1_val==-1431655765 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0xb505, x15, 1248, x16)

inst_332:
// rs1_val==6 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x3, x15, 1252, x16)

inst_333:
// rs1_val==6 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x55555555, x15, 1256, x16)

inst_334:
// rs1_val==6 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, -0x55555556, x15, 1260, x16)

inst_335:
// rs1_val==6 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x5, x15, 1264, x16)

inst_336:
// rs1_val==6 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x33333333, x15, 1268, x16)

inst_337:
// rs1_val==6 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x66666666, x15, 1272, x16)

inst_338:
// rs1_val==6 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, -0xb504, x15, 1276, x16)

inst_339:
// rs1_val==6 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0xb504, x15, 1280, x16)

inst_340:
// rs1_val==6 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x2, x15, 1284, x16)

inst_341:
// rs1_val==6 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x55555554, x15, 1288, x16)

inst_342:
// rs1_val==6 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x0, x15, 1292, x16)

inst_343:
// rs1_val==6 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x4, x15, 1296, x16)

inst_344:
// rs1_val==6 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x33333332, x15, 1300, x16)

inst_345:
// rs1_val==6 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x66666665, x15, 1304, x16)

inst_346:
// rs1_val==6 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0xb503, x15, 1308, x16)

inst_347:
// rs1_val==6 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x55555556, x15, 1312, x16)

inst_348:
// rs1_val==6 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, -0x55555555, x15, 1316, x16)

inst_349:
// rs1_val==6 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x6, x15, 1320, x16)

inst_350:
// rs1_val==6 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x33333334, x15, 1324, x16)

inst_351:
// rs1_val==6 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0x66666667, x15, 1328, x16)

inst_352:
// rs1_val==6 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, -0xb503, x15, 1332, x16)

inst_353:
// rs1_val==6 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x6, 0xb505, x15, 1336, x16)

inst_354:
// rs1_val==858993460 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x3, x15, 1340, x16)

inst_355:
// rs1_val==858993460 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x55555555, x15, 1344, x16)

inst_356:
// rs1_val==858993460 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, -0x55555556, x15, 1348, x16)

inst_357:
// rs1_val==858993460 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x5, x15, 1352, x16)

inst_358:
// rs1_val==858993460 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x33333333, x15, 1356, x16)

inst_359:
// rs1_val==858993460 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x66666666, x15, 1360, x16)

inst_360:
// rs1_val==858993460 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, -0xb504, x15, 1364, x16)

inst_361:
// rs1_val==858993460 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0xb504, x15, 1368, x16)

inst_362:
// rs1_val==858993460 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x2, x15, 1372, x16)

inst_363:
// rs1_val==858993460 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x55555554, x15, 1376, x16)

inst_364:
// rs1_val==858993460 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x0, x15, 1380, x16)

inst_365:
// rs1_val==858993460 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x4, x15, 1384, x16)

inst_366:
// rs1_val==858993460 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x33333332, x15, 1388, x16)

inst_367:
// rs1_val==858993460 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x66666665, x15, 1392, x16)

inst_368:
// rs1_val==858993460 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0xb503, x15, 1396, x16)

inst_369:
// rs1_val==858993460 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x55555556, x15, 1400, x16)

inst_370:
// rs1_val==858993460 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, -0x55555555, x15, 1404, x16)

inst_371:
// rs1_val==858993460 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x6, x15, 1408, x16)

inst_372:
// rs1_val==858993460 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x33333334, x15, 1412, x16)

inst_373:
// rs1_val==858993460 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0x66666667, x15, 1416, x16)

inst_374:
// rs1_val==858993460 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, -0xb503, x15, 1420, x16)

inst_375:
// rs1_val==858993460 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333334, 0xb505, x15, 1424, x16)

inst_376:
// rs1_val==1717986919 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x3, x15, 1428, x16)

inst_377:
// rs1_val==1717986919 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x55555555, x15, 1432, x16)

inst_378:
// rs1_val==1717986919 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, -0x55555556, x15, 1436, x16)

inst_379:
// rs1_val==1717986919 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x5, x15, 1440, x16)

inst_380:
// rs1_val==1717986919 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x33333333, x15, 1444, x16)

inst_381:
// rs1_val==1717986919 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x66666666, x15, 1448, x16)

inst_382:
// rs1_val==1717986919 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, -0xb504, x15, 1452, x16)

inst_383:
// rs1_val==1717986919 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0xb504, x15, 1456, x16)

inst_384:
// rs1_val==1717986919 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x2, x15, 1460, x16)

inst_385:
// rs1_val==1717986919 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x55555554, x15, 1464, x16)

inst_386:
// rs1_val==1717986919 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x0, x15, 1468, x16)

inst_387:
// rs1_val==1717986919 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x4, x15, 1472, x16)

inst_388:
// rs1_val==1717986919 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x33333332, x15, 1476, x16)

inst_389:
// rs1_val==1717986919 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x66666665, x15, 1480, x16)

inst_390:
// rs1_val==1717986919 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0xb503, x15, 1484, x16)

inst_391:
// rs1_val==1717986919 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x55555556, x15, 1488, x16)

inst_392:
// rs1_val==1717986919 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, -0x55555555, x15, 1492, x16)

inst_393:
// rs1_val==1717986919 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x6, x15, 1496, x16)

inst_394:
// rs1_val==1717986919 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x33333334, x15, 1500, x16)

inst_395:
// rs1_val==1717986919 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0x66666667, x15, 1504, x16)

inst_396:
// rs1_val==1717986919 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, -0xb503, x15, 1508, x16)

inst_397:
// rs1_val==1717986919 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666667, 0xb505, x15, 1512, x16)

inst_398:
// rs1_val==-46339 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x3, x15, 1516, x16)

inst_399:
// rs1_val==-46339 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x55555555, x15, 1520, x16)

inst_400:
// rs1_val==-46339 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, -0x55555556, x15, 1524, x16)

inst_401:
// rs1_val==-46339 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x5, x15, 1528, x16)

inst_402:
// rs1_val==-46339 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x33333333, x15, 1532, x16)

inst_403:
// rs1_val==-46339 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x66666666, x15, 1536, x16)

inst_404:
// rs1_val==-46339 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, -0xb504, x15, 1540, x16)

inst_405:
// rs1_val==-46339 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0xb504, x15, 1544, x16)

inst_406:
// rs1_val==-46339 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x2, x15, 1548, x16)

inst_407:
// rs1_val==-46339 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x55555554, x15, 1552, x16)

inst_408:
// rs1_val==-46339 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x0, x15, 1556, x16)

inst_409:
// rs1_val==-46339 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x4, x15, 1560, x16)

inst_410:
// rs1_val==-46339 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x33333332, x15, 1564, x16)

inst_411:
// rs1_val==-46339 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x66666665, x15, 1568, x16)

inst_412:
// rs1_val==-46339 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0xb503, x15, 1572, x16)

inst_413:
// rs1_val==-46339 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x55555556, x15, 1576, x16)

inst_414:
// rs1_val==-46339 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, -0x55555555, x15, 1580, x16)

inst_415:
// rs1_val==-46339 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x6, x15, 1584, x16)

inst_416:
// rs1_val==-46339 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x33333334, x15, 1588, x16)

inst_417:
// rs1_val==-46339 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0x66666667, x15, 1592, x16)

inst_418:
// rs1_val==-46339 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, -0xb503, x15, 1596, x16)

inst_419:
// rs1_val==-46339 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0xb503;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0xb503, 0xb505, x15, 1600, x16)

inst_420:
// rs1_val==46341 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x3, x15, 1604, x16)

inst_421:
// rs1_val==46341 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x55555555, x15, 1608, x16)

inst_422:
// rs1_val==46341 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, -0x55555556, x15, 1612, x16)

inst_423:
// rs1_val==46341 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x5, x15, 1616, x16)

inst_424:
// rs1_val==46341 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x33333333, x15, 1620, x16)

inst_425:
// rs1_val==46341 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x66666666, x15, 1624, x16)

inst_426:
// rs1_val==46341 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, -0xb504, x15, 1628, x16)

inst_427:
// rs1_val==46341 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0xb504, x15, 1632, x16)

inst_428:
// rs1_val==46341 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x2, x15, 1636, x16)

inst_429:
// rs1_val==46341 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x55555554, x15, 1640, x16)

inst_430:
// rs1_val==46341 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x0, x15, 1644, x16)

inst_431:
// rs1_val==46341 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x4, x15, 1648, x16)

inst_432:
// rs1_val==46341 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x33333332, x15, 1652, x16)

inst_433:
// rs1_val==46341 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x66666665, x15, 1656, x16)

inst_434:
// rs1_val==46341 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0xb503, x15, 1660, x16)

inst_435:
// rs1_val==46341 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x55555556, x15, 1664, x16)

inst_436:
// rs1_val==46341 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, -0x55555555, x15, 1668, x16)

inst_437:
// rs1_val==46341 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x6, x15, 1672, x16)

inst_438:
// rs1_val==46341 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x33333334, x15, 1676, x16)

inst_439:
// rs1_val==46341 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0x66666667, x15, 1680, x16)

inst_440:
// rs1_val==46341 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, -0xb503, x15, 1684, x16)

inst_441:
// rs1_val==46341 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb505, 0xb505, x15, 1688, x16)

inst_442:
// rs1_val==0 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x55555554, x15, 1692, x16)

inst_443:
// rs1_val==0 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x0, x15, 1696, x16)

inst_444:
// rs1_val==0 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x4, x15, 1700, x16)

inst_445:
// rs1_val==0 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x33333332, x15, 1704, x16)

inst_446:
// rs1_val==0 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x66666665, x15, 1708, x16)

inst_447:
// rs1_val==0 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0xb503, x15, 1712, x16)

inst_448:
// rs1_val==0 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x55555556, x15, 1716, x16)

inst_449:
// rs1_val==0 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, -0x55555555, x15, 1720, x16)

inst_450:
// rs1_val==0 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x6, x15, 1724, x16)

inst_451:
// rs1_val==0 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x33333334, x15, 1728, x16)

inst_452:
// rs1_val==0 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0x66666667, x15, 1732, x16)

inst_453:
// rs1_val==0 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, -0xb503, x15, 1736, x16)

inst_454:
// rs1_val==0 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x0, 0xb505, x15, 1740, x16)

inst_455:
// rs1_val==4 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x3, x15, 1744, x16)

inst_456:
// rs1_val==4 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x55555555, x15, 1748, x16)

inst_457:
// rs1_val==4 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, -0x55555556, x15, 1752, x16)

inst_458:
// rs1_val==4 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x5, x15, 1756, x16)

inst_459:
// rs1_val==4 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x33333333, x15, 1760, x16)

inst_460:
// rs1_val==4 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x66666666, x15, 1764, x16)

inst_461:
// rs1_val==4 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, -0xb504, x15, 1768, x16)

inst_462:
// rs1_val==4 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0xb504, x15, 1772, x16)

inst_463:
// rs1_val==4 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x2, x15, 1776, x16)

inst_464:
// rs1_val==4 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x55555554, x15, 1780, x16)

inst_465:
// rs1_val==4 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x0, x15, 1784, x16)

inst_466:
// rs1_val==4 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x4, x15, 1788, x16)

inst_467:
// rs1_val==4 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x33333332, x15, 1792, x16)

inst_468:
// rs1_val==4 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x66666665, x15, 1796, x16)

inst_469:
// rs1_val==4 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0xb503, x15, 1800, x16)

inst_470:
// rs1_val==4 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x55555556, x15, 1804, x16)

inst_471:
// rs1_val==4 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, -0x55555555, x15, 1808, x16)

inst_472:
// rs1_val==4 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x6, x15, 1812, x16)

inst_473:
// rs1_val==4 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x33333334, x15, 1816, x16)

inst_474:
// rs1_val==4 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0x66666667, x15, 1820, x16)

inst_475:
// rs1_val==4 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, -0xb503, x15, 1824, x16)

inst_476:
// rs1_val==4 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, 0xb505, x15, 1828, x16)

inst_477:
// rs1_val==858993458 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x3, x15, 1832, x16)

inst_478:
// rs1_val==858993458 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x55555555, x15, 1836, x16)

inst_479:
// rs1_val==858993458 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, -0x55555556, x15, 1840, x16)

inst_480:
// rs1_val==858993458 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x5, x15, 1844, x16)

inst_481:
// rs1_val==858993458 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x33333333, x15, 1848, x16)

inst_482:
// rs1_val==858993458 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x66666666, x15, 1852, x16)

inst_483:
// rs1_val==858993458 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, -0xb504, x15, 1856, x16)

inst_484:
// rs1_val==858993458 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0xb504, x15, 1860, x16)

inst_485:
// rs1_val==858993458 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x2, x15, 1864, x16)

inst_486:
// rs1_val==858993458 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x55555554, x15, 1868, x16)

inst_487:
// rs1_val==858993458 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x0, x15, 1872, x16)

inst_488:
// rs1_val==858993458 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x4, x15, 1876, x16)

inst_489:
// rs1_val==858993458 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x33333332, x15, 1880, x16)

inst_490:
// rs1_val==858993458 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x66666665, x15, 1884, x16)

inst_491:
// rs1_val==858993458 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0xb503, x15, 1888, x16)

inst_492:
// rs1_val==858993458 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x55555556, x15, 1892, x16)

inst_493:
// rs1_val==858993458 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, -0x55555555, x15, 1896, x16)

inst_494:
// rs1_val==858993458 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x6, x15, 1900, x16)

inst_495:
// rs1_val==858993458 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x33333334, x15, 1904, x16)

inst_496:
// rs1_val==858993458 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0x66666667, x15, 1908, x16)

inst_497:
// rs1_val==858993458 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, -0xb503, x15, 1912, x16)

inst_498:
// rs1_val==858993458 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x33333332, 0xb505, x15, 1916, x16)

inst_499:
// rs1_val==1717986917 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x3, x15, 1920, x16)

inst_500:
// rs1_val==1717986917 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x55555555, x15, 1924, x16)

inst_501:
// rs1_val==1717986917 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, -0x55555556, x15, 1928, x16)

inst_502:
// rs1_val==1717986917 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x5, x15, 1932, x16)

inst_503:
// rs1_val==1717986917 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x33333333, x15, 1936, x16)

inst_504:
// rs1_val==1717986917 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x66666666, x15, 1940, x16)

inst_505:
// rs1_val==1717986917 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, -0xb504, x15, 1944, x16)

inst_506:
// rs1_val==1717986917 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0xb504, x15, 1948, x16)

inst_507:
// rs1_val==1717986917 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x2, x15, 1952, x16)

inst_508:
// rs1_val==1717986917 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x55555554, x15, 1956, x16)

inst_509:
// rs1_val==1717986917 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x0, x15, 1960, x16)

inst_510:
// rs1_val==1717986917 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x4, x15, 1964, x16)

inst_511:
// rs1_val==1717986917 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x33333332, x15, 1968, x16)

inst_512:
// rs1_val==1717986917 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x66666665, x15, 1972, x16)

inst_513:
// rs1_val==1717986917 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0xb503, x15, 1976, x16)

inst_514:
// rs1_val==1717986917 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x55555556, x15, 1980, x16)

inst_515:
// rs1_val==1717986917 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, -0x55555555, x15, 1984, x16)

inst_516:
// rs1_val==1717986917 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x6, x15, 1988, x16)

inst_517:
// rs1_val==1717986917 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x33333334, x15, 1992, x16)

inst_518:
// rs1_val==1717986917 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0x66666667, x15, 1996, x16)

inst_519:
// rs1_val==1717986917 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, -0xb503, x15, 2000, x16)

inst_520:
// rs1_val==1717986917 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x66666665, 0xb505, x15, 2004, x16)

inst_521:
// rs1_val==46339 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x3, x15, 2008, x16)

inst_522:
// rs1_val==46339 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x55555555, x15, 2012, x16)

inst_523:
// rs1_val==46339 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, -0x55555556, x15, 2016, x16)

inst_524:
// rs1_val==46339 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x5, x15, 2020, x16)

inst_525:
// rs1_val==46339 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x33333333, x15, 2024, x16)

inst_526:
// rs1_val==46339 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x66666666, x15, 2028, x16)

inst_527:
// rs1_val==46339 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, -0xb504, x15, 2032, x16)

inst_528:
// rs1_val==46339 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0xb504, x15, 2036, x16)

inst_529:
// rs1_val==46339 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x2, x15, 2040, x16)

inst_530:
// rs1_val==46339 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x55555554, x15, 2044, x16)
RVTEST_SIGBASE( x15,signature_x15_1)

inst_531:
// rs1_val==46339 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x0, x15, 0, x16)

inst_532:
// rs1_val==46339 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x4, x15, 4, x16)

inst_533:
// rs1_val==46339 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x33333332, x15, 8, x16)

inst_534:
// rs1_val==46339 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x66666665, x15, 12, x16)

inst_535:
// rs1_val==46339 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0xb503, x15, 16, x16)

inst_536:
// rs1_val==46339 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x55555556, x15, 20, x16)

inst_537:
// rs1_val==46339 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, -0x55555555, x15, 24, x16)

inst_538:
// rs1_val==46339 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x6, x15, 28, x16)

inst_539:
// rs1_val==46339 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x33333334, x15, 32, x16)

inst_540:
// rs1_val==46339 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0x66666667, x15, 36, x16)

inst_541:
// rs1_val==46339 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, -0xb503, x15, 40, x16)

inst_542:
// rs1_val==46339 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0xb503, 0xb505, x15, 44, x16)

inst_543:
// rs1_val==1431655766 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x3, x15, 48, x16)

inst_544:
// rs1_val==1431655766 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x55555555, x15, 52, x16)

inst_545:
// rs1_val==1431655766 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, -0x55555556, x15, 56, x16)

inst_546:
// rs1_val==1431655766 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x5, x15, 60, x16)

inst_547:
// rs1_val==1431655766 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x33333333, x15, 64, x16)

inst_548:
// rs1_val==1431655766 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x66666666, x15, 68, x16)

inst_549:
// rs1_val==1431655766 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, -0xb504, x15, 72, x16)

inst_550:
// rs1_val==1431655766 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0xb504, x15, 76, x16)

inst_551:
// rs1_val==1431655766 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x2, x15, 80, x16)

inst_552:
// rs1_val==1431655766 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x55555554, x15, 84, x16)

inst_553:
// rs1_val==1431655766 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x0, x15, 88, x16)

inst_554:
// rs1_val==1431655766 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x4, x15, 92, x16)

inst_555:
// rs1_val==1431655766 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x33333332, x15, 96, x16)

inst_556:
// rs1_val==1431655766 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x66666665, x15, 100, x16)

inst_557:
// rs1_val==1431655766 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0xb503, x15, 104, x16)

inst_558:
// rs1_val==1431655766 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x55555556, x15, 108, x16)

inst_559:
// rs1_val==1431655766 and rs2_val==-1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:-0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, -0x55555555, x15, 112, x16)

inst_560:
// rs1_val==1431655766 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x6, x15, 116, x16)

inst_561:
// rs1_val==1431655766 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x33333334, x15, 120, x16)

inst_562:
// rs1_val==1431655766 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0x66666667, x15, 124, x16)

inst_563:
// rs1_val==1431655766 and rs2_val==-46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:-0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, -0xb503, x15, 128, x16)

inst_564:
// rs1_val==1431655766 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x55555556, 0xb505, x15, 132, x16)

inst_565:
// rs1_val==-1431655765 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x3, x15, 136, x16)

inst_566:
// rs1_val==-1431655765 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x55555555, x15, 140, x16)

inst_567:
// rs1_val==-1431655765 and rs2_val==-1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:-0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, -0x55555556, x15, 144, x16)

inst_568:
// rs1_val==-1431655765 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x5, x15, 148, x16)

inst_569:
// rs1_val==-1431655765 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x33333333, x15, 152, x16)

inst_570:
// rs1_val==-1431655765 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x66666666, x15, 156, x16)

inst_571:
// rs1_val==-1431655765 and rs2_val==-46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:-0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, -0xb504, x15, 160, x16)

inst_572:
// rs1_val==-1431655765 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0xb504, x15, 164, x16)

inst_573:
// rs1_val==-1431655765 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x2, x15, 168, x16)

inst_574:
// rs1_val==-1431655765 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x55555554, x15, 172, x16)

inst_575:
// rs1_val==-1431655765 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x0, x15, 176, x16)

inst_576:
// rs1_val==-1431655765 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x4, x15, 180, x16)

inst_577:
// rs1_val==-1431655765 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x33333332, x15, 184, x16)

inst_578:
// rs1_val==-1431655765 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x66666665, x15, 188, x16)

inst_579:
// rs1_val==-1431655765 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0xb503, x15, 192, x16)

inst_580:
// rs1_val==-1431655765 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x55555555;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x55555555, 0x55555556, x15, 196, x16)

inst_581:
// rs1_val > 0 and rs2_val < 0, rs1_val == 4, rs2_val == -4097
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:-0x1001
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x4, -0x1001, x15, 200, x16)

inst_582:
// rs1_val < 0 and rs2_val > 0, rs1_val == -268435457
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x10000001;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x10000001, 0x66666665, x15, 204, x16)

inst_583:
// rs2_val == (-2**(xlen-1)), rs2_val == -2147483648
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x20000001;  op2val:-0x80000000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x20000001, -0x80000000, x15, 208, x16)

inst_584:
// rs2_val == 131072, rs1_val == 1048576
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x100000;  op2val:0x20000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, 0x100000, 0x20000, x15, 212, x16)

inst_585:
// rs2_val == 524288, rs1_val == -134217729
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:-0x8000001;  op2val:0x80000
TEST_RR_OP(remu, x12, x10, x11, 0x00000000, -0x8000001, 0x80000, x15, 216, x16)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x8_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x8_1:
    .fill 19*(XLEN/32),4,0xdeadbeef


signature_x15_0:
    .fill 512*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 55*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
