<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4657" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4657{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4657{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4657{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4657{left:70px;bottom:728px;letter-spacing:0.14px;}
#t5_4657{left:151px;bottom:728px;letter-spacing:0.2px;word-spacing:0.01px;}
#t6_4657{left:150px;bottom:702px;letter-spacing:0.21px;}
#t7_4657{left:70px;bottom:677px;letter-spacing:-0.18px;word-spacing:-0.81px;}
#t8_4657{left:70px;bottom:660px;letter-spacing:-0.19px;word-spacing:-1.21px;}
#t9_4657{left:70px;bottom:643px;letter-spacing:-0.18px;word-spacing:-0.63px;}
#ta_4657{left:70px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_4657{left:70px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_4657{left:70px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#td_4657{left:70px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_4657{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_4657{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_4657{left:70px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_4657{left:70px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_4657{left:190px;bottom:998px;letter-spacing:-0.14px;}
#tj_4657{left:531px;bottom:998px;letter-spacing:-0.14px;}
#tk_4657{left:82px;bottom:973px;letter-spacing:-0.18px;}
#tl_4657{left:139px;bottom:973px;letter-spacing:-0.15px;}
#tm_4657{left:190px;bottom:973px;letter-spacing:-0.15px;}
#tn_4657{left:438px;bottom:973px;letter-spacing:-0.14px;}
#to_4657{left:531px;bottom:973px;letter-spacing:-0.11px;}
#tp_4657{left:531px;bottom:952px;letter-spacing:-0.13px;}
#tq_4657{left:190px;bottom:927px;letter-spacing:-0.14px;}
#tr_4657{left:531px;bottom:927px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_4657{left:531px;bottom:910px;letter-spacing:-0.13px;}
#tt_4657{left:190px;bottom:886px;letter-spacing:-0.14px;}
#tu_4657{left:531px;bottom:886px;letter-spacing:-0.14px;}
#tv_4657{left:82px;bottom:862px;letter-spacing:-0.17px;}
#tw_4657{left:139px;bottom:862px;letter-spacing:-0.15px;}
#tx_4657{left:190px;bottom:862px;letter-spacing:-0.15px;}
#ty_4657{left:438px;bottom:862px;letter-spacing:-0.15px;}
#tz_4657{left:531px;bottom:862px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t10_4657{left:82px;bottom:837px;letter-spacing:-0.16px;}
#t11_4657{left:139px;bottom:837px;letter-spacing:-0.15px;}
#t12_4657{left:190px;bottom:837px;letter-spacing:-0.14px;}
#t13_4657{left:438px;bottom:837px;letter-spacing:-0.15px;}
#t14_4657{left:531px;bottom:837px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t15_4657{left:76px;bottom:813px;letter-spacing:-0.11px;word-spacing:-0.3px;}
#t16_4657{left:76px;bottom:796px;letter-spacing:-0.11px;}
#t17_4657{left:160px;bottom:457px;letter-spacing:0.12px;word-spacing:0.02px;}
#t18_4657{left:249px;bottom:457px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t19_4657{left:101px;bottom:434px;letter-spacing:-0.12px;}
#t1a_4657{left:102px;bottom:417px;letter-spacing:-0.14px;}
#t1b_4657{left:227px;bottom:417px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1c_4657{left:460px;bottom:417px;letter-spacing:-0.13px;}
#t1d_4657{left:643px;bottom:417px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1e_4657{left:88px;bottom:393px;letter-spacing:-0.17px;}
#t1f_4657{left:144px;bottom:393px;letter-spacing:-0.16px;}
#t1g_4657{left:86px;bottom:368px;letter-spacing:-0.16px;}
#t1h_4657{left:147px;bottom:368px;letter-spacing:-0.12px;}
#t1i_4657{left:190px;bottom:368px;letter-spacing:-0.15px;}
#t1j_4657{left:438px;bottom:368px;letter-spacing:-0.14px;}
#t1k_4657{left:531px;bottom:368px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1l_4657{left:531px;bottom:347px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1m_4657{left:190px;bottom:322px;}
#t1n_4657{left:531px;bottom:322px;letter-spacing:-0.11px;}
#t1o_4657{left:190px;bottom:298px;}
#t1p_4657{left:531px;bottom:298px;letter-spacing:-0.12px;}
#t1q_4657{left:190px;bottom:273px;}
#t1r_4657{left:531px;bottom:273px;letter-spacing:-0.12px;}
#t1s_4657{left:190px;bottom:249px;letter-spacing:-0.13px;}
#t1t_4657{left:531px;bottom:249px;letter-spacing:-0.12px;}
#t1u_4657{left:190px;bottom:224px;letter-spacing:-0.21px;}
#t1v_4657{left:531px;bottom:224px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4657{left:190px;bottom:200px;letter-spacing:-0.21px;}
#t1x_4657{left:531px;bottom:200px;letter-spacing:-0.12px;}
#t1y_4657{left:531px;bottom:179px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t1z_4657{left:531px;bottom:162px;letter-spacing:-0.13px;word-spacing:-0.77px;}
#t20_4657{left:531px;bottom:145px;letter-spacing:-0.12px;}
#t21_4657{left:531px;bottom:124px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_4657{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t23_4657{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t24_4657{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t25_4657{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t26_4657{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t27_4657{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t28_4657{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t29_4657{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2a_4657{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4657{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4657{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4657{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4657{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4657{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4657{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4657{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4657" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4657Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4657" style="-webkit-user-select: none;"><object width="935" height="1210" data="4657/4657.svg" type="image/svg+xml" id="pdf4657" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4657" class="t s1_4657">Vol. 4 </span><span id="t2_4657" class="t s1_4657">2-135 </span>
<span id="t3_4657" class="t s2_4657">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4657" class="t s3_4657">2.6 </span><span id="t5_4657" class="t s3_4657">MSRS IN INTEL ATOM® PROCESSORS BASED ON GOLDMONT PLUS </span>
<span id="t6_4657" class="t s3_4657">MICROARCHITECTURE </span>
<span id="t7_4657" class="t s4_4657">Intel Atom processors based on the Goldmont Plus microarchitecture support MSRs listed in Table 2-6, Table 2-12, </span>
<span id="t8_4657" class="t s4_4657">and Table 2-13. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_7AH; see Table </span>
<span id="t9_4657" class="t s4_4657">2-1. For an MSR listed in Table 2-13 that also appears in the model-specific tables of prior generations, Table 2-13 </span>
<span id="ta_4657" class="t s4_4657">supersede prior generation tables. </span>
<span id="tb_4657" class="t s4_4657">In the Goldmont Plus microarchitecture, the scope column indicates the following: “Core” means each processor </span>
<span id="tc_4657" class="t s4_4657">core has a separate MSR, or a bit field not shared with another processor core. “Module” means the MSR or the bit </span>
<span id="td_4657" class="t s4_4657">field is shared by a subset of the processor cores in the physical package. The number of processor cores in this </span>
<span id="te_4657" class="t s4_4657">subset is model specific and may differ between different processors. For all processors based on Goldmont Plus </span>
<span id="tf_4657" class="t s4_4657">microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration </span>
<span id="tg_4657" class="t s4_4657">can be used to figure out which processors are in the same module. “Package” means all processor cores in the </span>
<span id="th_4657" class="t s4_4657">physical package share the same MSR or bit interface. </span>
<span id="ti_4657" class="t s5_4657">63:8 </span><span id="tj_4657" class="t s5_4657">Reserved </span>
<span id="tk_4657" class="t s5_4657">D13H </span><span id="tl_4657" class="t s5_4657">3347 </span><span id="tm_4657" class="t s5_4657">IA32_L2_QOS_MASK_3 </span><span id="tn_4657" class="t s5_4657">Package </span><span id="to_4657" class="t s5_4657">L2 Class Of Service Mask - COS 3 (R/W) </span>
<span id="tp_4657" class="t s5_4657">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=3. </span>
<span id="tq_4657" class="t s5_4657">0:19 </span><span id="tr_4657" class="t s5_4657">CBM: Bit vector of available L2 ways for COS 3 </span>
<span id="ts_4657" class="t s5_4657">enforcement. </span>
<span id="tt_4657" class="t s5_4657">63:20 </span><span id="tu_4657" class="t s5_4657">Reserved </span>
<span id="tv_4657" class="t s5_4657">D90H </span><span id="tw_4657" class="t s5_4657">3472 </span><span id="tx_4657" class="t s5_4657">IA32_BNDCFGS </span><span id="ty_4657" class="t s5_4657">Core </span><span id="tz_4657" class="t s5_4657">See Table 2-2. </span>
<span id="t10_4657" class="t s5_4657">DA0H </span><span id="t11_4657" class="t s5_4657">3488 </span><span id="t12_4657" class="t s5_4657">IA32_XSS </span><span id="t13_4657" class="t s5_4657">Core </span><span id="t14_4657" class="t s5_4657">See Table 2-2. </span>
<span id="t15_4657" class="t s5_4657">See Table 2-6, and Table 2-12 for MSR definitions applicable to processors with a CPUID Signature DisplayFamily_DisplayModel value </span>
<span id="t16_4657" class="t s5_4657">of 06_5CH. </span>
<span id="t17_4657" class="t s6_4657">Table 2-13. </span><span id="t18_4657" class="t s6_4657">MSRs in Intel Atom® Processors Based on Goldmont Plus Microarchitecture </span>
<span id="t19_4657" class="t s7_4657">Register </span>
<span id="t1a_4657" class="t s7_4657">Address </span><span id="t1b_4657" class="t s7_4657">Register Name / Bit Fields </span><span id="t1c_4657" class="t s7_4657">Scope </span><span id="t1d_4657" class="t s7_4657">Bit Description </span>
<span id="t1e_4657" class="t s7_4657">Hex </span><span id="t1f_4657" class="t s7_4657">Dec </span>
<span id="t1g_4657" class="t s5_4657">3AH </span><span id="t1h_4657" class="t s5_4657">58 </span><span id="t1i_4657" class="t s5_4657">IA32_FEATURE_CONTROL </span><span id="t1j_4657" class="t s5_4657">Core </span><span id="t1k_4657" class="t s5_4657">Control Features in Intel 64Processor (R/W) </span>
<span id="t1l_4657" class="t s5_4657">See Table 2-2. </span>
<span id="t1m_4657" class="t s5_4657">0 </span><span id="t1n_4657" class="t s5_4657">Lock (R/WL) </span>
<span id="t1o_4657" class="t s5_4657">1 </span><span id="t1p_4657" class="t s5_4657">Enable VMX inside SMX operation (R/WL) </span>
<span id="t1q_4657" class="t s5_4657">2 </span><span id="t1r_4657" class="t s5_4657">Enable VMX outside SMX operation (R/WL) </span>
<span id="t1s_4657" class="t s5_4657">14:8 </span><span id="t1t_4657" class="t s5_4657">SENTER local functions enables (R/WL) </span>
<span id="t1u_4657" class="t s5_4657">15 </span><span id="t1v_4657" class="t s5_4657">SENTER global functions enable (R/WL) </span>
<span id="t1w_4657" class="t s5_4657">17 </span><span id="t1x_4657" class="t s5_4657">SGX Launch Control Enable (R/WL) </span>
<span id="t1y_4657" class="t s5_4657">This bit must be set to enable runtime reconfiguration </span>
<span id="t1z_4657" class="t s5_4657">of SGX Launch Control via IA32_SGXLEPUBKEYHASHn </span>
<span id="t20_4657" class="t s5_4657">MSR. </span>
<span id="t21_4657" class="t s5_4657">Valid if CPUID.(EAX=07H, ECX=0H): ECX[30] = 1. </span>
<span id="t22_4657" class="t s6_4657">Table 2-12. </span><span id="t23_4657" class="t s6_4657">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t24_4657" class="t s7_4657">Register </span>
<span id="t25_4657" class="t s7_4657">Address </span><span id="t26_4657" class="t s7_4657">Register Name / Bit Fields </span><span id="t27_4657" class="t s7_4657">Scope </span><span id="t28_4657" class="t s7_4657">Bit Description </span>
<span id="t29_4657" class="t s7_4657">Hex </span><span id="t2a_4657" class="t s7_4657">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
