$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Wed Feb 19 15:46:31 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module full_adder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % Sum $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Sum~output_o $end
$var wire 1 . Cout~output_o $end
$var wire 1 / Cin~input_o $end
$var wire 1 0 A~input_o $end
$var wire 1 1 B~input_o $end
$var wire 1 2 HA2|Sum~0_combout $end
$var wire 1 3 Cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#50000
1!
10
0&
12
1-
1%
#100000
1"
0!
11
00
1&
#150000
1!
10
0&
13
02
1.
0-
1$
0%
#200000
1#
0"
0!
1/
01
00
1&
03
12
0.
1-
0$
1%
#250000
1!
10
0&
13
02
1.
0-
1$
0%
#300000
1"
0!
11
00
1&
#350000
1!
10
0&
12
1-
1%
#400000
0#
0"
0!
0/
01
00
1&
03
02
0.
0-
0$
0%
#450000
1!
10
0&
12
1-
1%
#500000
1"
0!
11
00
1&
#550000
1!
10
0&
13
02
1.
0-
1$
0%
#600000
1#
0"
0!
1/
01
00
1&
03
12
0.
1-
0$
1%
#650000
1!
10
0&
13
02
1.
0-
1$
0%
#700000
1"
0!
11
00
1&
#750000
1!
10
0&
12
1-
1%
#800000
0#
0"
0!
0/
01
00
1&
03
02
0.
0-
0$
0%
#850000
1!
10
0&
12
1-
1%
#900000
1"
0!
11
00
1&
#950000
1!
10
0&
13
02
1.
0-
1$
0%
#1000000
