{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764173407433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764173407433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 13:10:07 2025 " "Processing started: Wed Nov 26 13:10:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764173407433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764173407433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio2_top -c exercicio2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio2_top -c exercicio2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764173407433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764173407955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764173407955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencia_ra_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequencia_ra_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencia_ra_vhdl-sequencia_qualquer_arch " "Found design unit 1: sequencia_ra_vhdl-sequencia_qualquer_arch" {  } { { "sequencia_ra_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/sequencia_ra_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764173421872 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequencia_ra_vhdl " "Found entity 1: sequencia_ra_vhdl" {  } { { "sequencia_ra_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/sequencia_ra_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764173421872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764173421872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercicio2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio2_top-struct " "Found design unit 1: exercicio2_top-struct" {  } { { "exercicio2_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764173421872 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio2_top " "Found entity 1: exercicio2_top" {  } { { "exercicio2_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764173421872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764173421872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-divid " "Found design unit 1: divisor-divid" {  } { { "divisor.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/divisor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764173421883 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764173421883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764173421883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764173421889 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764173421889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764173421889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio2_top " "Elaborating entity \"exercicio2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764173421930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:U1 " "Elaborating entity \"divisor\" for hierarchy \"divisor:U1\"" {  } { { "exercicio2_top.vhd" "U1" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764173421930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:U2 " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:U2\"" {  } { { "exercicio2_top.vhd" "U2" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764173421939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencia_ra_vhdl sequencia_ra_vhdl:U_CORE " "Elaborating entity \"sequencia_ra_vhdl\" for hierarchy \"sequencia_ra_vhdl:U_CORE\"" {  } { { "exercicio2_top.vhd" "U_CORE" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764173421944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D7S_MSD\[4\] GND " "Pin \"D7S_MSD\[4\]\" is stuck at GND" {  } { { "exercicio2_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764173422321 "|exercicio2_top|D7S_MSD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D7S_MSD\[5\] GND " "Pin \"D7S_MSD\[5\]\" is stuck at GND" {  } { { "exercicio2_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764173422321 "|exercicio2_top|D7S_MSD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D7S_MSD\[6\] GND " "Pin \"D7S_MSD\[6\]\" is stuck at GND" {  } { { "exercicio2_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764173422321 "|exercicio2_top|D7S_MSD[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764173422321 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN_RST " "No output dependent on input pin \"BTN_RST\"" {  } { { "exercicio2_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_06/Quartus/ex2/exercicio2_top.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764173422351 "|exercicio2_top|BTN_RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764173422351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764173422351 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764173422351 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764173422351 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764173422351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764173422580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 13:10:22 2025 " "Processing ended: Wed Nov 26 13:10:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764173422580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764173422580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764173422580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764173422580 ""}
