# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-12-24 22:51:27 IST
# hostname  : vlsi-ria84.vlsidomain
# pid       : 18761
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:41120' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAynicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyNNi0ANCfSA7HS6aypDMUMJQDBQ1ZIhnCGAIZ/AF0qZA1TxAvUkMiUDZZIYMIF8MTYUeWCYHbBcA4AcVxw==' '-proj' '/users/rompel/jasper_executions/liveness/jgprojects/1_PWM_5/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_PWM_5/.tmp/.initCmds.tcl' '1_PWM_5.tcl' '-hidden' '/users/rompel/jasper_executions/liveness/jgprojects/1_PWM_5/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/liveness/jgprojects/1_PWM_5/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../1_PWM_5.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../1_PWM_5.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../1_PWM_5.sv(36): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../1_PWM_5.sv(1): compiling module 'PWM_TOP'
[WARN (VERI-1209)] ../1_PWM_5.sv(15): expression size 32 truncated to fit in target size 14
[INFO (VERI-8005)] ../1_PWM_5.sv(1): Unintentional sequential element inferred for pulse_red read before write using blocking assignment
[INFO (VERI-8005)] ../1_PWM_5.sv(1): Unintentional sequential element inferred for lb_pulse read before write using blocking assignment
[INFO (VERI-8005)] ../1_PWM_5.sv(1): Unintentional sequential element inferred for ub_pulse read before write using blocking assignment
INFO (ISW003): Top module name is "PWM_TOP".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
PWM_TOP
[<embedded>] % reset -none
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 17 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Starting reduce
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 18827@vlsi-ria84(local) jg_18761_vlsi-ria84_1
0.0.N: Proofgrid shell started at 18826@vlsi-ria84(local) jg_18761_vlsi-ria84_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Oh: Proofgrid shell started at 18860@vlsi-ria84(local) jg_18761_vlsi-ria84_1
0.0.B: Proofgrid shell started at 18861@vlsi-ria84(local) jg_18761_vlsi-ria84_1
0.0.AM: Proofgrid shell started at 18862@vlsi-ria84(local) jg_18761_vlsi-ria84_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.04 s)
0.0.Oh: Completed, Restart ignored.
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.Ht: Proofgrid shell started at 18859@vlsi-ria84(local) jg_18761_vlsi-ria84_1
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.AM: Trace Attempt  1	[0.06 s]
0.0.AM: Trace Attempt  2	[0.06 s]
0.0.AM: Trace Attempt  3	[0.06 s]
0.0.AM: Trace Attempt  4	[0.06 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.25 s]
0.0.N: Trace Attempt  2	[0.25 s]
0.0.N: Trace Attempt  3	[0.25 s]
0.0.N: Trace Attempt  4	[0.25 s]
0.0.N: Trace Attempt  5	[0.25 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.39 s]
0.0.AM: Trace Attempt  3	[0.39 s]
0.0.AM: Trace Attempt  4	[0.39 s]
0.0.AM: Trace Attempt  5	[0.39 s]
0.0.N: Trace Attempt  1	[0.46 s]
0.0.N: Trace Attempt  2	[0.46 s]
0.0.N: Trace Attempt  3	[0.46 s]
0.0.N: Trace Attempt  4	[0.46 s]
0.0.N: Trace Attempt  5	[0.46 s]
0.0.N: Trace Attempt  1	[0.80 s]
0.0.N: Trace Attempt  2	[0.80 s]
0.0.N: Trace Attempt  3	[0.80 s]
0.0.N: Trace Attempt  4	[0.81 s]
0.0.N: Trace Attempt  5	[0.81 s]
0.0.N: Trace Attempt  1	[2.87 s]
0.0.N: Trace Attempt  2	[2.87 s]
0.0.N: Trace Attempt  3	[2.87 s]
0.0.N: Trace Attempt  4	[2.87 s]
0.0.N: Trace Attempt  5	[2.88 s]
0.0.AM: Trace Attempt  1	[2.94 s]
0.0.AM: Trace Attempt  2	[2.94 s]
0.0.AM: Trace Attempt  3	[2.94 s]
0.0.AM: Trace Attempt  4	[2.94 s]
0.0.AM: Trace Attempt  5	[2.95 s]
0.0.Hp: Trace Attempt 137	[4.08 s]
0.0.Ht: Trace Attempt 139	[4.06 s]
0.0.B: Trace Attempt 157	[4.06 s]
0.0.N: Trace Attempt  1	[4.96 s]
0.0.N: Trace Attempt  2	[4.96 s]
0.0.N: Trace Attempt  3	[4.96 s]
0.0.N: Trace Attempt  4	[4.96 s]
0.0.N: Trace Attempt  5	[4.97 s]
0.0.AM: Trace Attempt 75	[6.96 s]
0.0.N: Trace Attempt  1	[7.06 s]
0.0.N: Trace Attempt  2	[7.06 s]
0.0.N: Trace Attempt  3	[7.06 s]
0.0.N: Trace Attempt  4	[7.06 s]
0.0.N: Trace Attempt  5	[7.07 s]
0.0.Hp: Trace Attempt 173	[8.18 s]
0.0.Ht: Trace Attempt 176	[8.15 s]
0.0.B: Trace Attempt 200	[8.17 s]
0.0.N: Trace Attempt  1	[9.20 s]
0.0.N: Trace Attempt  2	[9.20 s]
0.0.N: Trace Attempt  3	[9.20 s]
0.0.N: Trace Attempt  4	[9.21 s]
0.0.N: Trace Attempt  5	[9.21 s]
0.0.N: Trace Attempt  1	[11.36 s]
0.0.N: Trace Attempt  2	[11.36 s]
0.0.N: Trace Attempt  3	[11.36 s]
0.0.N: Trace Attempt  4	[11.36 s]
0.0.N: Trace Attempt  5	[11.37 s]
0.0.AM: Trace Attempt 88	[11.52 s]
0.0.Hp: Trace Attempt 199	[12.21 s]
0.0.Ht: Trace Attempt 202	[12.18 s]
0.0.B: Trace Attempt 227	[12.27 s]
0.0.N: Trace Attempt  1	[13.56 s]
0.0.N: Trace Attempt  2	[13.56 s]
0.0.N: Trace Attempt  3	[13.56 s]
0.0.N: Trace Attempt  4	[13.56 s]
0.0.N: Trace Attempt  5	[13.57 s]
0.0.AM: Trace Attempt 93	[15.61 s]
0.0.N: Trace Attempt  1	[15.89 s]
0.0.N: Trace Attempt  2	[15.89 s]
0.0.N: Trace Attempt  3	[15.89 s]
0.0.N: Trace Attempt  4	[15.89 s]
0.0.N: Trace Attempt  5	[15.90 s]
0.0.B: Trace Attempt 250	[16.32 s]
0.0.Ht: Trace Attempt 221	[16.42 s]
0.0.Hp: Trace Attempt 219	[16.62 s]
0.0.N: Trace Attempt  1	[18.20 s]
0.0.N: Trace Attempt  2	[18.20 s]
0.0.N: Trace Attempt  3	[18.20 s]
0.0.N: Trace Attempt  4	[18.20 s]
0.0.N: Trace Attempt  5	[18.20 s]
0.0.AM: Trace Attempt 118	[19.64 s]
0.0.B: Trace Attempt 266	[20.55 s]
0.0.N: Trace Attempt  1	[20.65 s]
0.0.N: Trace Attempt  2	[20.65 s]
0.0.N: Trace Attempt  3	[20.65 s]
0.0.N: Trace Attempt  4	[20.65 s]
0.0.N: Trace Attempt  5	[20.66 s]
0.0.Ht: Trace Attempt 238	[20.63 s]
0.0.Hp: Trace Attempt 235	[20.67 s]
0.0.AM: Trace Attempt  1	[21.42 s]
0.0.AM: Trace Attempt  2	[21.42 s]
0.0.AM: Trace Attempt  3	[21.42 s]
0.0.AM: Trace Attempt  4	[21.42 s]
0.0.AM: Trace Attempt  5	[21.43 s]
0.0.N: Trace Attempt  1	[23.06 s]
0.0.N: Trace Attempt  2	[23.06 s]
0.0.N: Trace Attempt  3	[23.06 s]
0.0.N: Trace Attempt  4	[23.07 s]
0.0.N: Trace Attempt  5	[23.07 s]
0.0.B: Trace Attempt 280	[24.56 s]
0.0.Ht: Trace Attempt 253	[24.73 s]
0.0.Hp: Trace Attempt 251	[25.18 s]
0.0.AM: Trace Attempt 75	[25.54 s]
0.0.N: Trace Attempt  1	[26.78 s]
0.0.N: Trace Attempt  2	[26.78 s]
0.0.N: Trace Attempt  3	[26.78 s]
0.0.N: Trace Attempt  4	[26.78 s]
0.0.N: Trace Attempt  5	[26.79 s]
0.0.B: Trace Attempt 294	[28.81 s]
0.0.Ht: Trace Attempt 264	[28.90 s]
0.0.Hp: Trace Attempt 262	[29.19 s]
0.0.AM: Trace Attempt 98	[29.68 s]
0.0.N: Trace Attempt 71	[30.84 s]
0.0.B: Trace Attempt 307	[33.02 s]
0.0.Ht: Trace Attempt 274	[33.26 s]
0.0.Hp: Trace Attempt 271	[33.46 s]
0.0.AM: Trace Attempt 109	[33.84 s]
0.0.N: Trace Attempt 84	[34.96 s]
0.0.B: Trace Attempt 319	[37.31 s]
0.0.Ht: Trace Attempt 282	[37.40 s]
0.0.Hp: Trace Attempt 280	[37.72 s]
0.0.AM: Trace Attempt 119	[37.91 s]
0.0.N: Trace Attempt 89	[39.96 s]
0.0.B: Trace Attempt 329	[41.43 s]
0.0.Ht: Trace Attempt 292	[41.62 s]
0.0.Hp: Trace Attempt 289	[41.86 s]
0.0.AM: Trace Attempt 126	[42.19 s]
0.0.N: Trace Attempt 94	[45.52 s]
0.0.B: Trace Attempt 340	[45.77 s]
0.0.Ht: Trace Attempt 301	[45.83 s]
0.0.AM: Trace Attempt 132	[46.51 s]
0.0.Hp: Trace Attempt 299	[46.84 s]
0.0.B: Trace Attempt 349	[49.84 s]
0.0.Ht: Trace Attempt 309	[49.91 s]
0.0.AM: Trace Attempt 136	[50.82 s]
0.0.Hp: Trace Attempt 308	[51.20 s]
0.0.Ht: Trace Attempt 317	[54.23 s]
0.0.B: Trace Attempt 359	[54.30 s]
0.0.N: Trace Attempt 96	[54.38 s]
0.0.N: Trace Attempt  1	[54.66 s]
0.0.N: Trace Attempt  2	[54.66 s]
0.0.N: Trace Attempt  3	[54.66 s]
0.0.N: Trace Attempt  4	[54.66 s]
0.0.N: Trace Attempt  5	[54.67 s]
0.0.Hp: Trace Attempt 316	[55.55 s]
0.0.AM: Trace Attempt 142	[55.76 s]
0.0.Ht: Trace Attempt 326	[58.63 s]
0.0.B: Trace Attempt 369	[58.67 s]
0.0.N: Trace Attempt 71	[58.72 s]
0.0.AM: Trace Attempt 146	[59.83 s]
0.0.Hp: Trace Attempt 325	[60.02 s]
0.0.N: Trace Attempt 84	[62.85 s]
0.0.Ht: Trace Attempt 333	[62.87 s]
0.0.B: Trace Attempt 378	[63.06 s]
0.0.AM: Trace Attempt 149	[64.19 s]
0.0.Hp: Trace Attempt 332	[64.54 s]
0.0.B: Trace Attempt 387	[67.54 s]
0.0.Ht: Trace Attempt 340	[67.56 s]
0.0.N: Trace Attempt 89	[67.83 s]
0.0.Hp: Trace Attempt 339	[69.12 s]
0.0.AM: Trace Attempt 153	[69.92 s]
0.0.Ht: Trace Attempt 347	[71.97 s]
0.0.B: Trace Attempt 394	[72.11 s]
0.0.Hp: Trace Attempt 345	[73.15 s]
0.0.N: Trace Attempt 94	[73.40 s]
0.0.AM: Trace Attempt 155	[74.34 s]
0.0.B: Trace Attempt 400	[76.36 s]
0.0.Ht: Trace Attempt 355	[76.52 s]
0.0.Hp: Trace Attempt 352	[77.23 s]
0.0.AM: Trace Attempt 158	[78.78 s]
0.0.B: Trace Attempt 405	[80.51 s]
0.0.Ht: Trace Attempt 360	[81.06 s]
0.0.N: Trace Attempt 97	[82.67 s]
0.0.N: Trace Attempt  1	[82.97 s]
0.0.N: Trace Attempt  2	[82.97 s]
0.0.N: Trace Attempt  3	[82.97 s]
0.0.N: Trace Attempt  4	[82.98 s]
0.0.N: Trace Attempt  5	[82.98 s]
0.0.Hp: Trace Attempt 359	[83.33 s]
0.0.AM: Trace Attempt 160	[83.51 s]
0.0.B: Trace Attempt 410	[84.94 s]
0.0.Ht: Trace Attempt 367	[85.34 s]
0.0.N: Trace Attempt 71	[87.03 s]
0.0.Hp: Trace Attempt 366	[87.54 s]
0.0.AM: Trace Attempt 162	[88.34 s]
0.0.B: Trace Attempt 416	[89.53 s]
0.0.Ht: Trace Attempt 372	[89.62 s]
0.0.N: Trace Attempt 84	[91.16 s]
0.0.Hp: Trace Attempt 371	[91.79 s]
0.0.AM: Trace Attempt 163	[92.55 s]
0.0.Ht: Trace Attempt 378	[93.91 s]
0.0.B: Trace Attempt 421	[94.17 s]
0.0.Hp: Trace Attempt 377	[96.08 s]
0.0.N: Trace Attempt 89	[96.12 s]
0.0.Ht: Trace Attempt 384	[98.28 s]
0.0.B: Trace Attempt 426	[98.34 s]
0.0.AM: Trace Attempt 165	[99.51 s]
0.0.Hp: Trace Attempt 383	[100.34 s]
0.0.N: Trace Attempt 94	[101.68 s]
0.0.Ht: Trace Attempt 389	[102.39 s]
0.0.B: Trace Attempt 431	[102.39 s]
0.0.Hp: Trace Attempt 388	[104.39 s]
0.0.AM: Trace Attempt 166	[104.40 s]
0.0.Ht: Trace Attempt 393	[106.77 s]
0.0.B: Trace Attempt 436	[106.92 s]
0.0.Hp: Trace Attempt 392	[109.05 s]
0.0.AM: Trace Attempt 169	[109.87 s]
0.0.Ht: Trace Attempt 398	[110.94 s]
0.0.N: Trace Attempt 98	[111.06 s]
0.0.N: Trace Attempt  1	[111.34 s]
0.0.N: Trace Attempt  2	[111.34 s]
0.0.N: Trace Attempt  3	[111.34 s]
0.0.N: Trace Attempt  4	[111.34 s]
0.0.N: Trace Attempt  5	[111.35 s]
0.0.B: Trace Attempt 441	[111.78 s]
0.0.AM: Trace Attempt 170	[113.91 s]
0.0.Hp: Trace Attempt 398	[113.97 s]
0.0.N: Trace Attempt 71	[115.41 s]
0.0.B: Trace Attempt 446	[115.93 s]
0.0.Ht: Trace Attempt 402	[116.12 s]
0.0.Hp: Trace Attempt 401	[118.12 s]
0.0.AM: Trace Attempt 172	[118.94 s]
0.0.N: Trace Attempt 84	[119.55 s]
0.0.B: Trace Attempt 451	[120.51 s]
0.0.Ht: Trace Attempt 407	[120.69 s]
0.0.Hp: Trace Attempt 405	[122.27 s]
0.0.N: Trace Attempt 89	[124.53 s]
0.0.Ht: Trace Attempt 412	[125.40 s]
0.0.B: Trace Attempt 456	[125.44 s]
0.0.AM: Trace Attempt 174	[125.64 s]
0.0.Hp: Trace Attempt 410	[126.94 s]
0.0.Ht: Trace Attempt 417	[130.03 s]
0.0.N: Trace Attempt 94	[130.18 s]
0.0.B: Trace Attempt 461	[130.28 s]
0.0.AM: Trace Attempt 176	[131.13 s]
0.0.Hp: Trace Attempt 415	[131.41 s]
0.0.Ht: Trace Attempt 421	[134.75 s]
0.0.B: Trace Attempt 464	[136.11 s]
0.0.AM: Trace Attempt 178	[136.45 s]
0.0.Hp: Trace Attempt 420	[137.70 s]
0.0.N: Trace Attempt 99	[139.15 s]
0.0.N: Trace Attempt  1	[139.44 s]
0.0.N: Trace Attempt  2	[139.44 s]
0.0.N: Trace Attempt  3	[139.44 s]
0.0.N: Trace Attempt  4	[139.45 s]
0.0.N: Trace Attempt  5	[139.45 s]
0.0.Ht: Trace Attempt 426	[139.47 s]
0.0.B: Trace Attempt 469	[141.18 s]
0.0.Hp: Trace Attempt 425	[142.10 s]
0.0.N: Trace Attempt 71	[143.49 s]
0.0.Ht: Trace Attempt 430	[143.91 s]
0.0.AM: Trace Attempt 180	[144.40 s]
0.0.B: Trace Attempt 474	[145.94 s]
0.0.N: Trace Attempt 84	[147.61 s]
0.0.Hp: Trace Attempt 430	[147.91 s]
0.0.Ht: Trace Attempt 434	[148.79 s]
0.0.B: Trace Attempt 479	[150.34 s]
0.0.Hp: Trace Attempt 433	[151.94 s]
0.0.N: Trace Attempt 89	[152.58 s]
0.0.AM: Trace Attempt 182	[153.35 s]
0.0.Ht: Trace Attempt 439	[153.54 s]
0.0.B: Trace Attempt 484	[154.99 s]
0.0.Hp: Trace Attempt 438	[156.77 s]
0.0.Ht: Trace Attempt 443	[158.07 s]
0.0.N: Trace Attempt 94	[158.36 s]
0.0.AM: Trace Attempt 183	[158.94 s]
0.0.B: Trace Attempt 488	[159.59 s]
0.0.Hp: Trace Attempt 442	[161.50 s]
0.0.Ht: Trace Attempt 447	[162.37 s]
0.0.N: Trace Attempt 99	[162.42 s]
0.0.B: Trace Attempt 492	[164.05 s]
0.0.AM: Trace Attempt 184	[165.45 s]
0.0.Hp: Trace Attempt 446	[165.73 s]
0.0.N: Trace Attempt 100	[167.34 s]
0.0.N: Trace Attempt  1	[167.62 s]
0.0.N: Trace Attempt  2	[167.62 s]
0.0.N: Trace Attempt  3	[167.62 s]
0.0.N: Trace Attempt  4	[167.62 s]
0.0.N: Trace Attempt  5	[167.63 s]
0.0.B: Trace Attempt 496	[168.17 s]
0.0.Ht: Trace Attempt 451	[168.67 s]
0.0.AM: Trace Attempt 185	[170.07 s]
0.0.Hp: Trace Attempt 450	[170.17 s]
0.0.N: Trace Attempt 71	[171.68 s]
0.0.B: Trace Attempt 501	[173.23 s]
0.0.Ht: Trace Attempt 456	[173.29 s]
0.0.Hp: Trace Attempt 453	[175.06 s]
0.0.AM: Trace Attempt 186	[175.46 s]
0.0.N: Trace Attempt 84	[175.79 s]
0.0.Ht: Trace Attempt 461	[177.82 s]
0.0.B: Trace Attempt 506	[177.96 s]
0.0.Hp: Trace Attempt 458	[179.62 s]
0.0.AM: Trace Attempt 187	[180.07 s]
0.0.N: Trace Attempt 89	[180.74 s]
0.0.N: Stopped processing property "PWM_TOP.p1"	[181.16 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 99	[0.00 s]
0.0.B: Trace Attempt 509	[181.08 s]
0.0.B: Stopped processing property "PWM_TOP.p1"	[181.13 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Tri: Proofgrid shell started at 19235@vlsi-ria84(local) jg_18761_vlsi-ria84_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.02" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.04" ---- Launching liveness simplification thread ----
0.0.AM: Stopped processing property "PWM_TOP.p1"	[181.48 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.02 s]
0.0.AMcustom3: Trace Attempt  3	[0.02 s]
0.0.AMcustom3: Trace Attempt  4	[0.02 s]
0.0.AMcustom3: Trace Attempt  5	[0.02 s]
0.0.AMcustom3: Trace Attempt  1	[0.07 s]
0.0.AMcustom3: Trace Attempt  2	[0.07 s]
0.0.AMcustom3: Trace Attempt  3	[0.07 s]
0.0.AMcustom3: Trace Attempt  4	[0.07 s]
0.0.AMcustom3: Trace Attempt  5	[0.07 s]
0.0.AMcustom3: Trace Attempt  1	[0.43 s]
0.0.AMcustom3: Trace Attempt  2	[0.43 s]
0.0.AMcustom3: Trace Attempt  3	[0.43 s]
0.0.AMcustom3: Trace Attempt  4	[0.44 s]
0.0.AMcustom3: Trace Attempt  5	[0.44 s]
0.0.Tri:    0.79" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.11 s]
0.0.Tri: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Tri: The property "PWM_TOP.p1" was proven in 0.87 s.
0.0.AMcustom3: Trace Attempt 21	[0.57 s]
0.0.AMcustom3: Stopped processing property "PWM_TOP.p1"	[0.58 s].
0.0.AMcustom3: All properties determined. [0.57 s]
0.0.Ncustom1: Stopped processing property "PWM_TOP.p1"	[0.93 s].
0.0.Ncustom1: All properties determined. [0.94 s]
0.0.AMcustom3: Exited with Success (@ 182.11 s)
0: ProofGrid usable level: 0
0.0.Ncustom1: Exited with Success (@ 182.11 s)
0.0.Bcustom2: Trace Attempt 83	[0.90 s]
0.0.Bcustom2: Stopped processing property "PWM_TOP.p1"	[0.95 s].
0.0.Bcustom2: All properties determined. [0.95 s]
0.0.Bcustom2: Exited with Success (@ 182.13 s)
0.0.Ht: Trace Attempt 463	[181.67 s]
0.0.Ht: All properties determined. [182.10 s]
0.0.Ht: Exited with Success (@ 182.18 s)
0.0.Hp: Trace Attempt 460	[181.57 s]
0.0.Hp: All properties determined. [182.22 s]
0.0.Hp: Exited with Success (@ 182.25 s)
0.0.Tri: Stopped processing property "PWM_TOP.p1"	[1.02 s].
0.0.Tri: All properties determined. [1.02 s]
0.0.Tri: Exited with Success (@ 182.26 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.97 %)
--------------------------------------------------------------
     engines started                               :    10
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.10        0.00       99.98 %
     Ht        0.05      182.06        0.00       99.97 %
     Oh        0.04        0.00        0.00        9.08 %
    Ncustom1        0.04      182.06        0.00       99.98 %
    Bcustom2        0.04      182.06        0.00       99.98 %
    AMcustom3        0.04      181.70        0.00       99.98 %
    Tri        0.06        0.87        0.00       93.07 %
    all        0.04      130.12        0.00       99.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.29      910.86        0.00

    Data read    : 1.34 MiB
    Data written : 2.78 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.222 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
