#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d0498ef700 .scope module, "top_module" "top_module" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
o000001d0498f6f98 .functor BUFZ 1, C4<z>; HiZ drive
v000001d049946470_0 .net "clk", 0 0, o000001d0498f6f98;  0 drivers
o000001d0498f78f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001d049947a50_0 .net "d", 7 0, o000001d0498f78f8;  0 drivers
v000001d049946fb0_0 .net "q", 7 0, L_000001d049947b90;  1 drivers
o000001d0498f7028 .functor BUFZ 1, C4<z>; HiZ drive
v000001d049947050_0 .net "reset", 0 0, o000001d0498f7028;  0 drivers
L_000001d049946bf0 .part o000001d0498f78f8, 0, 1;
L_000001d049946510 .part o000001d0498f78f8, 1, 1;
L_000001d049946290 .part o000001d0498f78f8, 2, 1;
L_000001d049947730 .part o000001d0498f78f8, 3, 1;
L_000001d049947d70 .part o000001d0498f78f8, 4, 1;
L_000001d049947870 .part o000001d0498f78f8, 5, 1;
L_000001d049946330 .part o000001d0498f78f8, 6, 1;
L_000001d049946a10 .part o000001d0498f78f8, 7, 1;
LS_000001d049947b90_0_0 .concat8 [ 1 1 1 1], v000001d0498efe00_0, v000001d0498efb80_0, v000001d0498f01c0_0, v000001d0498f0580_0;
LS_000001d049947b90_0_4 .concat8 [ 1 1 1 1], v000001d0498efc20_0, v000001d0498f04e0_0, v000001d0499460b0_0, v000001d049946e70_0;
L_000001d049947b90 .concat8 [ 4 4 0 0], LS_000001d049947b90_0_0, LS_000001d049947b90_0_4;
S_000001d0498ed240 .scope generate, "dff_instances[0]" "dff_instances[0]" 2 24, 2 24 0, S_000001d0498ef700;
 .timescale 0 0;
P_000001d0498ebe00 .param/l "i" 0 2 24, +C4<00>;
S_000001d0498eb580 .scope module, "dff_inst" "dff" 2 25, 2 1 0, S_000001d0498ed240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001d0498efd60_0 .net "clk", 0 0, o000001d0498f6f98;  alias, 0 drivers
v000001d0498eff40_0 .net "d", 0 0, L_000001d049946bf0;  1 drivers
v000001d0498efe00_0 .var "q", 0 0;
v000001d0498efcc0_0 .net "reset", 0 0, o000001d0498f7028;  alias, 0 drivers
E_000001d0498ec400 .event posedge, v000001d0498efd60_0;
S_000001d0498c2ce0 .scope generate, "dff_instances[1]" "dff_instances[1]" 2 24, 2 24 0, S_000001d0498ef700;
 .timescale 0 0;
P_000001d0498ebc80 .param/l "i" 0 2 24, +C4<01>;
S_000001d0498c2e70 .scope module, "dff_inst" "dff" 2 25, 2 1 0, S_000001d0498c2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001d0498efae0_0 .net "clk", 0 0, o000001d0498f6f98;  alias, 0 drivers
v000001d0498effe0_0 .net "d", 0 0, L_000001d049946510;  1 drivers
v000001d0498efb80_0 .var "q", 0 0;
v000001d0498f0120_0 .net "reset", 0 0, o000001d0498f7028;  alias, 0 drivers
S_000001d0498f4070 .scope generate, "dff_instances[2]" "dff_instances[2]" 2 24, 2 24 0, S_000001d0498ef700;
 .timescale 0 0;
P_000001d0498ec0c0 .param/l "i" 0 2 24, +C4<010>;
S_000001d0498f4200 .scope module, "dff_inst" "dff" 2 25, 2 1 0, S_000001d0498f4070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001d0498f0760_0 .net "clk", 0 0, o000001d0498f6f98;  alias, 0 drivers
v000001d0498f08a0_0 .net "d", 0 0, L_000001d049946290;  1 drivers
v000001d0498f01c0_0 .var "q", 0 0;
v000001d0498f0260_0 .net "reset", 0 0, o000001d0498f7028;  alias, 0 drivers
S_000001d0498f4390 .scope generate, "dff_instances[3]" "dff_instances[3]" 2 24, 2 24 0, S_000001d0498ef700;
 .timescale 0 0;
P_000001d0498ebc00 .param/l "i" 0 2 24, +C4<011>;
S_000001d0498f4520 .scope module, "dff_inst" "dff" 2 25, 2 1 0, S_000001d0498f4390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001d0498ef9a0_0 .net "clk", 0 0, o000001d0498f6f98;  alias, 0 drivers
v000001d0498f0080_0 .net "d", 0 0, L_000001d049947730;  1 drivers
v000001d0498f0580_0 .var "q", 0 0;
v000001d0498f0620_0 .net "reset", 0 0, o000001d0498f7028;  alias, 0 drivers
S_000001d0498f46b0 .scope generate, "dff_instances[4]" "dff_instances[4]" 2 24, 2 24 0, S_000001d0498ef700;
 .timescale 0 0;
P_000001d0498ebbc0 .param/l "i" 0 2 24, +C4<0100>;
S_000001d0498f4840 .scope module, "dff_inst" "dff" 2 25, 2 1 0, S_000001d0498f46b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001d0498f06c0_0 .net "clk", 0 0, o000001d0498f6f98;  alias, 0 drivers
v000001d0498efa40_0 .net "d", 0 0, L_000001d049947d70;  1 drivers
v000001d0498efc20_0 .var "q", 0 0;
v000001d0498f0300_0 .net "reset", 0 0, o000001d0498f7028;  alias, 0 drivers
S_000001d0498f49d0 .scope generate, "dff_instances[5]" "dff_instances[5]" 2 24, 2 24 0, S_000001d0498ef700;
 .timescale 0 0;
P_000001d0498ec440 .param/l "i" 0 2 24, +C4<0101>;
S_000001d0498f4b60 .scope module, "dff_inst" "dff" 2 25, 2 1 0, S_000001d0498f49d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001d0498f0440_0 .net "clk", 0 0, o000001d0498f6f98;  alias, 0 drivers
v000001d0498f03a0_0 .net "d", 0 0, L_000001d049947870;  1 drivers
v000001d0498f04e0_0 .var "q", 0 0;
v000001d049947410_0 .net "reset", 0 0, o000001d0498f7028;  alias, 0 drivers
S_000001d0498f4cf0 .scope generate, "dff_instances[6]" "dff_instances[6]" 2 24, 2 24 0, S_000001d0498ef700;
 .timescale 0 0;
P_000001d0498ebd00 .param/l "i" 0 2 24, +C4<0110>;
S_000001d0498f4e80 .scope module, "dff_inst" "dff" 2 25, 2 1 0, S_000001d0498f4cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001d049947af0_0 .net "clk", 0 0, o000001d0498f6f98;  alias, 0 drivers
v000001d0499463d0_0 .net "d", 0 0, L_000001d049946330;  1 drivers
v000001d0499460b0_0 .var "q", 0 0;
v000001d0499474b0_0 .net "reset", 0 0, o000001d0498f7028;  alias, 0 drivers
S_000001d049948070 .scope generate, "dff_instances[7]" "dff_instances[7]" 2 24, 2 24 0, S_000001d0498ef700;
 .timescale 0 0;
P_000001d0498ec3c0 .param/l "i" 0 2 24, +C4<0111>;
S_000001d049948200 .scope module, "dff_inst" "dff" 2 25, 2 1 0, S_000001d049948070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v000001d049946b50_0 .net "clk", 0 0, o000001d0498f6f98;  alias, 0 drivers
v000001d0499465b0_0 .net "d", 0 0, L_000001d049946a10;  1 drivers
v000001d049946e70_0 .var "q", 0 0;
v000001d0499475f0_0 .net "reset", 0 0, o000001d0498f7028;  alias, 0 drivers
    .scope S_000001d0498eb580;
T_0 ;
    %wait E_000001d0498ec400;
    %load/vec4 v000001d0498efcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0498efe00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d0498eff40_0;
    %assign/vec4 v000001d0498efe00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d0498c2e70;
T_1 ;
    %wait E_000001d0498ec400;
    %load/vec4 v000001d0498f0120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0498efb80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d0498effe0_0;
    %assign/vec4 v000001d0498efb80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d0498f4200;
T_2 ;
    %wait E_000001d0498ec400;
    %load/vec4 v000001d0498f0260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0498f01c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d0498f08a0_0;
    %assign/vec4 v000001d0498f01c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d0498f4520;
T_3 ;
    %wait E_000001d0498ec400;
    %load/vec4 v000001d0498f0620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0498f0580_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d0498f0080_0;
    %assign/vec4 v000001d0498f0580_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d0498f4840;
T_4 ;
    %wait E_000001d0498ec400;
    %load/vec4 v000001d0498f0300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0498efc20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d0498efa40_0;
    %assign/vec4 v000001d0498efc20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d0498f4b60;
T_5 ;
    %wait E_000001d0498ec400;
    %load/vec4 v000001d049947410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0498f04e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d0498f03a0_0;
    %assign/vec4 v000001d0498f04e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d0498f4e80;
T_6 ;
    %wait E_000001d0498ec400;
    %load/vec4 v000001d0499474b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d0499460b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d0499463d0_0;
    %assign/vec4 v000001d0499460b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d049948200;
T_7 ;
    %wait E_000001d0498ec400;
    %load/vec4 v000001d0499475f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d049946e70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d0499465b0_0;
    %assign/vec4 v000001d049946e70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "dff8r.v";
