

================================================================
== Vitis HLS Report for 'fir_filter'
================================================================
* Date:           Fri Sep 13 03:47:41 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_FIRfilter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%coeffs_addr = getelementptr i32 %coeffs, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.15ns)   --->   "%coeffs_load = load i4 %coeffs_addr"   --->   Operation 16 'load' 'coeffs_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 18 [1/2] (2.15ns)   --->   "%coeffs_load = load i4 %coeffs_addr"   --->   Operation 18 'load' 'coeffs_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%coeffs_addr_1 = getelementptr i32 %coeffs, i64 0, i64 1"   --->   Operation 19 'getelementptr' 'coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.15ns)   --->   "%coeffs_load_1 = load i4 %coeffs_addr_1"   --->   Operation 20 'load' 'coeffs_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 21 [1/2] (2.15ns)   --->   "%coeffs_load_1 = load i4 %coeffs_addr_1"   --->   Operation 21 'load' 'coeffs_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%coeffs_addr_2 = getelementptr i32 %coeffs, i64 0, i64 2"   --->   Operation 22 'getelementptr' 'coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.15ns)   --->   "%coeffs_load_2 = load i4 %coeffs_addr_2"   --->   Operation 23 'load' 'coeffs_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 24 [1/2] (2.15ns)   --->   "%coeffs_load_2 = load i4 %coeffs_addr_2"   --->   Operation 24 'load' 'coeffs_load_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%coeffs_addr_3 = getelementptr i32 %coeffs, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (2.15ns)   --->   "%coeffs_load_3 = load i4 %coeffs_addr_3"   --->   Operation 26 'load' 'coeffs_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 27 [1/2] (2.15ns)   --->   "%coeffs_load_3 = load i4 %coeffs_addr_3"   --->   Operation 27 'load' 'coeffs_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%coeffs_addr_4 = getelementptr i32 %coeffs, i64 0, i64 4"   --->   Operation 28 'getelementptr' 'coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (2.15ns)   --->   "%coeffs_load_4 = load i4 %coeffs_addr_4"   --->   Operation 29 'load' 'coeffs_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 30 [1/2] (2.15ns)   --->   "%coeffs_load_4 = load i4 %coeffs_addr_4"   --->   Operation 30 'load' 'coeffs_load_4' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%coeffs_addr_5 = getelementptr i32 %coeffs, i64 0, i64 5"   --->   Operation 31 'getelementptr' 'coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [2/2] (2.15ns)   --->   "%coeffs_load_5 = load i4 %coeffs_addr_5"   --->   Operation 32 'load' 'coeffs_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 33 [1/2] (2.15ns)   --->   "%coeffs_load_5 = load i4 %coeffs_addr_5"   --->   Operation 33 'load' 'coeffs_load_5' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%coeffs_addr_6 = getelementptr i32 %coeffs, i64 0, i64 6"   --->   Operation 34 'getelementptr' 'coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (2.15ns)   --->   "%coeffs_load_6 = load i4 %coeffs_addr_6"   --->   Operation 35 'load' 'coeffs_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 36 [1/2] (2.15ns)   --->   "%coeffs_load_6 = load i4 %coeffs_addr_6"   --->   Operation 36 'load' 'coeffs_load_6' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%coeffs_addr_7 = getelementptr i32 %coeffs, i64 0, i64 7"   --->   Operation 37 'getelementptr' 'coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (2.15ns)   --->   "%coeffs_load_7 = load i4 %coeffs_addr_7"   --->   Operation 38 'load' 'coeffs_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 39 [1/2] (2.15ns)   --->   "%coeffs_load_7 = load i4 %coeffs_addr_7"   --->   Operation 39 'load' 'coeffs_load_7' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%coeffs_addr_8 = getelementptr i32 %coeffs, i64 0, i64 8"   --->   Operation 40 'getelementptr' 'coeffs_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [2/2] (2.15ns)   --->   "%coeffs_load_8 = load i4 %coeffs_addr_8"   --->   Operation 41 'load' 'coeffs_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 42 [1/2] (2.15ns)   --->   "%coeffs_load_8 = load i4 %coeffs_addr_8"   --->   Operation 42 'load' 'coeffs_load_8' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%coeffs_addr_9 = getelementptr i32 %coeffs, i64 0, i64 9"   --->   Operation 43 'getelementptr' 'coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [2/2] (2.15ns)   --->   "%coeffs_load_9 = load i4 %coeffs_addr_9"   --->   Operation 44 'load' 'coeffs_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 45 [1/2] (2.15ns)   --->   "%coeffs_load_9 = load i4 %coeffs_addr_9"   --->   Operation 45 'load' 'coeffs_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 46 [2/2] (6.86ns)   --->   "%call_ln0 = call void @fir_filter_Pipeline_sample_loop, i32 %input_r, i32 %coeffs_load_1, i32 %coeffs_load_2, i32 %coeffs_load_9, i32 %coeffs_load, i32 %coeffs_load_6, i32 %coeffs_load_4, i32 %coeffs_load_8, i32 %coeffs_load_7, i32 %coeffs_load_3, i32 %coeffs_load_5, i32 %output_r, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 6.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 47 [1/2] (4.50ns)   --->   "%call_ln0 = call void @fir_filter_Pipeline_sample_loop, i32 %input_r, i32 %coeffs_load_1, i32 %coeffs_load_2, i32 %coeffs_load_9, i32 %coeffs_load, i32 %coeffs_load_6, i32 %coeffs_load_4, i32 %coeffs_load_8, i32 %coeffs_load_7, i32 %coeffs_load_3, i32 %coeffs_load_5, i32 %output_r, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_8, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_7, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_6, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_5, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_4, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_3, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_2, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg_1, i32 %fir_filter_stream_int_0_stream_int_0_int_shift_reg"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [fir_filter.cpp:11]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coeffs, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %coeffs, void @empty_3, i32 0, i32 0, void @empty_7, i32 1, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %coeffs, i64 666, i64 207, i64 1"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %coeffs"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [fir_filter.cpp:42]   --->   Operation 58 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation ('coeffs_addr') [23]  (0.000 ns)
	'load' operation ('coeffs_load') on array 'coeffs' [24]  (2.152 ns)

 <State 2>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load') on array 'coeffs' [24]  (2.152 ns)

 <State 3>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_1') on array 'coeffs' [26]  (2.152 ns)

 <State 4>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_2') on array 'coeffs' [28]  (2.152 ns)

 <State 5>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_3') on array 'coeffs' [30]  (2.152 ns)

 <State 6>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_4') on array 'coeffs' [32]  (2.152 ns)

 <State 7>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_5') on array 'coeffs' [34]  (2.152 ns)

 <State 8>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_6') on array 'coeffs' [36]  (2.152 ns)

 <State 9>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_7') on array 'coeffs' [38]  (2.152 ns)

 <State 10>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_8') on array 'coeffs' [40]  (2.152 ns)

 <State 11>: 2.152ns
The critical path consists of the following:
	'load' operation ('coeffs_load_9') on array 'coeffs' [42]  (2.152 ns)

 <State 12>: 6.860ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fir_filter_Pipeline_sample_loop' [44]  (6.860 ns)

 <State 13>: 4.505ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fir_filter_Pipeline_sample_loop' [44]  (4.505 ns)

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
