<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='444' ll='449' type='bool llvm::MachineRegisterInfo::hasOneDef(unsigned int RegNo) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='442'>/// Return true if there is exactly one operand defining the specified
  /// register.</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='355' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='391' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeShrink.cpp' l='191' u='c' c='_ZN12_GLOBAL__N_115LiveRangeShrink20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='306' u='c' c='_ZL5isSSARKN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='772' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='440' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='4614' u='c' c='_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1028' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion24removeFalseRegisterKillsEPN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1037' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion24removeFalseRegisterKillsEPN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1043' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion24removeFalseRegisterKillsEPN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1951' u='c' c='_ZN12_GLOBAL__N_128AMDGPUMachineCFGStructurizer11getDefInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1962' u='c' c='_ZN12_GLOBAL__N_128AMDGPUMachineCFGStructurizer11getDefInstrEj'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyLowerBrUnless.cpp' l='76' u='c' c='_ZN12_GLOBAL__N_124WebAssemblyLowerBrUnless20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='359' u='c' c='_ZL12isSafeToMovePKN4llvm12MachineInstrES2_RNS_9AAResultsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='495' u='c' c='_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='442' u='c' c='_ZN12_GLOBAL__N_121X86DomainReassignment13visitRegisterERNS_7ClosureEjRNS_9RegDomainERN4llvm15SmallVectorImplIjEE'/>
