TimeQuest Timing Analyzer report for DE2_115
Tue May 14 11:58:16 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Recovery: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Slow 1200mV 0C Model Metastability Summary
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Hold: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Recovery: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Removal: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Output Enable Times
 80. Minimum Output Enable Times
 81. Output Disable Times
 82. Minimum Output Disable Times
 83. Fast 1200mV 0C Model Metastability Summary
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; DE2_115.sdc                                                  ; OK     ; Tue May 14 11:58:07 2019 ;
; ED2platform/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue May 14 11:58:07 2019 ;
; ED2platform/synthesis/submodules/ED2platform_cpu_cpu.sdc     ; OK     ; Tue May 14 11:58:07 2019 ;
+--------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Clock Name                                                                     ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                           ; Targets                                                                            ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; altera_reserved_tck                                                            ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                  ; { altera_reserved_tck }                                                            ;
; CLOCK_50                                                                       ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                  ; { CLOCK_50 }                                                                       ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] } ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+-----------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+-----------+-----------------+--------------------------------------------------------------------------------+------+
; 72.94 MHz ; 72.94 MHz       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;      ;
; 170.3 MHz ; 170.3 MHz       ; altera_reserved_tck                                                            ;      ;
+-----------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                     ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 6.290  ; 0.000         ;
; altera_reserved_tck                                                            ; 47.064 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                     ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.286 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.402 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                  ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 14.016 ; 0.000         ;
; altera_reserved_tck                                                            ; 48.000 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                  ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 1.391 ; 0.000         ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 4.646 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                       ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.618  ; 0.000         ;
; CLOCK_50                                                                       ; 9.819  ; 0.000         ;
; altera_reserved_tck                                                            ; 49.558 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.290 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 13.616     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.594     ;
; 6.335 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.581     ;
; 6.335 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.581     ;
; 6.335 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.581     ;
; 6.335 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.581     ;
; 6.335 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.581     ;
; 6.335 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 13.581     ;
; 6.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.559     ;
; 6.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.559     ;
; 6.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.559     ;
; 6.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.559     ;
; 6.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.559     ;
; 6.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.559     ;
; 6.413 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 13.473     ;
; 6.419 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 13.491     ;
; 6.419 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 13.491     ;
; 6.419 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 13.491     ;
; 6.433 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 13.451     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.475     ;
; 6.439 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.469     ;
; 6.439 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.469     ;
; 6.439 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.469     ;
; 6.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.440     ;
; 6.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.440     ;
; 6.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.440     ;
; 6.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.440     ;
; 6.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.440     ;
; 6.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.440     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.537 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 13.376     ;
; 6.558 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.341     ;
; 6.558 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.341     ;
; 6.558 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.341     ;
; 6.558 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.341     ;
; 6.558 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.341     ;
; 6.558 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 13.341     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.564 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.351     ;
; 6.567 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.350     ;
; 6.567 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.350     ;
; 6.567 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.350     ;
; 6.576 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[27]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.333     ;
; 6.576 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[26]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 13.333     ;
; 6.585 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 13.332     ;
; 6.585 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.316     ;
; 6.585 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.316     ;
; 6.585 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.316     ;
; 6.585 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.316     ;
; 6.585 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.316     ;
; 6.585 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 13.316     ;
; 6.593 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[31]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.315     ;
; 6.593 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[5]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.315     ;
; 6.593 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[4]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.315     ;
; 6.593 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[30]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.315     ;
; 6.593 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[18]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.315     ;
; 6.593 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[13]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 13.315     ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.064 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.093      ;
; 47.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.971      ;
; 47.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.873      ;
; 47.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.691      ;
; 47.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.689      ;
; 47.487 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.673      ;
; 47.535 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 2.618      ;
; 47.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.577      ;
; 47.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.567      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.529      ;
; 47.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.298      ;
; 47.938 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.214      ;
; 47.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.216      ;
; 47.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 2.187      ;
; 48.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.140      ;
; 48.073 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.079      ;
; 48.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.955      ;
; 48.821 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                             ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.330      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.669      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.669      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.669      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.669      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.669      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.669      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.669      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.669      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.619      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.619      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.593      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.593      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.593      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.593      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.593      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.593      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.593      ;
; 95.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.593      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.549      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.549      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.549      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.549      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.549      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.549      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.549      ;
; 95.367 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.549      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.553      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.553      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.553      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.553      ;
; 95.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.482      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.438      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.438      ;
; 95.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.438      ;
; 95.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.438      ;
; 95.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.438      ;
; 95.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.333      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.342      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.342      ;
; 95.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.342      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.333      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.333      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.333      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.333      ;
; 95.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.300      ;
; 95.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.300      ;
; 95.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.300      ;
; 95.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.300      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.277      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.269      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.269      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.269      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.269      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.269      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.269      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.269      ;
; 95.652 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.269      ;
; 95.662 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.262      ;
; 95.685 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.223      ;
; 95.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.218      ;
; 95.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.218      ;
; 95.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.218      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.746 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.167      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.136      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.286 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[19]                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.947      ;
; 0.293 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[15]                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.954      ;
; 0.318 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.980      ;
; 0.329 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.992      ;
; 0.330 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.001      ;
; 0.331 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[1]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.002      ;
; 0.336 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.004      ;
; 0.337 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[27]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.008      ;
; 0.339 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.010      ;
; 0.340 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.011      ;
; 0.340 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.003      ;
; 0.346 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[1]                                                                                                         ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.009      ;
; 0.350 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.018      ;
; 0.350 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.021      ;
; 0.352 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.007      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.024      ;
; 0.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.026      ;
; 0.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.026      ;
; 0.356 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[0]                                                                                                         ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.019      ;
; 0.356 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.020      ;
; 0.357 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[7]                                                                                                     ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.026      ;
; 0.357 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.028      ;
; 0.357 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[21]                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.021      ;
; 0.359 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.003      ;
; 0.360 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.024      ;
; 0.361 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.032      ;
; 0.362 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[1]                                                                                                     ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.031      ;
; 0.363 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.031      ;
; 0.364 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.008      ;
; 0.365 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.033      ;
; 0.367 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.038      ;
; 0.371 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.042      ;
; 0.374 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[4]                                                                                                         ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.037      ;
; 0.375 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.033      ;
; 0.376 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.034      ;
; 0.381 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[2]                                                                                                         ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.044      ;
; 0.381 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[5]                                                                                                         ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.044      ;
; 0.381 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_tag[13]                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.044      ;
; 0.381 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.045      ;
; 0.382 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[0]                                                                                                     ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.051      ;
; 0.385 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.056      ;
; 0.388 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[3]                                                                                                     ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.057      ;
; 0.388 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.043      ;
; 0.389 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.057      ;
; 0.390 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[4]                                                                                                     ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.059      ;
; 0.392 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.060      ;
; 0.392 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.047      ;
; 0.394 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.060      ;
; 0.397 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[24]                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.060      ;
; 0.399 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.067      ;
; 0.399 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_st_data[28]                                                                                                                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.063      ;
; 0.400 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.044      ;
; 0.401 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_write                                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                     ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem_used[0]                                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem_used[1]                                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem[1][109]                                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem[0][109]                                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[8]                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_scrollx_s1_translator|wait_latency_counter[1]                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_scrollx_s1_translator|wait_latency_counter[1]                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_data_s1_translator|wait_latency_counter[1]                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_touch_s1_agent_rsp_fifo|mem[0][109]                                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_touch_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_touch_s1_agent_rsp_fifo|mem[1][109]                                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_touch_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem[0][109]                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem[1][109]                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem[0][109]                                                                                    ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem[1][109]                                                                                    ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem[0][109]                                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[14]                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[0]                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|rvalid                                                                                                                                                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_led_green:led_green|data[8]                                                                                                                                                           ; ED2platform:inst|ED2platform_led_green:led_green|data[8]                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_red_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_red_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_red_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_red_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switch_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                         ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switch_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switch_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                         ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switch_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_pen_intr_s1_agent_rsp_fifo|mem[0][109]                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_pen_intr_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_pen_intr_s1_agent_rsp_fifo|mem[1][109]                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_pen_intr_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[15]                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.435 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.701      ;
; 0.437 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.442 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.450 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[37]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.723      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.726      ;
; 0.552 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.818      ;
; 0.554 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.561 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.561 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[13]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.562 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.564 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.830      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.835      ;
; 0.575 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.575 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.575 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.578 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.844      ;
; 0.582 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.848      ;
; 0.585 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.851      ;
; 0.588 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[31]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.854      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.614 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.880      ;
; 0.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.882      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.885      ;
; 0.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.886      ;
; 0.622 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.890      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.909      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 14.016 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.592      ;
; 14.025 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.622      ;
; 14.025 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 5.625      ;
; 14.025 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 5.625      ;
; 14.025 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 5.625      ;
; 14.026 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 5.625      ;
; 14.026 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 5.625      ;
; 14.026 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 5.625      ;
; 14.026 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 5.609      ;
; 14.026 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.240     ; 5.609      ;
; 14.027 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.611      ;
; 14.027 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 5.611      ;
; 14.028 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 5.613      ;
; 14.028 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 5.613      ;
; 14.028 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 5.595      ;
; 14.028 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 5.595      ;
; 14.028 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 5.595      ;
; 14.028 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.252     ; 5.595      ;
; 14.029 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 5.615      ;
; 14.031 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.280     ; 5.564      ;
; 14.033 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.614      ;
; 14.033 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.228     ; 5.614      ;
; 14.034 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 5.616      ;
; 14.034 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 5.616      ;
; 14.036 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 5.573      ;
; 14.037 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 5.602      ;
; 14.042 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 5.590      ;
; 14.043 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 5.686      ;
; 14.043 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 5.686      ;
; 14.044 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.248     ; 5.583      ;
; 14.044 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.672      ;
; 14.044 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.672      ;
; 14.045 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 5.678      ;
; 14.046 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.562      ;
; 14.047 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 5.608      ;
; 14.049 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 5.594      ;
; 14.051 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 5.672      ;
; 14.051 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 5.672      ;
; 14.051 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 5.718      ;
; 14.052 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[29]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.716      ;
; 14.052 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[27]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 5.719      ;
; 14.052 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[26]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 5.719      ;
; 14.052 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[25]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 5.719      ;
; 14.052 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.716      ;
; 14.053 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.719      ;
; 14.053 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[30]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.719      ;
; 14.053 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[28]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.719      ;
; 14.053 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.703      ;
; 14.053 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 5.703      ;
; 14.053 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.719      ;
; 14.054 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 5.676      ;
; 14.054 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 5.705      ;
; 14.054 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 5.705      ;
; 14.054 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 5.676      ;
; 14.055 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 5.689      ;
; 14.055 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 5.689      ;
; 14.055 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 5.689      ;
; 14.055 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 5.689      ;
; 14.055 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 5.707      ;
; 14.055 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 5.707      ;
; 14.055 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 5.680      ;
; 14.056 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 5.709      ;
; 14.056 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 5.709      ;
; 14.058 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.720      ;
; 14.058 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.169     ; 5.658      ;
; 14.058 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.720      ;
; 14.059 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 5.650      ;
; 14.059 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 5.650      ;
; 14.060 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[20]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.708      ;
; 14.060 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.708      ;
; 14.061 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[22]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 5.710      ;
; 14.061 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[16]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 5.710      ;
; 14.063 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.544      ;
; 14.063 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 5.667      ;
; 14.064 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[17]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 5.696      ;
; 14.064 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[2]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.125     ; 5.696      ;
; 14.067 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 5.670      ;
; 14.069 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.132     ; 5.684      ;
; 14.071 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 5.677      ;
; 14.073 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 5.656      ;
; 14.074 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[18]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.702      ;
; 14.076 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[23]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 5.688      ;
; 14.090 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[21]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 5.638      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
; 14.092 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.256     ; 5.428      ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.160      ;
; 48.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.160      ;
; 48.545 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 1.606      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.509      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.442      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.442      ;
; 97.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.442      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.369      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.369      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.722 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.205      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.195      ;
; 97.734 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.195      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.160      ;
; 97.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|state                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.160      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.134      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.134      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.134      ;
; 97.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.134      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.800 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.126      ;
; 97.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.105      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.982      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.982      ;
; 97.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.982      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.945      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.890      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.890      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.890      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.890      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.851      ;
; 98.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.753      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.391  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.657      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.744      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.744      ;
; 1.529  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.793      ;
; 1.564  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.834      ;
; 1.564  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.834      ;
; 1.564  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.834      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.707  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.974      ;
; 1.732  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.997      ;
; 1.732  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.997      ;
; 1.732  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.997      ;
; 1.732  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.997      ;
; 1.732  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.005      ;
; 1.732  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.005      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.017      ;
; 1.743  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|state                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.017      ;
; 1.774  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.050      ;
; 1.774  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.050      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.069      ;
; 1.975  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.244      ;
; 1.975  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.244      ;
; 2.030  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.308      ;
; 2.030  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.308      ;
; 2.030  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.308      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 2.095  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.373      ;
; 50.954 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.315      ; 1.475      ;
; 51.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.323      ; 2.017      ;
; 51.488 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.323      ; 2.017      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[20] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[21] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[27] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[28] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[35] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[27]                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[26]                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[18]                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[7]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[7]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[39]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[103]                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[7]                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[69]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[68]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[4]                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.915      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[36]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.915      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[100]                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.915      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[4]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.915      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[4]                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[66]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[2]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.915      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[2]                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[2]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[2]                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.915      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[34]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.915      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[98]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 4.915      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[0]                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[0]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[32]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[96]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[0]                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[9]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[10]                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 4.916      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[79]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[1]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[3]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[2]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[10]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[106]                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[42]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[10]                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 4.917      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[15]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 4.914      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[0]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[1]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[2]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[3]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[5]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[7]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[8]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[9]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[10]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[11]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 4.907      ;
; 4.654 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.967      ;
; 4.654 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[1]                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.967      ;
; 4.654 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_readdata_d1[1]                                                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.967      ;
; 4.654 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[14]                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.967      ;
; 4.654 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[30]                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.967      ;
; 4.654 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_readdata_d1[30]                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.967      ;
; 4.654 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|i_readdata_d1[30]                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.967      ;
; 4.654 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|i_readdata_d1[1]                                                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 4.967      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[7]                                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.960      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.971      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.971      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.971      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.971      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|read_0                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.971      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1s_s1_translator|av_readdata_pre[7]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_timer_1s:timer_1s|counter_snapshot[21]                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_timer_1s:timer_1s|readdata[5]                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1s_s1_translator|av_readdata_pre[5]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_data_s1_translator|av_readdata_pre[5]                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_scrollx_s1_translator|av_readdata_pre[5]                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_touch_s1_translator|av_readdata_pre[13]                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_touch_s1_translator|av_readdata_pre[11]                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_scrollx_s1_translator|av_readdata_pre[11]                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_touch_s1_translator|av_readdata_pre[10]                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_timer_1s:timer_1s|readdata[10]                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1s_s1_translator|av_readdata_pre[10]                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_scrollx_s1_translator|av_readdata_pre[10]                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.961      ;
; 4.655 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[10]                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.119      ; 4.960      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|clr_break_line                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 4.971      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_write                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 4.976      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 4.975      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 4.975      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 4.975      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 4.975      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 4.967      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_ctrl_ld16                                                                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.973      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[0]                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.973      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[1]                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 4.973      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_4to7_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 4.971      ;
; 4.656 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[6]                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 4.972      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                          ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.969        ; 0.351          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                         ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                         ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                         ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                      ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                          ;
; 49.558 ; 49.778       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                           ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[6]      ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[7]      ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                  ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                     ;
; 49.609 ; 49.797       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]      ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[15]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[35]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[36]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[37]     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                    ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                 ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                     ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                        ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                  ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                          ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                               ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                               ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                               ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                   ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                    ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                    ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                    ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                    ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                    ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                 ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                       ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                            ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|DRsize.000 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.734 ; 4.812 ; Rise       ; altera_reserved_tck                                                            ;
; altera_reserved_tms ; altera_reserved_tck ; 8.495 ; 8.751 ; Rise       ; altera_reserved_tck                                                            ;
; KEY[*]              ; CLOCK_50            ; 5.390 ; 5.864 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 4.851 ; 5.317 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 5.390 ; 5.864 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 4.827 ; 5.283 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 4.807 ; 5.263 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.367 ; 1.546 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.354 ; 1.533 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.378 ; 1.557 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.367 ; 1.546 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.362 ; 1.541 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.372 ; 1.551 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.390 ; 1.569 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.390 ; 1.569 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.370 ; 1.549 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.397 ; 1.576 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 1.339 ; 1.518 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 1.350 ; 1.529 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 1.354 ; 1.533 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 1.362 ; 1.541 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 1.352 ; 1.531 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 1.349 ; 1.528 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 1.336 ; 1.515 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 1.332 ; 1.511 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 1.305 ; 1.484 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 1.314 ; 1.493 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 1.318 ; 1.497 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 8.999 ; 9.558 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.508 ; 4.978 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.460 ; 5.947 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.364 ; 5.873 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.226 ; 5.721 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.180 ; 5.710 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.429 ; 5.936 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.157 ; 5.678 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.132 ; 5.648 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.163 ; 5.689 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.748 ; 5.225 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.926 ; 5.347 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.986 ; 5.402 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.714 ; 5.122 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.653 ; 5.070 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.460 ; 5.947 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.138 ; 5.652 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.125 ; 5.606 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.148 ; 5.673 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 5.852 ; 6.400 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 5.263 ; 5.761 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 5.390 ; 5.905 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 5.387 ; 5.881 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 5.324 ; 5.828 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 5.425 ; 5.948 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 5.384 ; 5.894 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 5.418 ; 5.931 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 5.499 ; 6.044 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 5.645 ; 6.174 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 5.380 ; 5.898 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 5.663 ; 6.185 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 5.852 ; 6.400 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 5.715 ; 6.249 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 5.801 ; 6.324 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 5.303 ; 5.810 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 5.839 ; 6.366 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 5.452 ; 5.981 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 5.294 ; 5.789 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 6.200 ; 6.866 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 5.921 ; 6.552 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 5.047 ; 5.556 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 4.876 ; 5.385 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 5.727 ; 6.322 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 4.854 ; 5.340 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 5.796 ; 6.370 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 5.276 ; 5.809 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 5.307 ; 5.835 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 5.364 ; 5.852 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 5.671 ; 6.256 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 5.371 ; 5.902 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 5.810 ; 6.318 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 6.200 ; 6.866 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 5.409 ; 5.881 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 5.208 ; 5.702 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 6.047 ; 6.655 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_msg[*]        ; CLOCK_50            ; 5.646 ; 6.210 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[0]       ; CLOCK_50            ; 5.443 ; 6.001 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[1]       ; CLOCK_50            ; 5.646 ; 6.210 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_pen_intr      ; CLOCK_50            ; 6.108 ; 6.702 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.416 ; -0.484 ; Rise       ; altera_reserved_tck                                                            ;
; altera_reserved_tms ; altera_reserved_tck ; -2.345 ; -2.580 ; Rise       ; altera_reserved_tck                                                            ;
; KEY[*]              ; CLOCK_50            ; -3.965 ; -4.416 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -4.006 ; -4.467 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -4.523 ; -4.992 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -3.985 ; -4.436 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -3.965 ; -4.416 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.668 ; -0.847 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.733 ; -0.912 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.727 ; -0.906 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.743 ; -0.922 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.741 ; -0.920 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.736 ; -0.915 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.754 ; -0.933 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.756 ; -0.935 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.734 ; -0.913 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.792 ; -0.971 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.763 ; -0.942 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.756 ; -0.935 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; -0.704 ; -0.883 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; -0.715 ; -0.894 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; -0.719 ; -0.898 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; -0.727 ; -0.906 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; -0.717 ; -0.896 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; -0.758 ; -0.937 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; -0.714 ; -0.893 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; -0.701 ; -0.880 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; -0.696 ; -0.875 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; -0.668 ; -0.847 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; -0.698 ; -0.877 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; -0.698 ; -0.877 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; -0.678 ; -0.857 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; -0.682 ; -0.861 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; -0.725 ; -0.904 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.053 ; -4.530 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -3.683 ; -4.134 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -3.848 ; -4.252 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -4.525 ; -5.022 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -4.376 ; -4.850 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -4.348 ; -4.866 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.587 ; -5.084 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -4.325 ; -4.835 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -4.302 ; -4.807 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.332 ; -4.846 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -3.933 ; -4.399 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.095 ; -4.493 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.152 ; -4.546 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -3.906 ; -4.301 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -3.848 ; -4.252 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.622 ; -5.093 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.307 ; -4.810 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -4.280 ; -4.741 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -4.317 ; -4.831 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -4.413 ; -4.885 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -4.413 ; -4.885 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -4.535 ; -5.023 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -4.547 ; -5.024 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -4.472 ; -4.950 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -4.566 ; -5.064 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -4.529 ; -5.012 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -4.562 ; -5.049 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -4.638 ; -5.156 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -4.779 ; -5.281 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -4.523 ; -5.015 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -4.796 ; -5.291 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -4.991 ; -5.521 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -4.845 ; -5.352 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -4.926 ; -5.424 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -4.450 ; -4.930 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -4.963 ; -5.464 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -4.592 ; -5.095 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -4.441 ; -4.910 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; -4.015 ; -4.481 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; -5.021 ; -5.609 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; -4.143 ; -4.618 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; -4.034 ; -4.522 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; -4.851 ; -5.421 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; -4.015 ; -4.481 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; -4.863 ; -5.401 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; -4.419 ; -4.930 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; -4.454 ; -4.960 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; -4.450 ; -4.906 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; -4.801 ; -5.361 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; -4.512 ; -5.023 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; -4.878 ; -5.353 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; -5.305 ; -5.944 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; -4.551 ; -5.004 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; -4.357 ; -4.831 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; -5.141 ; -5.725 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_msg[*]        ; CLOCK_50            ; -4.581 ; -5.116 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[0]       ; CLOCK_50            ; -4.581 ; -5.116 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[1]       ; CLOCK_50            ; -4.775 ; -5.316 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_pen_intr      ; CLOCK_50            ; -4.920 ; -5.490 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.391 ; 14.901 ; Fall       ; altera_reserved_tck                                                            ;
; HEX0[*]             ; CLOCK_50            ; 9.384  ; 9.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 7.202  ; 7.281  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 7.506  ; 7.371  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 7.190  ; 7.107  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 5.501  ; 5.519  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 6.565  ; 6.676  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 9.384  ; 9.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 8.327  ; 8.391  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 7.314  ; 7.641  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 7.250  ; 7.556  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 5.223  ; 5.289  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 5.255  ; 5.302  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 6.426  ; 6.711  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 7.314  ; 7.641  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 7.214  ; 7.598  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 7.131  ; 7.602  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 7.798  ; 8.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 7.713  ; 8.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 5.810  ; 5.884  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 7.798  ; 7.924  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 6.582  ; 6.534  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 6.143  ; 6.216  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 5.640  ; 5.607  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 5.906  ; 5.970  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 9.925  ; 10.242 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 6.526  ; 6.814  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 5.079  ; 5.148  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 9.925  ; 10.242 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 6.049  ; 6.113  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 8.071  ; 8.408  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 6.014  ; 6.023  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 7.945  ; 8.167  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 7.635  ; 7.907  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 7.635  ; 7.907  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 5.368  ; 5.360  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 6.575  ; 6.749  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 6.179  ; 6.299  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 5.960  ; 5.987  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 6.970  ; 7.153  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 6.543  ; 6.698  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 7.464  ; 7.953  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 5.805  ; 5.956  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 7.464  ; 7.953  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 5.094  ; 5.091  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 5.380  ; 5.509  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 5.088  ; 5.171  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 6.174  ; 6.203  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 6.133  ; 6.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 8.324  ; 8.365  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 8.324  ; 8.343  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 6.263  ; 6.419  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 4.991  ; 5.037  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 6.314  ; 6.502  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 6.072  ; 6.194  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 7.923  ; 8.365  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 6.513  ; 6.686  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 6.580  ; 6.589  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 5.728  ; 5.704  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 5.988  ; 6.131  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 6.132  ; 6.250  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 5.757  ; 5.864  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 5.977  ; 6.120  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 5.989  ; 6.141  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 6.580  ; 6.589  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 8.155  ; 8.151  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.235  ; 6.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.156  ; 7.181  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 8.155  ; 8.151  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.882  ; 7.767  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 7.629  ; 7.538  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 7.178  ; 7.086  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.885  ; 6.807  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.913  ; 6.837  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 7.405  ; 7.304  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 8.956  ; 8.768  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 7.496  ; 7.408  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 7.024  ; 7.097  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 6.990  ; 7.120  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 8.956  ; 8.768  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 6.337  ; 6.258  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 6.787  ; 6.696  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 6.994  ; 6.925  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 7.256  ; 7.177  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 7.396  ; 7.334  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 8.487  ; 8.639  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 8.012  ; 7.904  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 7.535  ; 7.439  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 4.888  ; 4.940  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 6.871  ; 6.791  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 7.686  ; 7.817  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 8.302  ; 8.343  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 7.555  ; 7.454  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 6.895  ; 6.824  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 3.200  ; 3.102  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 3.048  ; 2.956  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 3.210  ; 3.112  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 3.223  ; 3.125  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 3.119  ; 3.027  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 3.224  ; 3.126  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]         ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]        ; CLOCK_50            ; 3.058  ; 2.966  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]        ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 3.275  ; 3.177  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 3.233  ; 3.135  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 3.283  ; 3.185  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 3.305  ; 3.207  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 3.270  ; 3.172  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 3.230  ; 3.132  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 3.292  ; 3.194  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 3.118  ; 3.026  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 3.290  ; 3.192  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 3.242  ; 3.144  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 3.259  ; 3.161  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 3.249  ; 3.151  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 3.252  ; 3.154  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 3.225  ; 3.127  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 3.230  ; 3.132  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 3.301  ; 3.203  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQM[*]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[0]       ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[1]       ; CLOCK_50            ; 3.227  ; 3.129  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[2]       ; CLOCK_50            ; 3.251  ; 3.153  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[3]       ; CLOCK_50            ; 3.094  ; 3.002  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 3.233  ; 3.135  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 3.213  ; 3.115  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.759  ; 6.598  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.000  ; 5.127  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.860  ; 4.955  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.482 ; 9.966  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 7.373  ; 7.319  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.963  ; 7.869  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 7.772  ; 7.585  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.857  ; 6.773  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 6.626  ; 6.677  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 9.043  ; 8.812  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.049  ; 7.920  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 6.271  ; 6.330  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 8.053  ; 7.965  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.999  ; 7.607  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.744  ; 7.587  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.615  ; 7.412  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.482 ; 9.966  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.971  ; 5.865  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.266  ; 7.270  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 8.353  ; 8.001  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.592  ; 5.524  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 6.294  ; 6.273  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.494  ; 5.542  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.956  ; 9.519  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 7.160  ; 7.094  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.232  ; 8.121  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.552  ; 6.578  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.620  ; 7.504  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.232  ; 8.121  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.468  ; 5.407  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.589  ; 7.420  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 7.208  ; 7.150  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.471  ; 7.383  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.419  ; 7.242  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.974  ; 6.773  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 7.454  ; 7.410  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.537  ; 6.506  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.233  ; 6.083  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.175  ; 7.959  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.001  ; 5.910  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.452  ; 6.387  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.461  ; 5.407  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 6.060  ; 5.958  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.401  ; 5.412  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.489  ; 7.288  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.155  ; 7.033  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_base_ctrl[*]    ; CLOCK_50            ; 8.416  ; 8.215  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[0]   ; CLOCK_50            ; 8.416  ; 8.215  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[1]   ; CLOCK_50            ; 5.797  ; 5.808  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[2]   ; CLOCK_50            ; 8.157  ; 7.955  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_cmd[*]          ; CLOCK_50            ; 8.232  ; 7.941  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[0]         ; CLOCK_50            ; 7.873  ; 7.654  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[1]         ; CLOCK_50            ; 5.888  ; 5.766  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[2]         ; CLOCK_50            ; 8.232  ; 7.941  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 7.196  ; 7.012  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 7.196  ; 7.012  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 5.482  ; 5.357  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 5.557  ; 5.444  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 5.784  ; 5.701  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 4.633  ; 4.573  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 5.587  ; 5.531  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 4.729  ; 4.679  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 6.920  ; 6.696  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 5.941  ; 5.932  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 5.956  ; 5.921  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 5.968  ; 5.799  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 5.331  ; 5.302  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 5.574  ; 5.535  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 5.033  ; 5.007  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 5.619  ; 5.564  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 5.835  ; 5.742  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_ctrl[*]       ; CLOCK_50            ; 8.879  ; 8.688  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[0]      ; CLOCK_50            ; 8.879  ; 8.688  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[1]      ; CLOCK_50            ; 6.554  ; 6.525  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[2]      ; CLOCK_50            ; 5.679  ; 5.750  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -2.345 ;        ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -2.424 ; Fall       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.978 ; 12.490 ; Fall       ; altera_reserved_tck                                                            ;
; HEX0[*]             ; CLOCK_50            ; 4.828  ; 4.848  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 6.472  ; 6.550  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 6.822  ; 6.690  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 6.460  ; 6.382  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 4.828  ; 4.848  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 5.850  ; 5.960  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 8.627  ; 9.095  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 7.541  ; 7.607  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 4.567  ; 4.634  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 6.507  ; 6.804  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 4.567  ; 4.634  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 4.597  ; 4.646  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 5.722  ; 5.999  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 6.574  ; 6.893  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 6.544  ; 6.928  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 6.465  ; 6.933  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 4.968  ; 4.940  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 6.959  ; 7.284  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 5.131  ; 5.206  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 7.040  ; 7.165  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 5.872  ; 5.830  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 5.451  ; 5.525  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 4.968  ; 4.940  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 5.223  ; 5.288  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 4.423  ; 4.492  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 5.818  ; 6.098  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 4.423  ; 4.492  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 9.151  ; 9.473  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 5.359  ; 5.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 7.301  ; 7.629  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 5.326  ; 5.339  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 7.180  ; 7.396  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 4.705  ; 4.701  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 6.881  ; 7.146  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 4.705  ; 4.701  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 5.866  ; 6.037  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 5.487  ; 5.606  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 5.274  ; 5.303  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 6.243  ; 6.423  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 5.833  ; 5.986  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 4.438  ; 4.443  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 5.125  ; 5.274  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 6.789  ; 7.275  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 4.442  ; 4.443  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 4.720  ; 4.847  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 4.438  ; 4.522  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 5.480  ; 5.512  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 5.442  ; 5.574  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 4.343  ; 4.391  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 7.542  ; 7.565  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 5.564  ; 5.718  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 4.343  ; 4.391  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 5.614  ; 5.798  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 5.381  ; 5.502  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 7.229  ; 7.670  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 5.805  ; 5.975  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 5.051  ; 5.032  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 5.051  ; 5.032  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 5.301  ; 5.442  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 5.441  ; 5.558  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 5.080  ; 5.187  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 5.291  ; 5.433  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 5.303  ; 5.454  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 5.869  ; 5.882  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.545  ; 5.573  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.545  ; 5.573  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.430  ; 6.451  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.391  ; 7.385  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.129  ; 7.017  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.885  ; 6.795  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.453  ; 6.362  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.170  ; 6.094  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.199  ; 6.123  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.668  ; 6.569  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 4.252  ; 4.300  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 6.757  ; 6.671  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 6.302  ; 6.370  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 6.269  ; 6.393  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 8.157  ; 7.975  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 5.642  ; 5.564  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 6.075  ; 5.985  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 6.275  ; 6.206  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 6.526  ; 6.448  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 6.659  ; 6.597  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 7.761  ; 7.909  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 7.251  ; 7.146  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 6.793  ; 6.699  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 4.252  ; 4.300  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 6.156  ; 6.077  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 6.939  ; 7.062  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 7.583  ; 7.625  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 6.811  ; 6.713  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 6.178  ; 6.108  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.564  ; 2.473  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.772  ; 2.675  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.716  ; 2.619  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.564  ; 2.473  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.794  ; 2.697  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.726  ; 2.629  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.588  ; 2.497  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.612  ; 2.521  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.733  ; 2.636  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.739  ; 2.642  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.633  ; 2.542  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.740  ; 2.643  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]         ; CLOCK_50            ; 2.574  ; 2.483  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]        ; CLOCK_50            ; 2.574  ; 2.483  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]        ; CLOCK_50            ; 2.769  ; 2.672  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.733  ; 2.636  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 2.789  ; 2.692  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.634  ; 2.543  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.749  ; 2.652  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.793  ; 2.696  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.802  ; 2.705  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.798  ; 2.701  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.792  ; 2.695  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.809  ; 2.712  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.819  ; 2.722  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.774  ; 2.677  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.784  ; 2.687  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.826  ; 2.729  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.746  ; 2.649  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.806  ; 2.709  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.810  ; 2.713  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.634  ; 2.543  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.804  ; 2.707  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 2.757  ; 2.660  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 2.746  ; 2.649  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 2.774  ; 2.677  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 2.764  ; 2.667  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 2.724  ; 2.627  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 2.767  ; 2.670  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 2.740  ; 2.643  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 2.744  ; 2.647  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 2.771  ; 2.674  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 2.801  ; 2.704  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 2.801  ; 2.704  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 2.778  ; 2.681  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 2.815  ; 2.718  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQM[*]        ; CLOCK_50            ; 2.609  ; 2.518  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[0]       ; CLOCK_50            ; 2.805  ; 2.708  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[1]       ; CLOCK_50            ; 2.743  ; 2.646  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[2]       ; CLOCK_50            ; 2.766  ; 2.669  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[3]       ; CLOCK_50            ; 2.609  ; 2.518  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.748  ; 2.651  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.729  ; 2.632  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.789  ; 5.756  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.353  ; 4.478  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.218  ; 4.313  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.830  ; 4.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.634  ; 6.578  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.201  ; 7.107  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 7.019  ; 6.835  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.139  ; 6.054  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.918  ; 5.962  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.239  ; 8.013  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.284  ; 7.156  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.577  ; 5.630  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 7.288  ; 7.199  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.313  ; 6.920  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.994  ; 6.839  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.869  ; 6.670  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.698  ; 9.187  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.290  ; 5.185  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.533  ; 6.533  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.658  ; 7.303  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.925  ; 4.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.598  ; 5.575  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.830  ; 4.871  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.192  ; 8.757  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 6.431  ; 6.364  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.800  ; 4.745  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.849  ; 5.870  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.873  ; 6.758  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.462  ; 7.351  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.807  ; 4.745  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.844  ; 6.677  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.478  ; 6.418  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.731  ; 6.642  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.680  ; 6.507  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.255  ; 6.058  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.715  ; 6.669  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.835  ; 5.801  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.542  ; 5.394  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.406  ; 7.195  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.319  ; 5.227  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.751  ; 5.685  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.800  ; 4.745  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.374  ; 5.272  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 4.742  ; 4.748  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 6.747  ; 6.550  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.426  ; 6.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_base_ctrl[*]    ; CLOCK_50            ; 5.122  ; 5.128  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[0]   ; CLOCK_50            ; 7.635  ; 7.438  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[1]   ; CLOCK_50            ; 5.122  ; 5.128  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[2]   ; CLOCK_50            ; 7.391  ; 7.193  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_cmd[*]          ; CLOCK_50            ; 5.209  ; 5.087  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[0]         ; CLOCK_50            ; 7.115  ; 6.900  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[1]         ; CLOCK_50            ; 5.209  ; 5.087  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[2]         ; CLOCK_50            ; 7.459  ; 7.176  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 4.004  ; 3.943  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 6.464  ; 6.284  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 4.818  ; 4.694  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 4.892  ; 4.779  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 5.109  ; 5.026  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 4.004  ; 3.943  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 4.920  ; 4.862  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 4.096  ; 4.044  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 6.202  ; 5.983  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 5.260  ; 5.248  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 5.278  ; 5.240  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 5.287  ; 5.121  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 4.675  ; 4.643  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 4.908  ; 4.866  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 4.389  ; 4.360  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 4.952  ; 4.895  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 5.161  ; 5.067  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_ctrl[*]       ; CLOCK_50            ; 5.011  ; 5.075  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[0]      ; CLOCK_50            ; 8.081  ; 7.893  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[1]      ; CLOCK_50            ; 5.849  ; 5.816  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[2]      ; CLOCK_50            ; 5.011  ; 5.075  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -2.804 ;        ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -2.884 ; Fall       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                      ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.970 ; 2.832 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 3.110 ; 2.965 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 3.136 ; 2.991 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 3.145 ; 3.000 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 3.130 ; 2.985 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 3.145 ; 3.000 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 3.142 ; 2.997 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 3.142 ; 2.997 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 3.127 ; 2.982 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 3.127 ; 2.982 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 3.139 ; 2.994 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 3.097 ; 2.952 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 3.139 ; 2.994 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 3.111 ; 2.966 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.970 ; 2.832 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 3.127 ; 2.982 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 3.129 ; 2.984 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 3.118 ; 2.973 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 3.134 ; 2.989 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 3.126 ; 2.981 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 3.126 ; 2.981 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 3.085 ; 2.940 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 3.129 ; 2.984 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 3.122 ; 2.977 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 3.127 ; 2.982 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 3.151 ; 3.006 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 3.148 ; 3.003 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 6.205 ; 6.052 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.087 ; 5.934 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.861 ; 4.716 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.910 ; 6.757 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 6.212 ; 6.059 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.785 ; 6.632 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.785 ; 6.632 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.913 ; 6.760 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.806 ; 6.653 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.806 ; 6.653 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.547 ; 5.394 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.861 ; 4.716 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 5.187 ; 5.042 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.229 ; 5.084 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.532 ; 5.387 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 6.280 ; 6.135 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 6.632 ; 6.479 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.913 ; 6.760 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 6.632 ; 6.479 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 4.816 ; 4.663 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 7.753 ; 7.600 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 5.615 ; 5.462 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 5.386 ; 5.233 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 6.257 ; 6.104 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 5.222 ; 5.069 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 6.625 ; 6.472 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 4.816 ; 4.663 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 6.866 ; 6.713 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 6.154 ; 6.001 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 6.084 ; 5.931 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 6.097 ; 5.944 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 6.076 ; 5.923 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 6.358 ; 6.205 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 6.723 ; 6.570 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 6.329 ; 6.176 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 5.593 ; 5.440 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.488 ; 2.350 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.628 ; 2.483 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.652 ; 2.507 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.661 ; 2.516 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.647 ; 2.502 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.661 ; 2.516 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.658 ; 2.513 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.655 ; 2.510 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.615 ; 2.470 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.655 ; 2.510 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.488 ; 2.350 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 2.646 ; 2.501 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 2.651 ; 2.506 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 2.603 ; 2.458 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 2.646 ; 2.501 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 2.639 ; 2.494 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 2.643 ; 2.498 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 2.667 ; 2.522 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 2.664 ; 2.519 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.349 ; 5.196 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 5.009 ; 4.856 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.232 ; 4.087 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.165 ; 6.012 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.495 ; 5.342 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.044 ; 5.891 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.044 ; 5.891 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.168 ; 6.015 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.064 ; 5.911 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.064 ; 5.911 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.856 ; 4.703 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.232 ; 4.087 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.545 ; 4.400 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.586 ; 4.441 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.876 ; 4.731 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.594 ; 5.449 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.898 ; 5.745 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.168 ; 6.015 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.898 ; 5.745 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 4.155 ; 4.002 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 6.975 ; 6.822 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 4.922 ; 4.769 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 4.702 ; 4.549 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 5.538 ; 5.385 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 4.544 ; 4.391 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 5.891 ; 5.738 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 4.155 ; 4.002 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 6.122 ; 5.969 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 5.440 ; 5.287 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 5.372 ; 5.219 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 5.385 ; 5.232 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 5.365 ; 5.212 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 5.635 ; 5.482 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 5.986 ; 5.833 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 5.607 ; 5.454 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 4.901 ; 4.748 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                             ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.900     ; 3.038     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 3.033     ; 3.178     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 3.059     ; 3.204     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 3.068     ; 3.213     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 3.053     ; 3.198     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 3.068     ; 3.213     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 3.065     ; 3.210     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 3.065     ; 3.210     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 3.062     ; 3.207     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 3.020     ; 3.165     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 3.062     ; 3.207     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.900     ; 3.038     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 3.057     ; 3.202     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 3.049     ; 3.194     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 3.049     ; 3.194     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 3.008     ; 3.153     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 3.045     ; 3.190     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 3.050     ; 3.195     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 3.074     ; 3.219     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 3.071     ; 3.216     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 6.114     ; 6.267     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 5.940     ; 6.093     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.809     ; 4.954     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.799     ; 6.952     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 6.169     ; 6.322     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.753     ; 6.906     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.753     ; 6.906     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.802     ; 6.955     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.774     ; 6.927     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.774     ; 6.927     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.428     ; 5.581     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.809     ; 4.954     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 5.131     ; 5.276     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.182     ; 5.327     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.476     ; 5.621     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 6.231     ; 6.376     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 6.541     ; 6.694     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.802     ; 6.955     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 6.541     ; 6.694     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 4.720     ; 4.873     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 7.617     ; 7.770     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 5.457     ; 5.610     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 5.244     ; 5.397     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 6.265     ; 6.418     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 5.076     ; 5.229     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 6.629     ; 6.782     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 4.720     ; 4.873     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 6.737     ; 6.890     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 5.970     ; 6.123     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 5.873     ; 6.026     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 5.944     ; 6.097     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 6.024     ; 6.177     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 6.178     ; 6.331     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 6.583     ; 6.736     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 6.110     ; 6.263     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 5.478     ; 5.631     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                     ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.416     ; 2.554     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.549     ; 2.694     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.573     ; 2.718     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.582     ; 2.727     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.568     ; 2.713     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.582     ; 2.727     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.579     ; 2.724     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.576     ; 2.721     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.536     ; 2.681     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.576     ; 2.721     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.416     ; 2.554     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 2.567     ; 2.712     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 2.572     ; 2.717     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 2.524     ; 2.669     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 2.567     ; 2.712     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 2.560     ; 2.705     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 2.564     ; 2.709     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 2.588     ; 2.733     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 2.585     ; 2.730     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.230     ; 5.383     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 4.914     ; 5.067     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.176     ; 4.321     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.052     ; 6.205     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.447     ; 5.600     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.008     ; 6.161     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.008     ; 6.161     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.055     ; 6.208     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.028     ; 6.181     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.028     ; 6.181     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.736     ; 4.889     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.176     ; 4.321     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.485     ; 4.630     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.534     ; 4.679     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.817     ; 4.962     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.542     ; 5.687     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.804     ; 5.957     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.055     ; 6.208     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.804     ; 5.957     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 4.057     ; 4.210     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 6.838     ; 6.991     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 4.763     ; 4.916     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 4.559     ; 4.712     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 5.539     ; 5.692     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 4.398     ; 4.551     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 5.888     ; 6.041     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 4.057     ; 4.210     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 5.993     ; 6.146     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 5.257     ; 5.410     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 5.163     ; 5.316     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 5.232     ; 5.385     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 5.309     ; 5.462     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 5.457     ; 5.610     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 5.845     ; 5.998     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 5.391     ; 5.544     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 4.784     ; 4.937     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.239 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                    ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                     ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
; 79.74 MHz  ; 79.74 MHz       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;      ;
; 196.39 MHz ; 196.39 MHz      ; altera_reserved_tck                                                            ;      ;
+------------+-----------------+--------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                      ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 7.459  ; 0.000         ;
; altera_reserved_tck                                                            ; 47.454 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.293 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.354 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 14.634 ; 0.000         ;
; altera_reserved_tck                                                            ; 48.295 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 1.267 ; 0.000         ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 4.235 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.636  ; 0.000         ;
; CLOCK_50                                                                       ; 9.799  ; 0.000         ;
; altera_reserved_tck                                                            ; 49.489 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.459 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.457     ;
; 7.498 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.426     ;
; 7.498 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.426     ;
; 7.498 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.426     ;
; 7.498 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.426     ;
; 7.498 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.426     ;
; 7.498 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.426     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.501 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.417     ;
; 7.540 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.386     ;
; 7.540 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.386     ;
; 7.540 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.386     ;
; 7.540 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.386     ;
; 7.540 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.386     ;
; 7.540 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 12.386     ;
; 7.544 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 12.355     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.568 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.357     ;
; 7.571 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 12.326     ;
; 7.586 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.326     ;
; 7.586 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.326     ;
; 7.586 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.326     ;
; 7.586 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.326     ;
; 7.586 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.326     ;
; 7.586 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.326     ;
; 7.598 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.322     ;
; 7.598 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.322     ;
; 7.598 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.322     ;
; 7.640 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.282     ;
; 7.640 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.282     ;
; 7.640 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.282     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.673 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.252     ;
; 7.691 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.221     ;
; 7.691 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.221     ;
; 7.691 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.221     ;
; 7.691 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.221     ;
; 7.691 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.221     ;
; 7.691 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 12.221     ;
; 7.701 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.226     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.222     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.222     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 12.222     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.707 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.220     ;
; 7.725 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.189     ;
; 7.725 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.189     ;
; 7.725 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.189     ;
; 7.725 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.189     ;
; 7.725 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.189     ;
; 7.725 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.189     ;
; 7.730 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[27]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 12.189     ;
; 7.730 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[26]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 12.189     ;
; 7.740 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[31]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.178     ;
; 7.740 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[5]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.178     ;
; 7.740 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[4]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.178     ;
; 7.740 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[30]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.178     ;
; 7.740 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[18]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.178     ;
; 7.740 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[13]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 12.178     ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.783      ;
; 47.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.760      ;
; 47.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.630      ;
; 47.766 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.473      ;
; 47.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.435      ;
; 47.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.418      ;
; 47.872 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.361      ;
; 47.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.336      ;
; 47.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.326      ;
; 47.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.269      ;
; 48.161 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.072      ;
; 48.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.994      ;
; 48.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.997      ;
; 48.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.979      ;
; 48.303 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.932      ;
; 48.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.876      ;
; 48.476 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.754      ;
; 49.018 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                             ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.213      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.297      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.297      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.297      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.297      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.297      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.297      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.297      ;
; 95.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.297      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.253      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.253      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.253      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.253      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.253      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.253      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.253      ;
; 95.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.253      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.189      ;
; 95.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.189      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.141      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.141      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.141      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.141      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.141      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.141      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.141      ;
; 95.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.141      ;
; 95.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.109      ;
; 95.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.109      ;
; 95.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.109      ;
; 95.827 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.109      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.052      ;
; 95.875 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.052      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.045      ;
; 95.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.006      ;
; 95.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.006      ;
; 95.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.006      ;
; 95.958 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.963      ;
; 95.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.946      ;
; 95.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.946      ;
; 95.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.946      ;
; 95.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.946      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.944      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.944      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.944      ;
; 95.990 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.944      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.918      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.918      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.918      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.918      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.918      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.918      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.918      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.918      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.906      ;
; 96.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.909      ;
; 96.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.909      ;
; 96.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.909      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.888      ;
; 96.053 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.879      ;
; 96.068 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.851      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.835      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.835      ;
; 96.097 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.835      ;
; 96.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.816      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.293 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[19]                                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.886      ;
; 0.294 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[15]                                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.887      ;
; 0.316 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.910      ;
; 0.330 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[7]                                                                                                                  ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.929      ;
; 0.334 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[1]                                                                                                                  ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.933      ;
; 0.337 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.939      ;
; 0.338 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                            ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.933      ;
; 0.339 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                              ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.939      ;
; 0.341 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.943      ;
; 0.342 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[1]                                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.944      ;
; 0.345 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[1]                                                                                                                      ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.939      ;
; 0.347 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[27]                                                                                                                                              ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.949      ;
; 0.348 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                                              ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.950      ;
; 0.348 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                            ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.943      ;
; 0.350 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                              ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.950      ;
; 0.351 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.953      ;
; 0.351 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                              ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.953      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[8]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                              ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                              ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[0]                                                                                                                  ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.951      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[0]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[0][109]                                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[1][109]                                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_cmd_s1_translator|wait_latency_counter[1]                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_cmd_s1_translator|wait_latency_counter[1]                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                            ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.940      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_write                                                                                                                                                            ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                    ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|has_pending_responses                                                                                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[2]                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[1]                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|ED2platform_mm_interconnect_0_cmd_mux_010:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                         ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|ED2platform_mm_interconnect_0_cmd_mux_010:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem[1][109]                                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem[0][109]                                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid0_control_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem_used[0]                                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_ctrl_s1_translator|wait_latency_counter[1]                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:touch_ctrl_s1_translator|wait_latency_counter[1]                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_base_ctrl_s1_translator|wait_latency_counter[1]                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_base_ctrl_s1_translator|wait_latency_counter[1]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_scrollx_s1_translator|wait_latency_counter[1]                                                                             ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_scrollx_s1_translator|wait_latency_counter[1]                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_data_s1_translator|wait_latency_counter[1]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1s_s1_translator|wait_latency_counter[1]                                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1s_s1_translator|wait_latency_counter[1]                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_buttons_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[0]                                                                       ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_buttons_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_buttons_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                       ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_buttons_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_4to7_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_4to7_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][109]                                                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][109]                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_4to7_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_4to7_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_4to7_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_4to7_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                          ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_buttons_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                       ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_buttons_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_buttons_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                       ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:push_buttons_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]                                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]                                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_touch_s1_agent_rsp_fifo|mem[0][109]                                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_touch_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_touch_s1_agent_rsp_fifo|mem[1][109]                                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_touch_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem[0][109]                                                                                              ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem[1][109]                                                                                              ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_scrollx_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem[0][109]                                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem[1][109]                                                                                                 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_ctrl_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem[0][109]                                                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1s_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_data_s1_agent_rsp_fifo|mem[0][109]                                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_data_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_data_s1_agent_rsp_fifo|mem[1][109]                                                                                                ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_data_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[14]                                                                              ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                       ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                       ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_timer_1s:timer_1s|timeout_occurred                                                                                                                                                                 ; ED2platform:inst|ED2platform_timer_1s:timer_1s|timeout_occurred                                                                                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                                              ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                             ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                             ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                          ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                       ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][15]                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_avalon_reg:the_ED2platform_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_avalon_reg:the_ED2platform_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_read                                                                                                                                                             ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                     ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|W_debug_mode                                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                          ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                          ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                          ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_touch_pen_intr:touch_pen_intr|edge_capture                                                                                                                                                         ; ED2platform:inst|ED2platform_touch_pen_intr:touch_pen_intr|edge_capture                                                                                                                                                                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_touch_pen_intr:touch_pen_intr|irq_mask                                                                                                                                                             ; ED2platform:inst|ED2platform_touch_pen_intr:touch_pen_intr|irq_mask                                                                                                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ED2platform:inst|ED2platform_slider_switch:slider_switch|capture[5]                                                                                                                                                             ; ED2platform:inst|ED2platform_slider_switch:slider_switch|capture[5]                                                                                                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.408 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.416 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[37]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.663      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.664      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.507 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
; 0.509 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.514 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.515 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.515 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[13]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.517 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.765      ;
; 0.527 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.769      ;
; 0.528 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.528 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.528 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.773      ;
; 0.533 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.775      ;
; 0.536 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.778      ;
; 0.540 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[31]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.782      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.806      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.812      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.572 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.813      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.814      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.829      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 14.634 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 4.995      ;
; 14.643 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 5.017      ;
; 14.643 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 5.017      ;
; 14.643 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.014      ;
; 14.643 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.014      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.028      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.028      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 5.025      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.028      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.028      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 5.001      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.028      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 5.001      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.028      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 5.001      ;
; 14.644 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 5.001      ;
; 14.645 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 5.020      ;
; 14.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 5.018      ;
; 14.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 5.018      ;
; 14.646 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.250     ; 4.984      ;
; 14.648 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 5.018      ;
; 14.648 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 5.021      ;
; 14.648 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.214     ; 5.018      ;
; 14.648 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 5.021      ;
; 14.648 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.264     ; 4.968      ;
; 14.648 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 5.084      ;
; 14.648 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 5.084      ;
; 14.648 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 5.091      ;
; 14.649 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 5.008      ;
; 14.649 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 5.096      ;
; 14.649 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 5.096      ;
; 14.650 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 5.090      ;
; 14.650 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 5.090      ;
; 14.650 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 5.096      ;
; 14.650 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 5.096      ;
; 14.652 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 5.099      ;
; 14.658 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 5.134      ;
; 14.658 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 5.115      ;
; 14.658 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 5.115      ;
; 14.658 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.118      ;
; 14.658 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 5.118      ;
; 14.658 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 5.134      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 5.013      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 4.994      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.129      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[30]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.129      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[29]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 5.126      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[28]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.129      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[27]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.129      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[26]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.129      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[25]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.129      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 5.102      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 5.102      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 5.102      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 5.102      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.129      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 5.126      ;
; 14.659 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 5.128      ;
; 14.660 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 5.121      ;
; 14.660 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 5.121      ;
; 14.661 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 4.989      ;
; 14.661 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 4.968      ;
; 14.661 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 5.085      ;
; 14.661 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.119      ;
; 14.661 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 5.119      ;
; 14.662 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 5.062      ;
; 14.662 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 5.062      ;
; 14.663 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[22]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 5.122      ;
; 14.663 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[20]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.119      ;
; 14.663 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 5.119      ;
; 14.663 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[16]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 5.122      ;
; 14.663 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 5.069      ;
; 14.664 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[17]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 5.109      ;
; 14.664 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[2]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 5.109      ;
; 14.665 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 4.998      ;
; 14.667 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 5.088      ;
; 14.670 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 4.957      ;
; 14.674 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[18]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 5.114      ;
; 14.674 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 5.095      ;
; 14.676 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 5.069      ;
; 14.676 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 5.090      ;
; 14.680 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[23]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 5.099      ;
; 14.685 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[21]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 5.058      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
; 14.698 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.243     ; 4.850      ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.944      ;
; 48.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.944      ;
; 48.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 1.444      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.665 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.273      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.211      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.211      ;
; 97.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.211      ;
; 97.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.149      ;
; 97.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.149      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.986      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.979      ;
; 97.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.979      ;
; 97.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.944      ;
; 97.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|state                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.944      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.923      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.923      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.923      ;
; 98.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.923      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.920      ;
; 98.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.920      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.894      ;
; 98.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.894      ;
; 98.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.798      ;
; 98.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.798      ;
; 98.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.798      ;
; 98.170 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.757      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.697      ;
; 98.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.697      ;
; 98.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.697      ;
; 98.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.697      ;
; 98.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.579      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.267  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.510      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.319  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.559      ;
; 1.361  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.605      ;
; 1.361  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.605      ;
; 1.361  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.605      ;
; 1.361  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.605      ;
; 1.403  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.644      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.671      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.671      ;
; 1.425  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.671      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.813      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.813      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.813      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.813      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.813      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.813      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.832      ;
; 1.583  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.832      ;
; 1.594  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.835      ;
; 1.594  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.835      ;
; 1.594  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.835      ;
; 1.594  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.835      ;
; 1.603  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.853      ;
; 1.603  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|state                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.853      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.646  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.896      ;
; 1.790  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.036      ;
; 1.790  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.036      ;
; 1.860  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.112      ;
; 1.860  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.112      ;
; 1.860  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.112      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 1.915  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.168      ;
; 50.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.381      ; 1.350      ;
; 51.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.389      ; 1.853      ;
; 51.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.389      ; 1.853      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[20] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[21] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[27] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[28] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[35] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[27]                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[26]                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[18]                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[7]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[2]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[9]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.235 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[10]                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[7]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[39]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[103]                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[7]                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[69]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 4.475      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[68]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 4.475      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[4]                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[36]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[100]                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[4]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[4]                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 4.475      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[66]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 4.475      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[2]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[2]                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 4.475      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[2]                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[34]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[98]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 4.476      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[0]                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 4.475      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[0]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 4.475      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[32]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[96]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[0]                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[79]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 4.474      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[1]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 4.474      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 4.474      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[3]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 4.474      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[2]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 4.474      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[10]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[106]                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[42]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[10]                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 4.477      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[15]                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 4.474      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[0]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[1]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[2]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[3]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[5]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[7]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[8]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[9]              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[10]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.236 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[11]             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 4.468      ;
; 4.243 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[18]                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.526      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|clr_break_line                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.531      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_write                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 4.536      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_4to7_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.531      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[8]                                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.527      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[4]                                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.528      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg7_0to3_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 4.528      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[0]                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.529      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg7_0to3_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 4.529      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[0]                                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.527      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.532      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.532      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.532      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.532      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|read_0                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 4.532      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[21]                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.478      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[19]                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.477      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[19]                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.477      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[18]                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.477      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 4.477      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_red_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.531      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_red_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[0]                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.531      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_red_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.531      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[17]                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.478      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 4.478      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slider_switch_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.530      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switch_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[0]                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.530      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slider_switch_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.530      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[17]                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 4.533      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_readdata_d1[17]                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.116      ; 4.531      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_readdata_d1[16]                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.535      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[12]                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.527      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_data_s1_translator|wait_latency_counter[0]                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.527      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_data_s1_translator|wait_latency_counter[1]                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.527      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_green_avalon_parallel_port_slave_translator|read_latency_shift_reg[0]                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 4.530      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[20]                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 4.527      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_timer_scrollX:timer_touch|counter_snapshot[7]                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.518      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_timer_scrollX:timer_touch|counter_snapshot[23]                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.518      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_timer_scrollX:timer_touch|readdata[7]                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 4.518      ;
; 4.244 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_timer_1s:timer_1s|force_reload                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 4.517      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                          ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                      ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                       ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                    ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                   ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                   ;
; 9.637 ; 9.967        ; 0.330          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                         ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                         ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                         ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.489 ; 49.707       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ;
; 49.489 ; 49.707       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                            ;
; 49.489 ; 49.707       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                              ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                             ;
; 49.531 ; 49.717       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                             ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                    ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                   ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                  ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                      ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                         ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ;
; 49.532 ; 49.718       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.556 ; 4.714 ; Rise       ; altera_reserved_tck                                                            ;
; altera_reserved_tms ; altera_reserved_tck ; 8.219 ; 8.586 ; Rise       ; altera_reserved_tck                                                            ;
; KEY[*]              ; CLOCK_50            ; 4.729 ; 5.079 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 4.230 ; 4.580 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 4.729 ; 5.079 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 4.210 ; 4.551 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 4.194 ; 4.536 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.246 ; 1.417 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.187 ; 1.358 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.183 ; 1.354 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.172 ; 1.343 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.196 ; 1.367 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.162 ; 1.333 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.186 ; 1.357 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.196 ; 1.367 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.164 ; 1.335 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.181 ; 1.352 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.191 ; 1.362 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.209 ; 1.380 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.210 ; 1.381 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.189 ; 1.360 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.246 ; 1.417 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.217 ; 1.388 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.211 ; 1.382 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 1.158 ; 1.329 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 1.170 ; 1.341 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 1.175 ; 1.346 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 1.181 ; 1.352 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 1.171 ; 1.342 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 1.210 ; 1.381 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 1.168 ; 1.339 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 1.154 ; 1.325 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 1.151 ; 1.322 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 1.124 ; 1.295 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 1.154 ; 1.325 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 1.154 ; 1.325 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 1.134 ; 1.305 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 1.137 ; 1.308 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 1.164 ; 1.335 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 1.181 ; 1.352 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 7.961 ; 8.544 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 3.910 ; 4.278 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.811 ; 5.166 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 4.719 ; 5.105 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 4.593 ; 4.943 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.546 ; 4.960 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.776 ; 5.166 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 4.520 ; 4.932 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 4.499 ; 4.904 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 4.530 ; 4.944 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.134 ; 4.522 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.318 ; 4.618 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.365 ; 4.669 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.111 ; 4.427 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.055 ; 4.380 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.811 ; 5.160 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.505 ; 4.909 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 4.500 ; 4.847 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.521 ; 4.927 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 5.173 ; 5.559 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 4.626 ; 4.976 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 4.743 ; 5.109 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 4.738 ; 5.099 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 4.685 ; 5.040 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 4.773 ; 5.150 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 4.740 ; 5.100 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 4.768 ; 5.134 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 4.842 ; 5.236 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 4.981 ; 5.345 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 4.728 ; 5.099 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 4.994 ; 5.351 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 5.173 ; 5.559 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 5.040 ; 5.407 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 5.127 ; 5.486 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 4.659 ; 5.021 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 5.156 ; 5.525 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 4.795 ; 5.179 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 4.653 ; 5.000 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 5.495 ; 5.973 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 5.225 ; 5.682 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 4.413 ; 4.791 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 4.257 ; 4.641 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 5.047 ; 5.482 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 4.236 ; 4.595 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 5.112 ; 5.521 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 4.628 ; 5.018 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 4.666 ; 5.051 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 4.707 ; 5.059 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 5.008 ; 5.425 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 4.730 ; 5.110 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 5.132 ; 5.473 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 5.495 ; 5.973 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 4.777 ; 5.085 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 4.576 ; 4.926 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 5.346 ; 5.779 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_msg[*]        ; CLOCK_50            ; 4.984 ; 5.381 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[0]       ; CLOCK_50            ; 4.784 ; 5.200 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[1]       ; CLOCK_50            ; 4.984 ; 5.381 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_pen_intr      ; CLOCK_50            ; 5.414 ; 5.823 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.507 ; -0.677 ; Rise       ; altera_reserved_tck                                                            ;
; altera_reserved_tms ; altera_reserved_tck ; -2.414 ; -2.749 ; Rise       ; altera_reserved_tck                                                            ;
; KEY[*]              ; CLOCK_50            ; -3.447 ; -3.785 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.481 ; -3.827 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -3.958 ; -4.303 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -3.463 ; -3.798 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -3.447 ; -3.785 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.554 ; -0.725 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.619 ; -0.790 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.615 ; -0.786 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.603 ; -0.774 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.628 ; -0.799 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.593 ; -0.764 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.617 ; -0.788 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.627 ; -0.798 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.612 ; -0.783 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.622 ; -0.793 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.640 ; -0.811 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.643 ; -0.814 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.620 ; -0.791 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.678 ; -0.849 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.649 ; -0.820 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.642 ; -0.813 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; -0.589 ; -0.760 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; -0.602 ; -0.773 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; -0.606 ; -0.777 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; -0.613 ; -0.784 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; -0.603 ; -0.774 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; -0.644 ; -0.815 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; -0.599 ; -0.770 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; -0.586 ; -0.757 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; -0.582 ; -0.753 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; -0.554 ; -0.725 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; -0.584 ; -0.755 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; -0.584 ; -0.755 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; -0.565 ; -0.736 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; -0.567 ; -0.738 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; -0.612 ; -0.783 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -3.528 ; -3.891 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -3.179 ; -3.530 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -3.341 ; -3.655 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -3.975 ; -4.350 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -3.837 ; -4.171 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -3.811 ; -4.213 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.031 ; -4.411 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -3.783 ; -4.184 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -3.763 ; -4.157 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -3.795 ; -4.197 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -3.412 ; -3.790 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -3.580 ; -3.861 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -3.624 ; -3.910 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -3.395 ; -3.700 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -3.341 ; -3.655 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.066 ; -4.403 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -3.769 ; -4.162 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -3.750 ; -4.081 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -3.785 ; -4.180 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -3.870 ; -4.200 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -3.870 ; -4.200 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -3.982 ; -4.327 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -3.992 ; -4.340 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -3.927 ; -4.261 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -4.007 ; -4.365 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -3.978 ; -4.318 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -4.007 ; -4.352 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -4.074 ; -4.449 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -4.210 ; -4.553 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -3.964 ; -4.318 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -4.223 ; -4.559 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -4.406 ; -4.779 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -4.266 ; -4.612 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -4.347 ; -4.688 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -3.900 ; -4.241 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -4.374 ; -4.725 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -4.028 ; -4.393 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -3.895 ; -4.221 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; -3.492 ; -3.834 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; -4.425 ; -4.846 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; -3.611 ; -3.957 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; -3.510 ; -3.876 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; -4.268 ; -4.683 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; -3.492 ; -3.834 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; -4.283 ; -4.659 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; -3.866 ; -4.238 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; -3.908 ; -4.276 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; -3.895 ; -4.216 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; -4.235 ; -4.633 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; -3.965 ; -4.330 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; -4.302 ; -4.614 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; -4.697 ; -5.154 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; -4.015 ; -4.308 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; -3.821 ; -4.154 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; -4.536 ; -4.955 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_msg[*]        ; CLOCK_50            ; -4.017 ; -4.416 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[0]       ; CLOCK_50            ; -4.017 ; -4.416 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[1]       ; CLOCK_50            ; -4.210 ; -4.588 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_pen_intr      ; CLOCK_50            ; -4.342 ; -4.754 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.430 ; 13.729 ; Fall       ; altera_reserved_tck                                                            ;
; HEX0[*]             ; CLOCK_50            ; 8.415  ; 9.078  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 6.563  ; 6.748  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 6.743  ; 6.741  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 6.528  ; 6.577  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 5.026  ; 5.146  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 5.993  ; 6.221  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 8.415  ; 9.078  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 7.570  ; 7.829  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 6.593  ; 7.077  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 6.593  ; 7.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 4.714  ; 4.882  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 4.743  ; 4.895  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 5.786  ; 6.215  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 6.588  ; 7.077  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 6.453  ; 6.953  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 6.369  ; 6.959  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 7.021  ; 7.468  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 6.950  ; 7.468  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 5.247  ; 5.442  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 7.021  ; 7.341  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 5.935  ; 6.042  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 5.549  ; 5.754  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 5.093  ; 5.178  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 5.327  ; 5.518  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 8.879  ; 9.431  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 5.879  ; 6.310  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 4.646  ; 4.793  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 8.879  ; 9.431  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 5.506  ; 5.696  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 7.341  ; 7.850  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 5.489  ; 5.609  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 7.235  ; 7.608  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 6.957  ; 7.365  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 6.957  ; 7.365  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 4.902  ; 4.990  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 6.016  ; 6.291  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 5.662  ; 5.867  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 5.441  ; 5.581  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 6.367  ; 6.652  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 5.981  ; 6.237  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 6.683  ; 7.286  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 5.292  ; 5.547  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 6.683  ; 7.286  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 4.662  ; 4.734  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 4.933  ; 5.122  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 4.655  ; 4.820  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 5.625  ; 5.772  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 5.621  ; 5.828  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 7.567  ; 7.770  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 7.567  ; 7.770  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 5.722  ; 5.974  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 4.574  ; 4.680  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 5.758  ; 6.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 5.557  ; 5.761  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 7.112  ; 7.662  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 5.956  ; 6.220  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 5.986  ; 6.142  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 5.223  ; 5.313  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 5.476  ; 5.702  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 5.612  ; 5.825  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 5.268  ; 5.468  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 5.472  ; 5.705  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 5.484  ; 5.716  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 5.986  ; 6.142  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 7.557  ; 7.410  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.765  ; 5.677  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.619  ; 6.511  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 7.557  ; 7.410  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.301  ; 7.064  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 7.070  ; 6.868  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.655  ; 6.455  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.381  ; 6.205  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.404  ; 6.239  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.869  ; 6.648  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 8.311  ; 7.956  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 6.950  ; 6.744  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 6.494  ; 6.436  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 6.457  ; 6.464  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 8.311  ; 7.956  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 5.859  ; 5.685  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 6.280  ; 6.088  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 6.472  ; 6.312  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 6.714  ; 6.538  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 6.844  ; 6.674  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 7.775  ; 7.766  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 7.444  ; 7.184  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 6.975  ; 6.767  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 4.503  ; 4.503  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 6.356  ; 6.187  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 7.116  ; 7.094  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 7.618  ; 7.517  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 6.994  ; 6.784  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 6.381  ; 6.217  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.961  ; 2.852  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.903  ; 2.794  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.802  ; 2.724  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.913  ; 2.804  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.829  ; 2.751  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.855  ; 2.777  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.927  ; 2.818  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.876  ; 2.798  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.943  ; 2.834  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.928  ; 2.819  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]         ; CLOCK_50            ; 2.960  ; 2.851  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]        ; CLOCK_50            ; 2.812  ; 2.734  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]        ; CLOCK_50            ; 2.960  ; 2.851  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.920  ; 2.811  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 2.980  ; 2.871  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 3.016  ; 2.907  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.937  ; 2.828  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.981  ; 2.872  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.993  ; 2.884  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.988  ; 2.879  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.983  ; 2.874  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.999  ; 2.890  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 3.009  ; 2.900  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.964  ; 2.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.974  ; 2.865  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 3.016  ; 2.907  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.933  ; 2.824  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.996  ; 2.887  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.998  ; 2.889  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.874  ; 2.796  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 2.947  ; 2.838  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 2.934  ; 2.825  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 2.970  ; 2.861  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 2.963  ; 2.854  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 2.953  ; 2.844  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 2.912  ; 2.803  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 2.957  ; 2.848  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 2.930  ; 2.821  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 2.934  ; 2.825  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 2.962  ; 2.853  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 2.992  ; 2.883  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 2.992  ; 2.883  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 2.971  ; 2.862  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 2.969  ; 2.860  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 3.004  ; 2.895  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQM[*]        ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[0]       ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[1]       ; CLOCK_50            ; 2.930  ; 2.821  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[2]       ; CLOCK_50            ; 2.954  ; 2.845  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[3]       ; CLOCK_50            ; 2.851  ; 2.773  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.938  ; 2.829  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.915  ; 2.806  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.252  ; 6.015  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.569  ; 4.762  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.455  ; 4.615  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 9.729  ; 8.923  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.893  ; 6.656  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.479  ; 7.130  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 7.281  ; 6.913  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.391  ; 6.180  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 6.129  ; 6.025  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 8.503  ; 8.008  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 7.488  ; 7.149  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.797  ; 5.705  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 7.533  ; 7.240  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.353  ; 6.798  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.245  ; 6.836  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.124  ; 6.676  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.729  ; 8.923  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.556  ; 5.282  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.738  ; 6.561  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.661  ; 7.157  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.208  ; 5.051  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.867  ; 5.722  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.115  ; 5.061  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.260  ; 8.490  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 6.685  ; 6.456  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 7.686  ; 7.411  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.122  ; 5.984  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.164  ; 6.814  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.686  ; 7.411  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.107  ; 4.932  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.124  ; 6.744  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.754  ; 6.488  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.007  ; 6.702  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.938  ; 6.613  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.525  ; 6.106  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.932  ; 6.671  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.083  ; 5.858  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.801  ; 5.478  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.650  ; 7.171  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.605  ; 5.384  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.053  ; 5.799  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.098  ; 4.928  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.682  ; 5.412  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.029  ; 4.949  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.000  ; 6.560  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.681  ; 6.413  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_base_ctrl[*]    ; CLOCK_50            ; 7.841  ; 7.475  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[0]   ; CLOCK_50            ; 7.841  ; 7.475  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[1]   ; CLOCK_50            ; 5.399  ; 5.313  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[2]   ; CLOCK_50            ; 7.601  ; 7.246  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_cmd[*]          ; CLOCK_50            ; 7.663  ; 7.230  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[0]         ; CLOCK_50            ; 7.329  ; 6.960  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[1]         ; CLOCK_50            ; 5.478  ; 5.277  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[2]         ; CLOCK_50            ; 7.663  ; 7.230  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 6.693  ; 6.388  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 6.693  ; 6.388  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 5.099  ; 4.901  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 5.163  ; 4.987  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 5.378  ; 5.203  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 4.311  ; 4.190  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 5.189  ; 5.055  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 4.392  ; 4.297  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 6.442  ; 6.118  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 5.542  ; 5.406  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 5.540  ; 5.405  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 5.550  ; 5.296  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 4.953  ; 4.843  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 5.182  ; 5.052  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 4.675  ; 4.585  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 5.217  ; 5.080  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 5.431  ; 5.242  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_ctrl[*]       ; CLOCK_50            ; 8.247  ; 7.934  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[0]      ; CLOCK_50            ; 8.247  ; 7.934  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[1]      ; CLOCK_50            ; 6.100  ; 5.949  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[2]      ; CLOCK_50            ; 5.293  ; 5.263  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -2.277 ;        ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -2.352 ; Fall       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.055 ; 11.360 ; Fall       ; altera_reserved_tck                                                            ;
; HEX0[*]             ; CLOCK_50            ; 4.414  ; 4.532  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 5.896  ; 6.075  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 6.118  ; 6.114  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 5.861  ; 5.909  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 4.414  ; 4.532  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 5.342  ; 5.564  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 7.726  ; 8.379  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 6.856  ; 7.108  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 4.117  ; 4.283  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 5.919  ; 6.359  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 4.117  ; 4.283  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 4.145  ; 4.295  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 5.146  ; 5.563  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 5.917  ; 6.391  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 5.844  ; 6.340  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 5.763  ; 6.346  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 4.482  ; 4.568  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 6.264  ; 6.766  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 4.629  ; 4.821  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 6.333  ; 6.645  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 5.289  ; 5.396  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 4.919  ; 5.121  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 4.482  ; 4.568  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 4.707  ; 4.895  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 4.048  ; 4.193  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 5.234  ; 5.654  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 4.048  ; 4.193  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 8.173  ; 8.720  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 4.874  ; 5.060  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 6.638  ; 7.131  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 4.862  ; 4.981  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 6.537  ; 6.898  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 4.296  ; 4.385  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 6.268  ; 6.664  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 4.296  ; 4.385  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 5.368  ; 5.636  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 5.028  ; 5.229  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 4.814  ; 4.953  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 5.703  ; 5.980  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 5.331  ; 5.581  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 4.061  ; 4.139  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 4.672  ; 4.920  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 6.066  ; 6.662  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 4.066  ; 4.139  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 4.328  ; 4.513  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 4.061  ; 4.223  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 4.991  ; 5.136  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 4.989  ; 5.192  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 3.980  ; 4.086  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 6.855  ; 7.053  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 5.083  ; 5.329  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 3.980  ; 4.086  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 5.117  ; 5.400  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 4.924  ; 5.124  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 6.477  ; 7.022  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 5.307  ; 5.565  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 4.605  ; 4.695  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 4.605  ; 4.695  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 4.847  ; 5.069  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 4.980  ; 5.189  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 4.650  ; 4.846  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 4.845  ; 5.072  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 4.856  ; 5.083  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 5.337  ; 5.491  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 5.130  ; 5.044  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.130  ; 5.044  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 5.949  ; 5.845  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.852  ; 6.710  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 6.607  ; 6.378  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.383  ; 6.189  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 5.986  ; 5.793  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 5.722  ; 5.552  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 5.745  ; 5.586  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.190  ; 5.977  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 3.919  ; 3.918  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 6.268  ; 6.071  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 5.828  ; 5.773  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 5.794  ; 5.800  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 7.574  ; 7.233  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 5.220  ; 5.052  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 5.623  ; 5.438  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 5.810  ; 5.656  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 6.040  ; 5.871  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 6.165  ; 6.001  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 7.107  ; 7.100  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 6.741  ; 6.491  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 6.292  ; 6.091  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 3.919  ; 3.918  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 5.697  ; 5.534  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 6.427  ; 6.405  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 6.956  ; 6.860  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 6.310  ; 6.107  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 5.721  ; 5.562  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.475  ; 2.365  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.554  ; 2.444  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.485  ; 2.375  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.489  ; 2.379  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.400  ; 2.321  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.425  ; 2.346  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.493  ; 2.383  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.498  ; 2.388  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.445  ; 2.366  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.514  ; 2.404  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.499  ; 2.389  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]         ; CLOCK_50            ; 2.384  ; 2.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]        ; CLOCK_50            ; 2.384  ; 2.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]        ; CLOCK_50            ; 2.530  ; 2.420  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.492  ; 2.382  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 2.550  ; 2.440  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.445  ; 2.366  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.508  ; 2.398  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.552  ; 2.442  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.563  ; 2.453  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.559  ; 2.449  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.553  ; 2.443  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.579  ; 2.469  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.544  ; 2.434  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.586  ; 2.476  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.505  ; 2.395  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.566  ; 2.456  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.445  ; 2.366  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 2.517  ; 2.407  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 2.505  ; 2.395  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 2.540  ; 2.430  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 2.524  ; 2.414  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 2.485  ; 2.375  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 2.527  ; 2.417  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 2.501  ; 2.391  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 2.504  ; 2.394  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 2.561  ; 2.451  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 2.561  ; 2.451  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 2.541  ; 2.431  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 2.538  ; 2.428  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 2.574  ; 2.464  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQM[*]        ; CLOCK_50            ; 2.421  ; 2.342  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[0]       ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[1]       ; CLOCK_50            ; 2.502  ; 2.392  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[2]       ; CLOCK_50            ; 2.525  ; 2.415  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[3]       ; CLOCK_50            ; 2.421  ; 2.342  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.509  ; 2.399  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.487  ; 2.377  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.380  ; 5.250  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.978  ; 4.166  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 3.867  ; 4.024  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 4.504  ; 4.440  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.212  ; 5.980  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 6.774  ; 6.435  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 6.586  ; 6.229  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.729  ; 5.523  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 5.479  ; 5.375  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 7.759  ; 7.279  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 6.785  ; 6.455  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.161  ; 5.069  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.827  ; 6.542  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.723  ; 6.174  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.553  ; 6.156  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.437  ; 6.002  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 9.007  ; 8.216  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 4.931  ; 4.663  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 6.066  ; 5.892  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.021  ; 6.520  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 4.594  ; 4.440  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 5.227  ; 5.083  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.504  ; 4.448  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.555  ; 7.798  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 6.013  ; 5.790  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.492  ; 4.324  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.475  ; 5.338  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.474  ; 6.134  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 6.976  ; 6.708  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 4.500  ; 4.328  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.435  ; 6.067  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.080  ; 5.821  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.323  ; 6.026  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.256  ; 5.940  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.862  ; 5.455  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.252  ; 5.998  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.438  ; 5.217  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.168  ; 4.854  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.941  ; 6.477  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.978  ; 4.762  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.407  ; 5.160  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.492  ; 4.324  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 5.050  ; 4.788  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 4.423  ; 4.342  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 6.318  ; 5.891  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.009  ; 5.748  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_base_ctrl[*]    ; CLOCK_50            ; 4.777  ; 4.690  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[0]   ; CLOCK_50            ; 7.121  ; 6.766  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[1]   ; CLOCK_50            ; 4.777  ; 4.690  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[2]   ; CLOCK_50            ; 6.894  ; 6.550  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_cmd[*]          ; CLOCK_50            ; 4.853  ; 4.657  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[0]         ; CLOCK_50            ; 6.630  ; 6.273  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[1]         ; CLOCK_50            ; 4.853  ; 4.657  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[2]         ; CLOCK_50            ; 6.951  ; 6.532  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 3.733  ; 3.613  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 6.020  ; 5.724  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 4.489  ; 4.295  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 4.552  ; 4.379  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 4.758  ; 4.586  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 3.733  ; 3.613  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 4.576  ; 4.444  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 3.812  ; 3.716  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 5.781  ; 5.466  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 4.916  ; 4.782  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 4.916  ; 4.783  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 4.924  ; 4.676  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 4.351  ; 4.241  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 4.569  ; 4.441  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 4.084  ; 3.994  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 4.604  ; 4.469  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 4.811  ; 4.626  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_ctrl[*]       ; CLOCK_50            ; 4.678  ; 4.645  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[0]      ; CLOCK_50            ; 7.512  ; 7.207  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[1]      ; CLOCK_50            ; 5.450  ; 5.301  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[2]      ; CLOCK_50            ; 4.678  ; 4.645  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -2.702 ;        ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -2.778 ; Fall       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                      ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.738 ; 2.608 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.830 ; 2.665 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.854 ; 2.689 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.866 ; 2.701 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.851 ; 2.686 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.866 ; 2.701 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.862 ; 2.697 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.862 ; 2.697 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.847 ; 2.682 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.847 ; 2.682 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.859 ; 2.694 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.816 ; 2.651 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.859 ; 2.694 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.831 ; 2.666 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.738 ; 2.608 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.847 ; 2.682 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 2.850 ; 2.685 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 2.837 ; 2.672 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 2.853 ; 2.688 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 2.846 ; 2.681 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 2.846 ; 2.681 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 2.805 ; 2.640 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 2.850 ; 2.685 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 2.843 ; 2.678 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 2.847 ; 2.682 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 2.872 ; 2.707 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 2.867 ; 2.702 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.741 ; 5.596 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 5.647 ; 5.502 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.469 ; 4.304 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.425 ; 6.280 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.773 ; 5.628 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.306 ; 6.161 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.306 ; 6.161 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.428 ; 6.283 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.327 ; 6.182 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.327 ; 6.182 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 5.161 ; 5.016 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.469 ; 4.304 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.775 ; 4.610 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.813 ; 4.648 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.094 ; 4.929 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.792 ; 5.627 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 6.164 ; 6.019 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.428 ; 6.283 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 6.164 ; 6.019 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 4.457 ; 4.312 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 7.199 ; 7.054 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 5.214 ; 5.069 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 4.987 ; 4.842 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 5.802 ; 5.657 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 4.840 ; 4.695 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 6.146 ; 6.001 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 4.457 ; 4.312 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 6.371 ; 6.226 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 5.720 ; 5.575 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 5.637 ; 5.492 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 5.652 ; 5.507 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 5.635 ; 5.490 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 5.902 ; 5.757 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 6.238 ; 6.093 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 5.871 ; 5.726 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 5.183 ; 5.038 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.312 ; 2.182 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.404 ; 2.239 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.428 ; 2.263 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.439 ; 2.274 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.425 ; 2.260 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.439 ; 2.274 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.435 ; 2.270 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.435 ; 2.270 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.432 ; 2.267 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.391 ; 2.226 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.432 ; 2.267 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.405 ; 2.240 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.312 ; 2.182 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 2.423 ; 2.258 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 2.411 ; 2.246 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 2.426 ; 2.261 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 2.381 ; 2.216 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 2.423 ; 2.258 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 2.417 ; 2.252 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 2.420 ; 2.255 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 2.444 ; 2.279 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 2.440 ; 2.275 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.966 ; 4.821 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 4.644 ; 4.499 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 3.907 ; 3.742 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.748 ; 5.603 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.122 ; 4.977 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.633 ; 5.488 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.633 ; 5.488 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.751 ; 5.606 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 5.653 ; 5.508 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 5.653 ; 5.508 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.534 ; 4.389 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 3.907 ; 3.742 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.201 ; 4.036 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.238 ; 4.073 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.507 ; 4.342 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.178 ; 5.013 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.497 ; 5.352 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.751 ; 5.606 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.497 ; 5.352 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 3.858 ; 3.713 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 6.491 ; 6.346 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 4.585 ; 4.440 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 4.367 ; 4.222 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 5.150 ; 5.005 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 4.226 ; 4.081 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 5.480 ; 5.335 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 3.858 ; 3.713 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 5.696 ; 5.551 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 5.071 ; 4.926 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 4.992 ; 4.847 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 5.006 ; 4.861 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 4.990 ; 4.845 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 5.246 ; 5.101 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 5.569 ; 5.424 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 5.216 ; 5.071 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 4.556 ; 4.411 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                             ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.675     ; 2.805     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.732     ; 2.897     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.756     ; 2.921     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.768     ; 2.933     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.753     ; 2.918     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.768     ; 2.933     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.764     ; 2.929     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.764     ; 2.929     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.761     ; 2.926     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.718     ; 2.883     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.761     ; 2.926     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.675     ; 2.805     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 2.752     ; 2.917     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 2.739     ; 2.904     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 2.755     ; 2.920     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 2.748     ; 2.913     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 2.748     ; 2.913     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 2.752     ; 2.917     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 2.745     ; 2.910     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 2.749     ; 2.914     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 2.774     ; 2.939     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 2.769     ; 2.934     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.555     ; 5.700     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 5.396     ; 5.541     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.321     ; 4.486     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 6.175     ; 6.320     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.613     ; 5.758     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 6.131     ; 6.276     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 6.131     ; 6.276     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 6.178     ; 6.323     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 6.150     ; 6.295     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 6.150     ; 6.295     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.932     ; 5.077     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.321     ; 4.486     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.611     ; 4.776     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.659     ; 4.824     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.925     ; 5.090     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.609     ; 5.774     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.947     ; 6.092     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 6.178     ; 6.323     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.947     ; 6.092     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 4.312     ; 4.457     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 6.927     ; 7.072     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 4.979     ; 5.124     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 4.784     ; 4.929     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 5.690     ; 5.835     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 4.616     ; 4.761     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 6.021     ; 6.166     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 4.312     ; 4.457     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 6.113     ; 6.258     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 5.437     ; 5.582     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 5.349     ; 5.494     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 5.399     ; 5.544     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 5.481     ; 5.626     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 5.608     ; 5.753     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 5.973     ; 6.118     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 5.561     ; 5.706     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 4.979     ; 5.124     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                     ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.246     ; 2.376     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.303     ; 2.468     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.327     ; 2.492     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.338     ; 2.503     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.324     ; 2.489     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.338     ; 2.503     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.334     ; 2.499     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.334     ; 2.499     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.331     ; 2.496     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.290     ; 2.455     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.331     ; 2.496     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.304     ; 2.469     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.246     ; 2.376     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 2.322     ; 2.487     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 2.310     ; 2.475     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 2.325     ; 2.490     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 2.280     ; 2.445     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 2.322     ; 2.487     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 2.316     ; 2.481     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 2.319     ; 2.484     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 2.343     ; 2.508     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 2.339     ; 2.504     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.757     ; 4.902     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 4.478     ; 4.623     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 3.759     ; 3.924     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.501     ; 5.646     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 4.962     ; 5.107     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.459     ; 5.604     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.459     ; 5.604     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.504     ; 5.649     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 5.478     ; 5.623     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 5.478     ; 5.623     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.308     ; 4.453     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 3.759     ; 3.924     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.037     ; 4.202     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.083     ; 4.248     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.339     ; 4.504     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 4.995     ; 5.160     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.282     ; 5.427     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.504     ; 5.649     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.282     ; 5.427     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 3.713     ; 3.858     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 6.224     ; 6.369     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 4.353     ; 4.498     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 4.166     ; 4.311     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 5.036     ; 5.181     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 4.005     ; 4.150     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 5.354     ; 5.499     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 3.713     ; 3.858     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 5.442     ; 5.587     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 4.793     ; 4.938     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 4.709     ; 4.854     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 4.758     ; 4.903     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 4.836     ; 4.981     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 4.958     ; 5.103     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 5.308     ; 5.453     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 4.913     ; 5.058     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 4.355     ; 4.500     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.409 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                      ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 13.103 ; 0.000         ;
; altera_reserved_tck                                                            ; 48.914 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                      ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.103 ; 0.000         ;
; altera_reserved_tck                                                            ; 0.181 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                   ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 16.781 ; 0.000         ;
; altera_reserved_tck                                                            ; 49.325 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                   ;
+--------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                          ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                            ; 0.654 ; 0.000         ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 2.403 ; 0.000         ;
+--------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                        ;
+--------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                          ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                       ; 9.400  ; 0.000         ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.751  ; 0.000         ;
; altera_reserved_tck                                                            ; 49.300 ; 0.000         ;
+--------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 13.103 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 6.822      ;
; 13.119 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[59] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.722      ;
; 13.142 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[50] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.699      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.772      ;
; 13.185 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.759      ;
; 13.185 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.759      ;
; 13.185 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.759      ;
; 13.185 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.759      ;
; 13.185 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.759      ;
; 13.185 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.759      ;
; 13.202 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.738      ;
; 13.202 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.738      ;
; 13.202 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.738      ;
; 13.218 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_1[50] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.623      ;
; 13.220 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[59] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[6]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 6.620      ;
; 13.223 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[51] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.618      ;
; 13.224 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 6.701      ;
; 13.243 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[50] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[6]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 6.597      ;
; 13.253 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[58] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.588      ;
; 13.272 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[59] ; ED2platform:inst|ED2platform_sdram:sdram|m_data[11]                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 6.555      ;
; 13.272 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_1[51] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.569      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.287 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 6.651      ;
; 13.295 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[50] ; ED2platform:inst|ED2platform_sdram:sdram|m_data[11]                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 6.532      ;
; 13.306 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.638      ;
; 13.306 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.638      ;
; 13.306 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.638      ;
; 13.306 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.638      ;
; 13.306 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.638      ;
; 13.306 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 6.638      ;
; 13.307 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[27]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.633      ;
; 13.307 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[26]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.633      ;
; 13.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[31]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.629      ;
; 13.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[5]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.629      ;
; 13.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[4]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.629      ;
; 13.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[30]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.629      ;
; 13.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[18]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.629      ;
; 13.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[13]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.629      ;
; 13.310 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[14]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.629      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[3]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[23]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[21]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[17]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[10]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[8]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[9]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[11]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.312 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[24]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.627      ;
; 13.313 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[59] ; ED2platform:inst|ED2platform_sdram:sdram|m_data[14]                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.528      ;
; 13.319 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_1[50] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[6]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 6.521      ;
; 13.323 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.617      ;
; 13.323 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.617      ;
; 13.323 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[7]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 6.617      ;
; 13.324 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[59] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[1]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 6.503      ;
; 13.324 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[51] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[6]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 6.516      ;
; 13.324 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 6.621      ;
; 13.326 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[16]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 6.620      ;
; 13.330 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[20]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 6.615      ;
; 13.330 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[29]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 6.615      ;
; 13.330 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[28]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 6.615      ;
; 13.330 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[7]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 6.615      ;
; 13.330 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[16]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 6.615      ;
; 13.330 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[15]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 6.615      ;
; 13.336 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[50] ; ED2platform:inst|ED2platform_sdram:sdram|m_data[14]                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.505      ;
; 13.339 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 6.602      ;
; 13.339 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 6.602      ;
; 13.339 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_line_field[1]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_offset_field[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 6.602      ;
; 13.347 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[50] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[1]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 6.480      ;
; 13.347 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[15]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 6.599      ;
; 13.354 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_0[58] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[6]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 6.486      ;
; 13.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[6]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.584      ;
; 13.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[1]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.584      ;
; 13.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[2]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.584      ;
; 13.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[25]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.584      ;
; 13.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[22]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.584      ;
; 13.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[19]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.584      ;
; 13.355 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[10]                                               ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[12]           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 6.584      ;
; 13.356 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_1[55] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 6.491      ;
; 13.360 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_1[59] ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 6.481      ;
; 13.370 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[9]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_stall               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 6.575      ;
; 13.371 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entry_1[50] ; ED2platform:inst|ED2platform_sdram:sdram|m_data[11]                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 6.456      ;
; 13.372 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_address_tag_field[8]                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[0]            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 6.571      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.524      ;
; 48.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.492      ;
; 49.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.354      ;
; 49.096 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.345      ;
; 49.124 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.307      ;
; 49.132 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.299      ;
; 49.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.279      ;
; 49.157 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.274      ;
; 49.172 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.256      ;
; 49.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.252      ;
; 49.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.121      ;
; 49.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.093      ;
; 49.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.065      ;
; 49.373 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.055      ;
; 49.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.046      ;
; 49.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.993      ;
; 49.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.945      ;
; 49.797 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                             ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.634      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.343      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.343      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.343      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.343      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.343      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.343      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.343      ;
; 97.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.343      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.300      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.300      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.300      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.300      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.300      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.300      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.300      ;
; 97.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.300      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.293      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.293      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.293      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.293      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.293      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.293      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.293      ;
; 97.649 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.293      ;
; 97.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.298      ;
; 97.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.298      ;
; 97.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.298      ;
; 97.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.298      ;
; 97.699 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.254      ;
; 97.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.242      ;
; 97.702 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.242      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.216      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.216      ;
; 97.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.216      ;
; 97.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.169      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.172      ;
; 97.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.172      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.181      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.181      ;
; 97.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.181      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.134      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.109      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.105      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.110      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.110      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.110      ;
; 97.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.110      ;
; 97.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.089      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.091      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.089      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.089      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.089      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.089      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.089      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.089      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                          ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 0.103 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[19]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.433      ;
; 0.105 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[15]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.435      ;
; 0.116 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.446      ;
; 0.133 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[8]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.466      ;
; 0.134 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.465      ;
; 0.135 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.468      ;
; 0.135 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[1]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.468      ;
; 0.137 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.470      ;
; 0.139 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[7]                                                                                                      ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[27]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.140 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[1]                                                                                                      ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.142 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.143 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[0]                                                                                                          ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[21]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.144 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.477      ;
; 0.145 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[1]                                                                                                          ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.145 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.472      ;
; 0.146 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.466      ;
; 0.146 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.147 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.480      ;
; 0.147 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.480      ;
; 0.147 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_st_data[28]                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[0]                                                                                                      ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.480      ;
; 0.149 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[3]                                                                                                      ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.149 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.469      ;
; 0.150 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in_reg[4]                                                                                                      ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.483      ;
; 0.150 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[9]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.484      ;
; 0.151 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.483      ;
; 0.152 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                   ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.485      ;
; 0.152 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_st_data[24]                                                                                                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[4]                                                                                                          ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[5]                                                                                                          ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_tag[13]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.155 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.156 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.488      ;
; 0.158 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.159 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|avalon_address[2]                                                                                                          ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.159 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.161 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.481      ;
; 0.161 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.494      ;
; 0.161 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.494      ;
; 0.162 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[24]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.493      ;
; 0.165 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.166 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                                  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.522      ;
; 0.167 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[23]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.498      ;
; 0.168 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                         ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                         ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.169 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.171 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_tag[4]                                                                                                                                         ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.503      ;
; 0.172 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_tag[7]                                                                                                                                         ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.496      ;
; 0.172 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.502      ;
; 0.175 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.507      ;
; 0.175 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_mem_baddr[22]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.505      ;
; 0.176 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_fill_line[1]                                                                                                                                        ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.179 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.496      ;
; 0.180 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_write                                                                                                                                                ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_base_ctrl_s1_translator|wait_latency_counter[1]                                                              ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_base_ctrl_s1_translator|wait_latency_counter[1]                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[1]                                ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~portb_address_reg0 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.497      ;
; 0.180 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|woverflow                                                                                                                                                          ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[0][109]                                                                                     ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[1][109]                                                                                     ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_base_ctrl_s1_agent_rsp_fifo|mem[0][109]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_base_ctrl_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_base_ctrl_s1_agent_rsp_fifo|mem[1][109]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_base_ctrl_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem[0][109]                                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem[1][109]                                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:touch_msg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[15]                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                                  ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_base_ctrl_s1_agent_rsp_fifo|mem_used[0]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_base_ctrl_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_base_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                               ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_base_ctrl_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_cmd_s1_translator|wait_latency_counter[1]                                                                    ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_cmd_s1_translator|wait_latency_counter[1]                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[6]                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[7]                                                                   ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ED2platform:inst|ED2platform_sdram:sdram|m_state.000100000                                                                                                                                                          ; ED2platform:inst|ED2platform_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entries[0]                                                                                   ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entries[0]                                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entries[1]                                                                                   ; ED2platform:inst|ED2platform_sdram:sdram|ED2platform_sdram_input_efifo_module:the_ED2platform_sdram_input_efifo_module|entries[1]                                                                                                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                    ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[37]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.331      ;
; 0.209 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.334      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.335      ;
; 0.247 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.372      ;
; 0.249 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.251 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.377      ;
; 0.253 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[13]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.255 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.381      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[31]                                                       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.281 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.405      ;
; 0.281 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.405      ;
; 0.282 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.407      ;
; 0.283 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.408      ;
; 0.285 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.410      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                          ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 16.781 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 3.003      ;
; 16.788 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 3.037      ;
; 16.788 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 3.037      ;
; 16.788 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 3.037      ;
; 16.788 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 3.037      ;
; 16.788 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 3.037      ;
; 16.788 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 3.037      ;
; 16.789 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 3.025      ;
; 16.789 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 3.025      ;
; 16.789 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 3.034      ;
; 16.790 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.021      ;
; 16.790 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 3.021      ;
; 16.790 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 3.030      ;
; 16.791 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 3.027      ;
; 16.791 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 3.027      ;
; 16.791 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 3.008      ;
; 16.791 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 3.008      ;
; 16.791 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 3.008      ;
; 16.791 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 3.008      ;
; 16.791 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 3.035      ;
; 16.791 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 3.035      ;
; 16.792 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 3.041      ;
; 16.793 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 2.977      ;
; 16.793 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 3.047      ;
; 16.793 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 3.047      ;
; 16.794 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 3.027      ;
; 16.794 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 3.027      ;
; 16.794 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 2.994      ;
; 16.795 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 3.023      ;
; 16.795 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 3.023      ;
; 16.795 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 3.044      ;
; 16.795 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 3.044      ;
; 16.795 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 3.049      ;
; 16.795 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 3.049      ;
; 16.795 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.092     ; 3.053      ;
; 16.798 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 3.010      ;
; 16.799 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 3.011      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 3.026      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 3.005      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.081      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[30]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.081      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[28]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.081      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[27]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.081      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[26]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.081      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[25]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.081      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.081      ;
; 16.800 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.080      ;
; 16.801 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 2.983      ;
; 16.801 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[29]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.078      ;
; 16.801 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.069      ;
; 16.801 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.069      ;
; 16.801 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.078      ;
; 16.802 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.074      ;
; 16.802 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.065      ;
; 16.802 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.065      ;
; 16.802 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 3.074      ;
; 16.803 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[24]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.052      ;
; 16.803 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.052      ;
; 16.803 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.052      ;
; 16.803 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 3.052      ;
; 16.803 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.071      ;
; 16.803 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.071      ;
; 16.804 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.081      ;
; 16.804 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[3]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.081      ;
; 16.805 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 3.009      ;
; 16.805 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.049      ;
; 16.805 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 3.021      ;
; 16.806 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 3.013      ;
; 16.806 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[22]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 3.071      ;
; 16.806 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[16]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 3.071      ;
; 16.806 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 3.038      ;
; 16.806 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 3.013      ;
; 16.807 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[20]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.067      ;
; 16.807 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.067      ;
; 16.810 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.054      ;
; 16.811 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[17]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.055      ;
; 16.811 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_dqm[2]                                                                                                                                                                                                                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 3.055      ;
; 16.812 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 2.971      ;
; 16.812 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[18]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.070      ;
; 16.812 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.049      ;
; 16.813 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 3.027      ;
; 16.817 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_sdram:sdram|m_data[23]                                                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.053      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
; 16.822 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_mult_cell:the_ED2platform_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 2.930      ;
+--------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.325 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.116      ;
; 49.325 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.116      ;
; 49.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.792      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.316      ;
; 98.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.281      ;
; 98.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.281      ;
; 98.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.281      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.210      ;
; 98.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.210      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.139      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.135      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.135      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.839 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|state                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.116      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.086      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.086      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.086      ;
; 98.858 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.086      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.091      ;
; 98.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.091      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.069      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.069      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.069      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.069      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.069      ;
; 98.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.069      ;
; 98.940 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.010      ;
; 98.940 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.010      ;
; 98.940 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.010      ;
; 98.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.993      ;
; 98.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.953      ;
; 98.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.953      ;
; 98.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.953      ;
; 98.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.953      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.930      ;
; 99.073 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.874      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.654  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.780      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.679  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.803      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.830      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.830      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.830      ;
; 0.702  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.830      ;
; 0.721  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.846      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.860      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.860      ;
; 0.730  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.860      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.934      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.934      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.934      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.934      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.934      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.934      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.946      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.946      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.946      ;
; 0.823  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.946      ;
; 0.824  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.957      ;
; 0.824  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.957      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.968      ;
; 0.833  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|state                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.968      ;
; 0.844  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.980      ;
; 0.844  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.980      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.851  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.986      ;
; 0.926  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.056      ;
; 0.926  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.056      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.117      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.117      ;
; 0.980  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.117      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 1.005  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.143      ;
; 50.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.530      ; 0.701      ;
; 50.321 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.543      ; 0.968      ;
; 50.321 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.543      ; 0.968      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                                                   ; Latch Clock                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[20]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[21]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[27]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[28]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[35]                               ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[27]                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[26]                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[18]                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[7]                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[7]                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[39]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[103]                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[7]                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[69]                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[68]                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[4]                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[36]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[100]                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[4]                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[4]                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[66]                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[2]                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[2]                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[2]                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[2]                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[34]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[98]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[0]                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[0]                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[32]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[96]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[0]                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[9]                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[10]                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 2.513      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[79]                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[1]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[0]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[3]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[2]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[10]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[106]                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[42]                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[10]                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 2.514      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[15]                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 2.512      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[0]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[1]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[2]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[3]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[5]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[7]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[8]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[9]                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[10]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.403 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[11]                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 2.509      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[31]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[5]                                                                                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[4]                                                                                                                                                                     ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[30]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[18]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[13]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_writedata[14]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_st_data[5]                                                                                                                                                                    ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_cmd_s1_translator|wait_latency_counter[1]                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[14]                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_cmd_s1_translator|wait_latency_counter[0]                                                                                                ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_cmd_s1_translator|read_latency_shift_reg[0]                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[15]                                                                                                         ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_base_ctrl_s1_translator|wait_latency_counter[1]                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_base_ctrl_s1_translator|read_latency_shift_reg[0]                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tftlcd_base_ctrl_s1_translator|wait_latency_counter[0]                                                                                          ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.562      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|fifo_AE                                                                                                                                                                                        ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.567      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                      ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|d_readdata_d1[14]                                                                                                                                                                  ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[1][109]                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tftlcd_cmd_s1_agent_rsp_fifo|mem[0][109]                                                                                                                 ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.566      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_st_data[30]                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_st_data[14]                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.407 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_st_data[13]                                                                                                                                                                   ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.568      ;
; 2.408 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_data_starting                                                                                                                                                           ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.568      ;
; 2.408 ; ED2platform:inst|altera_reset_controller:rst_controller|r_sync_rst ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                              ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.568      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                         ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                         ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                         ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                 ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                          ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                         ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_register_bank_a_module:ED2platform_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                   ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_register_bank_a_module:ED2platform_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_address_reg0                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_re_reg                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                  ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~portb_re_reg                                                                                                                                                        ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                    ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                     ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                           ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_ocimem:the_ED2platform_cpu_cpu_nios2_ocimem|ED2platform_cpu_cpu_ociram_sp_ram_module:ED2platform_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_ocimem:the_ED2platform_cpu_cpu_nios2_ocimem|ED2platform_cpu_cpu_ociram_sp_ram_module:ED2platform_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_ocimem:the_ED2platform_cpu_cpu_nios2_ocimem|ED2platform_cpu_cpu_ociram_sp_ram_module:ED2platform_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_ocimem:the_ED2platform_cpu_cpu_nios2_ocimem|ED2platform_cpu_cpu_ociram_sp_ram_module:ED2platform_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_register_bank_a_module:ED2platform_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_register_bank_b_module:ED2platform_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                   ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_register_bank_b_module:ED2platform_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ;
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                               ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                             ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                             ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                 ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                     ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_data_module:ED2platform_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                         ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                     ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                           ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_register_bank_a_module:ED2platform_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_register_bank_b_module:ED2platform_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                   ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_r:the_ED2platform_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                               ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                    ;
; 9.754 ; 9.984        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                    ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~portb_we_reg                                                             ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[0]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[10]                                                                                                                                                                                                                ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[11]                                                                                                                                                                                                                ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[12]                                                                                                                                                                                                                ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[13]                                                                                                                                                                                                                ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[14]                                                                                                                                                                                                                ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[15]                                                                                                                                                                                                                ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[1]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[2]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[3]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[4]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[5]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[6]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[7]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[8]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|o_buffer_data_out[9]                                                                                                                                                                                                                 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_bht_module:ED2platform_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                    ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                    ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                    ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                    ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_data_module:ED2platform_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                   ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_tag_module:ED2platform_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                               ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_dc_victim_module:ED2platform_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                     ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_ic_tag_module:ED2platform_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_bad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                      ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_ocimem:the_ED2platform_cpu_cpu_nios2_ocimem|ED2platform_cpu_cpu_ociram_sp_ram_module:ED2platform_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_ocimem:the_ED2platform_cpu_cpu_nios2_ocimem|ED2platform_cpu_cpu_ociram_sp_ram_module:ED2platform_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_ocimem:the_ED2platform_cpu_cpu_nios2_ocimem|ED2platform_cpu_cpu_ociram_sp_ram_module:ED2platform_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_nios2_ocimem:the_ED2platform_cpu_cpu_nios2_ocimem|ED2platform_cpu_cpu_ociram_sp_ram_module:ED2platform_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_register_bank_b_module:ED2platform_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                    ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|ED2platform_jtag_uart_scfifo_w:the_ED2platform_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                          ;
+-------+--------------+----------------+-----------------+--------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.300 ; 49.516       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ;
; 49.300 ; 49.516       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                            ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                           ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_jtag_uart:jtag_uart|alt_jtag_atlantic:ED2platform_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                             ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                             ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                             ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ED2platform:inst|ED2platform_cpu:cpu|ED2platform_cpu_cpu:cpu|ED2platform_cpu_cpu_nios2_oci:the_ED2platform_cpu_cpu_nios2_oci|ED2platform_cpu_cpu_debug_slave_wrapper:the_ED2platform_cpu_cpu_debug_slave_wrapper|ED2platform_cpu_cpu_debug_slave_tck:the_ED2platform_cpu_cpu_debug_slave_tck|sr[7]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.116 ; 2.403 ; Rise       ; altera_reserved_tck                                                            ;
; altera_reserved_tms ; altera_reserved_tck ; 3.592 ; 3.932 ; Rise       ; altera_reserved_tck                                                            ;
; KEY[*]              ; CLOCK_50            ; 2.789 ; 3.608 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 2.529 ; 3.319 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.789 ; 3.608 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 2.513 ; 3.296 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 2.511 ; 3.294 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 0.769 ; 1.320 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 0.713 ; 1.264 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 0.709 ; 1.260 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 0.699 ; 1.250 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 0.722 ; 1.273 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 0.689 ; 1.240 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 0.713 ; 1.264 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 0.723 ; 1.274 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 0.708 ; 1.259 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 0.718 ; 1.269 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 0.736 ; 1.287 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 0.737 ; 1.288 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 0.716 ; 1.267 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 0.769 ; 1.320 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 0.743 ; 1.294 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 0.738 ; 1.289 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 0.681 ; 1.232 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 0.696 ; 1.247 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 0.704 ; 1.255 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 0.694 ; 1.245 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 0.691 ; 1.242 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 0.678 ; 1.229 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 0.678 ; 1.229 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 0.652 ; 1.203 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 0.682 ; 1.233 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 0.682 ; 1.233 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 0.662 ; 1.213 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 0.664 ; 1.215 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 0.707 ; 1.258 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.722 ; 5.295 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.378 ; 3.174 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.872 ; 3.715 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.840 ; 3.676 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.759 ; 3.601 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.765 ; 3.596 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.872 ; 3.715 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.741 ; 3.567 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.728 ; 3.549 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.749 ; 3.580 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.523 ; 3.307 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.617 ; 3.405 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.636 ; 3.434 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.484 ; 3.236 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.460 ; 3.201 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.848 ; 3.678 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.734 ; 3.554 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.712 ; 3.549 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.744 ; 3.571 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 3.034 ; 3.914 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 2.752 ; 3.591 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 2.837 ; 3.689 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 2.801 ; 3.628 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 2.796 ; 3.641 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 2.828 ; 3.684 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 2.825 ; 3.677 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 2.855 ; 3.709 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 2.883 ; 3.747 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 2.939 ; 3.822 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 2.789 ; 3.645 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 2.937 ; 3.820 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 3.034 ; 3.909 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 2.966 ; 3.853 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 3.013 ; 3.897 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 2.760 ; 3.611 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 3.023 ; 3.914 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 2.842 ; 3.696 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 2.760 ; 3.599 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 3.245 ; 4.207 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 3.085 ; 4.017 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 2.633 ; 3.455 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 2.559 ; 3.390 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 3.003 ; 3.921 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 2.533 ; 3.360 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 3.015 ; 3.909 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 2.760 ; 3.630 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 2.818 ; 3.678 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 2.799 ; 3.631 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 3.009 ; 3.908 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 2.823 ; 3.684 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 3.007 ; 3.889 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 3.245 ; 4.207 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 2.822 ; 3.674 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 2.740 ; 3.581 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 3.172 ; 4.102 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_msg[*]        ; CLOCK_50            ; 2.972 ; 3.865 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[0]       ; CLOCK_50            ; 2.865 ; 3.736 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[1]       ; CLOCK_50            ; 2.972 ; 3.865 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_pen_intr      ; CLOCK_50            ; 3.167 ; 4.091 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.047 ; -0.340 ; Rise       ; altera_reserved_tck                                                            ;
; altera_reserved_tms ; altera_reserved_tck ; -0.794 ; -1.153 ; Rise       ; altera_reserved_tck                                                            ;
; KEY[*]              ; CLOCK_50            ; -2.077 ; -2.859 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.093 ; -2.882 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.341 ; -3.159 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.079 ; -2.861 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -2.077 ; -2.859 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.393 ; -0.944 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.387 ; -0.938 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.377 ; -0.928 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.401 ; -0.952 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.367 ; -0.918 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.391 ; -0.942 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.401 ; -0.952 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.387 ; -0.938 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.397 ; -0.948 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.414 ; -0.965 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.417 ; -0.968 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.448 ; -0.999 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.423 ; -0.974 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.417 ; -0.968 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; -0.371 ; -0.922 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; -0.375 ; -0.926 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; -0.382 ; -0.933 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; -0.372 ; -0.923 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; -0.409 ; -0.960 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; -0.369 ; -0.920 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; -0.357 ; -0.908 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; -0.357 ; -0.908 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; -0.340 ; -0.891 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; -0.342 ; -0.893 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; -0.385 ; -0.936 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.120 ; -2.912 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -1.958 ; -2.738 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.045 ; -2.781 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.413 ; -3.237 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.329 ; -3.152 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.342 ; -3.162 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.444 ; -3.275 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.317 ; -3.132 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.305 ; -3.115 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.326 ; -3.146 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.107 ; -2.882 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.192 ; -2.965 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.209 ; -2.992 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.069 ; -2.815 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.045 ; -2.781 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.418 ; -3.238 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.311 ; -3.120 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.284 ; -3.103 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.321 ; -3.137 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.317 ; -3.139 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -2.317 ; -3.139 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.398 ; -3.232 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.368 ; -3.186 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -2.358 ; -3.186 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -2.388 ; -3.226 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -2.385 ; -3.220 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -2.415 ; -3.252 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -2.442 ; -3.287 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -2.495 ; -3.359 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -2.351 ; -3.189 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -2.492 ; -3.356 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -2.590 ; -3.453 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -2.519 ; -3.387 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -2.565 ; -3.430 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -2.321 ; -3.155 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -2.574 ; -3.446 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -2.402 ; -3.238 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -2.322 ; -3.145 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; -2.108 ; -2.917 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; -2.629 ; -3.531 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; -2.176 ; -2.976 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; -2.131 ; -2.943 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; -2.556 ; -3.453 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; -2.108 ; -2.917 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; -2.544 ; -3.412 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; -2.324 ; -3.174 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; -2.385 ; -3.226 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; -2.336 ; -3.145 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; -2.565 ; -3.443 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; -2.389 ; -3.230 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; -2.536 ; -3.392 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; -2.789 ; -3.727 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; -2.388 ; -3.221 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; -2.308 ; -3.131 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; -2.715 ; -3.619 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_msg[*]        ; CLOCK_50            ; -2.427 ; -3.277 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[0]       ; CLOCK_50            ; -2.427 ; -3.277 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[1]       ; CLOCK_50            ; -2.529 ; -3.401 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_pen_intr      ; CLOCK_50            ; -2.580 ; -3.459 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.626  ; 8.163  ; Fall       ; altera_reserved_tck                                                            ;
; HEX0[*]             ; CLOCK_50            ; 5.466  ; 5.449  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 3.922  ; 3.674  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 4.191  ; 3.925  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 3.861  ; 3.572  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 2.974  ; 2.833  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 3.599  ; 3.413  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 5.466  ; 5.449  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 4.589  ; 4.284  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 4.225  ; 4.329  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 3.938  ; 3.771  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 2.794  ; 2.722  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 2.807  ; 2.724  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 3.448  ; 3.362  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 3.954  ; 3.812  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 4.225  ; 4.329  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 4.153  ; 4.287  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 4.239  ; 4.038  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 4.197  ; 4.038  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 3.138  ; 3.029  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 4.239  ; 4.010  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 3.570  ; 3.378  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 3.328  ; 3.198  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 3.043  ; 2.918  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 3.190  ; 3.074  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 5.737  ; 5.681  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 3.509  ; 3.413  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 2.732  ; 2.638  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 5.737  ; 5.681  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 3.258  ; 3.117  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 4.437  ; 4.224  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 3.274  ; 3.122  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 4.376  ; 4.131  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 4.188  ; 3.986  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 4.188  ; 3.986  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 2.885  ; 2.768  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 3.630  ; 3.481  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 3.414  ; 3.283  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 3.237  ; 3.085  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 3.835  ; 3.657  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 3.591  ; 3.436  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 4.350  ; 4.497  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 3.135  ; 3.027  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 4.350  ; 4.497  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 2.747  ; 2.651  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 2.927  ; 2.839  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 2.748  ; 2.673  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 3.329  ; 3.169  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 3.388  ; 3.241  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 4.654  ; 4.760  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 4.578  ; 4.272  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 3.428  ; 3.287  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 2.687  ; 2.605  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 3.426  ; 3.292  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 3.325  ; 3.193  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 4.654  ; 4.760  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 3.568  ; 3.419  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 3.571  ; 3.375  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 3.095  ; 2.946  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 3.270  ; 3.147  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 3.377  ; 3.237  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 3.154  ; 3.036  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 3.277  ; 3.157  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 3.286  ; 3.167  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 3.571  ; 3.375  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 4.123  ; 4.463  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.081  ; 3.295  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.558  ; 3.834  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 4.123  ; 4.463  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.953  ; 4.243  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.829  ; 4.105  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.618  ; 3.859  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.460  ; 3.689  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.496  ; 3.724  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.712  ; 3.966  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 4.508  ; 4.852  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 3.773  ; 4.039  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 3.503  ; 3.786  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.524  ; 3.828  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 4.446  ; 4.765  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 3.126  ; 3.319  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 3.369  ; 3.592  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.518  ; 3.755  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.633  ; 3.892  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.713  ; 3.984  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 4.508  ; 4.852  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.997  ; 4.296  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.763  ; 4.038  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 2.470  ; 2.605  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.435  ; 3.666  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.875  ; 4.226  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.415  ; 4.709  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.779  ; 4.043  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.461  ; 3.688  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.697  ; 1.625  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.610  ; 1.559  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.707  ; 1.635  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.641  ; 1.590  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.666  ; 1.615  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.682  ; 1.631  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.740  ; 1.668  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]         ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]        ; CLOCK_50            ; 1.620  ; 1.569  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]        ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.714  ; 1.642  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 1.773  ; 1.701  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.810  ; 1.738  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.731  ; 1.659  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.787  ; 1.715  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.793  ; 1.721  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.803  ; 1.731  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.757  ; 1.685  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.767  ; 1.695  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.810  ; 1.738  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.796  ; 1.724  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.681  ; 1.630  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.787  ; 1.715  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 1.745  ; 1.673  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 1.733  ; 1.661  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 1.769  ; 1.697  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 1.752  ; 1.680  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 1.785  ; 1.713  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 1.785  ; 1.713  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 1.799  ; 1.727  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQM[*]        ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[0]       ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[1]       ; CLOCK_50            ; 1.724  ; 1.652  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[2]       ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[3]       ; CLOCK_50            ; 1.662  ; 1.611  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.733  ; 1.661  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.710  ; 1.638  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.443  ; 3.535  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.667  ; 2.596  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.614  ; 2.552  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.739  ; 5.785  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.756  ; 3.994  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.010  ; 4.274  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.972  ; 4.191  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.517  ; 3.714  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.421  ; 3.624  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.582  ; 4.867  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.092  ; 4.350  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.235  ; 3.420  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 4.094  ; 4.372  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.487  ; 4.426  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.928  ; 4.145  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.850  ; 4.041  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.739  ; 5.785  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.050  ; 3.155  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.753  ; 3.977  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.738  ; 4.667  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.894  ; 2.998  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.244  ; 3.420  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.838  ; 2.980  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.449  ; 5.474  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.653  ; 3.876  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.255  ; 4.535  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.395  ; 3.595  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.889  ; 4.109  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.255  ; 4.535  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.803  ; 2.908  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.851  ; 4.060  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.654  ; 3.873  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.777  ; 4.006  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.793  ; 3.992  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.522  ; 3.677  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.795  ; 4.026  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.349  ; 3.516  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.152  ; 3.272  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 4.123  ; 4.342  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.056  ; 3.194  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.263  ; 3.428  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.801  ; 2.897  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.054  ; 3.189  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.803  ; 2.927  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.760  ; 3.942  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.648  ; 3.858  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_base_ctrl[*]    ; CLOCK_50            ; 4.253  ; 4.517  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[0]   ; CLOCK_50            ; 4.253  ; 4.517  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[1]   ; CLOCK_50            ; 3.018  ; 3.168  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[2]   ; CLOCK_50            ; 4.178  ; 4.406  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_cmd[*]          ; CLOCK_50            ; 4.149  ; 4.366  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[0]         ; CLOCK_50            ; 3.953  ; 4.192  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[1]         ; CLOCK_50            ; 3.030  ; 3.140  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[2]         ; CLOCK_50            ; 4.149  ; 4.366  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 3.641  ; 3.827  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 3.641  ; 3.827  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 2.790  ; 2.889  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 2.861  ; 2.960  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 2.964  ; 3.077  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 2.390  ; 2.444  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 2.869  ; 2.988  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 2.456  ; 2.519  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 3.529  ; 3.675  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 3.038  ; 3.198  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 3.075  ; 3.217  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 3.036  ; 3.141  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 2.739  ; 2.845  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 2.848  ; 2.975  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 2.609  ; 2.692  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 2.873  ; 2.999  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 3.000  ; 3.116  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_ctrl[*]       ; CLOCK_50            ; 4.565  ; 4.895  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[0]      ; CLOCK_50            ; 4.565  ; 4.895  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[1]      ; CLOCK_50            ; 3.378  ; 3.551  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[2]      ; CLOCK_50            ; 3.004  ; 3.161  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -2.647 ;        ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -2.700 ; Fall       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.395  ; 6.927  ; Fall       ; altera_reserved_tck                                                            ;
; HEX0[*]             ; CLOCK_50            ; 2.621  ; 2.487  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 3.532  ; 3.293  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 3.827  ; 3.569  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 3.472  ; 3.194  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 2.621  ; 2.487  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 3.220  ; 3.044  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 5.064  ; 5.059  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 4.171  ; 3.880  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 2.450  ; 2.383  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 3.546  ; 3.387  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 2.450  ; 2.383  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 2.462  ; 2.384  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 3.078  ; 2.998  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 3.564  ; 3.430  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 3.872  ; 3.982  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 3.804  ; 3.943  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 2.690  ; 2.572  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 3.798  ; 3.648  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 2.781  ; 2.679  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 3.838  ; 3.621  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 3.196  ; 3.013  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 2.963  ; 2.841  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 2.690  ; 2.572  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 2.832  ; 2.723  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 2.388  ; 2.299  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 3.136  ; 3.047  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 2.388  ; 2.299  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 5.323  ; 5.281  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 2.891  ; 2.758  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 4.024  ; 3.822  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 2.909  ; 2.765  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 3.965  ; 3.732  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 3.784  ; 3.592  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 3.252  ; 3.110  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 3.044  ; 2.920  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 2.872  ; 2.729  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 3.446  ; 3.277  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 3.211  ; 3.064  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 2.401  ; 2.311  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 2.773  ; 2.672  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 3.991  ; 4.144  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 2.401  ; 2.311  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 2.576  ; 2.494  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 2.403  ; 2.334  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 2.960  ; 2.809  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 3.018  ; 2.880  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 2.343  ; 2.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 4.159  ; 3.867  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 3.056  ; 2.923  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 2.343  ; 2.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 3.053  ; 2.926  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 2.956  ; 2.831  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 4.284  ; 4.397  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 3.189  ; 3.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 2.736  ; 2.595  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 2.736  ; 2.595  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 2.904  ; 2.788  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 3.009  ; 2.876  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 2.795  ; 2.684  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 2.912  ; 2.799  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 2.920  ; 2.808  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 3.192  ; 3.007  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.723  ; 2.928  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 2.723  ; 2.928  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.180  ; 3.445  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.724  ; 4.051  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.562  ; 3.840  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.441  ; 3.706  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.240  ; 3.471  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.088  ; 3.308  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.123  ; 3.342  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.328  ; 3.572  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 2.136  ; 2.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 3.388  ; 3.643  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 3.126  ; 3.399  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.147  ; 3.439  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 4.032  ; 4.339  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 2.764  ; 2.949  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 2.999  ; 3.212  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.143  ; 3.370  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.253  ; 3.501  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.328  ; 3.588  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 4.129  ; 4.463  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.601  ; 3.888  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.376  ; 3.641  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 2.136  ; 2.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.060  ; 3.282  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.485  ; 3.822  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.040  ; 4.324  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.391  ; 3.645  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.087  ; 3.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.355  ; 1.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.442  ; 1.371  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.355  ; 1.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.526  ; 1.455  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.452  ; 1.381  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.425  ; 1.375  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]         ; CLOCK_50            ; 1.365  ; 1.315  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]        ; CLOCK_50            ; 1.365  ; 1.315  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]        ; CLOCK_50            ; 1.496  ; 1.425  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.459  ; 1.388  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.476  ; 1.405  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.530  ; 1.459  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.536  ; 1.465  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.546  ; 1.475  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.501  ; 1.430  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.553  ; 1.482  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.472  ; 1.401  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 1.488  ; 1.417  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 1.495  ; 1.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQM[*]        ; CLOCK_50            ; 1.406  ; 1.356  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[0]       ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[1]       ; CLOCK_50            ; 1.469  ; 1.398  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[2]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[3]       ; CLOCK_50            ; 1.406  ; 1.356  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.455  ; 1.384  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.931  ; 3.096  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.325  ; 2.258  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.274  ; 2.217  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.491  ; 2.624  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.373  ; 3.599  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.615  ; 3.867  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.581  ; 3.789  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.143  ; 3.329  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.055  ; 3.247  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.165  ; 4.438  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.699  ; 3.944  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.877  ; 3.052  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.698  ; 3.963  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.135  ; 4.065  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.543  ; 3.749  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.468  ; 3.648  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.338  ; 5.372  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.701  ; 2.798  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.374  ; 3.586  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.376  ; 4.296  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.546  ; 2.644  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.881  ; 3.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.491  ; 2.624  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.059  ; 5.072  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.275  ; 3.487  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.458  ; 2.548  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.029  ; 3.218  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.502  ; 3.711  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.854  ; 4.121  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.460  ; 2.559  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.465  ; 3.663  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.277  ; 3.484  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.395  ; 3.612  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.409  ; 3.598  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.155  ; 3.300  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.415  ; 3.634  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.987  ; 3.145  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.799  ; 2.912  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.730  ; 3.938  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.702  ; 2.833  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.901  ; 3.057  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.458  ; 2.548  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.700  ; 2.827  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.459  ; 2.575  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.381  ; 3.554  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.270  ; 3.469  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_base_ctrl[*]    ; CLOCK_50            ; 2.664  ; 2.806  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[0]   ; CLOCK_50            ; 3.849  ; 4.101  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[1]   ; CLOCK_50            ; 2.664  ; 2.806  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[2]   ; CLOCK_50            ; 3.781  ; 3.997  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_cmd[*]          ; CLOCK_50            ; 2.674  ; 2.778  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[0]         ; CLOCK_50            ; 3.560  ; 3.788  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[1]         ; CLOCK_50            ; 2.674  ; 2.778  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[2]         ; CLOCK_50            ; 3.750  ; 3.956  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 2.061  ; 2.110  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 3.262  ; 3.438  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 2.444  ; 2.536  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 2.513  ; 2.606  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 2.611  ; 2.718  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 2.061  ; 2.110  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 2.520  ; 2.632  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 2.125  ; 2.182  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 3.156  ; 3.295  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 2.684  ; 2.835  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 2.722  ; 2.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 2.682  ; 2.781  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 2.396  ; 2.496  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 2.501  ; 2.620  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 2.272  ; 2.349  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 2.526  ; 2.645  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 2.649  ; 2.758  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_ctrl[*]       ; CLOCK_50            ; 2.653  ; 2.802  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[0]      ; CLOCK_50            ; 4.149  ; 4.463  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[1]      ; CLOCK_50            ; 3.009  ; 3.173  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[2]      ; CLOCK_50            ; 2.653  ; 2.802  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -2.887 ;        ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -2.941 ; Fall       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                      ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.594 ; 1.529 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.674 ; 1.581 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.700 ; 1.607 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.710 ; 1.617 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.710 ; 1.617 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.706 ; 1.613 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.706 ; 1.613 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.660 ; 1.567 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.679 ; 1.586 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.594 ; 1.529 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 1.698 ; 1.605 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 1.686 ; 1.593 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 1.702 ; 1.609 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 1.695 ; 1.602 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 1.695 ; 1.602 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 1.658 ; 1.565 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 1.698 ; 1.605 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 1.715 ; 1.622 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 1.712 ; 1.619 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 3.137 ; 3.063 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 3.071 ; 2.997 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 2.530 ; 2.437 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.530 ; 3.456 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.213 ; 3.139 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.493 ; 3.419 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.493 ; 3.419 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.535 ; 3.461 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.504 ; 3.430 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.504 ; 3.430 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 2.831 ; 2.757 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 2.530 ; 2.437 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 2.688 ; 2.595 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 2.718 ; 2.625 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 2.866 ; 2.773 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.259 ; 3.166 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.407 ; 3.333 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.535 ; 3.461 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.407 ; 3.333 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 2.502 ; 2.428 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 3.987 ; 3.913 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 2.892 ; 2.818 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 2.783 ; 2.709 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 3.236 ; 3.162 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 2.658 ; 2.584 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 3.429 ; 3.355 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 2.502 ; 2.428 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 3.500 ; 3.426 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 3.141 ; 3.067 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 3.102 ; 3.028 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 3.088 ; 3.014 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 3.144 ; 3.070 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 3.231 ; 3.157 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 3.409 ; 3.335 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 3.229 ; 3.155 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 2.863 ; 2.789 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.340 ; 1.275 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.420 ; 1.327 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.444 ; 1.351 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.454 ; 1.361 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.454 ; 1.361 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.450 ; 1.357 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.450 ; 1.357 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.406 ; 1.313 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.424 ; 1.331 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.340 ; 1.275 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 1.442 ; 1.349 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 1.431 ; 1.338 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 1.439 ; 1.346 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 1.439 ; 1.346 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 1.442 ; 1.349 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 1.459 ; 1.366 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 1.456 ; 1.363 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.714 ; 2.640 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 2.555 ; 2.481 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 2.206 ; 2.113 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.156 ; 3.082 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 2.852 ; 2.778 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.120 ; 3.046 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.120 ; 3.046 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.161 ; 3.087 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.131 ; 3.057 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.131 ; 3.057 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 2.485 ; 2.411 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 2.206 ; 2.113 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 2.358 ; 2.265 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 2.386 ; 2.293 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 2.528 ; 2.435 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 2.906 ; 2.813 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.039 ; 2.965 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.161 ; 3.087 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.039 ; 2.965 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 2.169 ; 2.095 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 3.595 ; 3.521 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 2.542 ; 2.468 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 2.438 ; 2.364 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 2.873 ; 2.799 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 2.318 ; 2.244 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 3.059 ; 2.985 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 2.169 ; 2.095 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 3.126 ; 3.052 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 2.783 ; 2.709 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 2.745 ; 2.671 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 2.731 ; 2.657 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 2.785 ; 2.711 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 2.868 ; 2.794 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 3.040 ; 2.966 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 2.867 ; 2.793 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 2.515 ; 2.441 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                             ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.561     ; 1.626     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.613     ; 1.706     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.639     ; 1.732     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.649     ; 1.742     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.649     ; 1.742     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.645     ; 1.738     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.645     ; 1.738     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.599     ; 1.692     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.618     ; 1.711     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.561     ; 1.626     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 1.637     ; 1.730     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 1.625     ; 1.718     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 1.641     ; 1.734     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 1.634     ; 1.727     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 1.634     ; 1.727     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 1.597     ; 1.690     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 1.637     ; 1.730     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 1.654     ; 1.747     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 1.651     ; 1.744     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 3.253     ; 3.327     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 3.167     ; 3.241     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 2.570     ; 2.663     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.714     ; 3.788     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.370     ; 3.444     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.692     ; 3.766     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.692     ; 3.766     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.718     ; 3.792     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.705     ; 3.779     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.705     ; 3.779     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 2.918     ; 2.992     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 2.570     ; 2.663     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 2.749     ; 2.842     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 2.786     ; 2.879     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 2.950     ; 3.043     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.401     ; 3.494     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.577     ; 3.651     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.718     ; 3.792     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.577     ; 3.651     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 2.545     ; 2.619     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 4.213     ; 4.287     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 2.970     ; 3.044     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 2.842     ; 2.916     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 3.406     ; 3.480     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 2.722     ; 2.796     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 3.622     ; 3.696     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 2.545     ; 2.619     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 3.671     ; 3.745     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 3.254     ; 3.328     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 3.191     ; 3.265     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 3.201     ; 3.275     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 3.284     ; 3.358     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 3.341     ; 3.415     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 3.566     ; 3.640     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 3.326     ; 3.400     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 2.945     ; 3.019     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                     ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.306     ; 1.371     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.358     ; 1.451     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.382     ; 1.475     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.392     ; 1.485     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.392     ; 1.485     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.388     ; 1.481     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.388     ; 1.481     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.344     ; 1.437     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.362     ; 1.455     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.306     ; 1.371     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16] ; CLOCK_50   ; 1.380     ; 1.473     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17] ; CLOCK_50   ; 1.369     ; 1.462     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18] ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19] ; CLOCK_50   ; 1.377     ; 1.470     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20] ; CLOCK_50   ; 1.377     ; 1.470     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21] ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22] ; CLOCK_50   ; 1.380     ; 1.473     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23] ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24] ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29] ; CLOCK_50   ; 1.397     ; 1.490     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31] ; CLOCK_50   ; 1.394     ; 1.487     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 2.813     ; 2.887     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 2.631     ; 2.705     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 2.241     ; 2.334     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 3.330     ; 3.404     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 3.000     ; 3.074     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 3.309     ; 3.383     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 3.309     ; 3.383     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 3.334     ; 3.408     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 3.321     ; 3.395     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 3.321     ; 3.395     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 2.565     ; 2.639     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 2.241     ; 2.334     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 2.412     ; 2.505     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 2.449     ; 2.542     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 2.605     ; 2.698     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 3.038     ; 3.131     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 3.199     ; 3.273     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 3.334     ; 3.408     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 3.199     ; 3.273     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]   ; CLOCK_50   ; 2.207     ; 2.281     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; CLOCK_50   ; 3.808     ; 3.882     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; CLOCK_50   ; 2.614     ; 2.688     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; CLOCK_50   ; 2.491     ; 2.565     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; CLOCK_50   ; 3.033     ; 3.107     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; CLOCK_50   ; 2.376     ; 2.450     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; CLOCK_50   ; 3.240     ; 3.314     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; CLOCK_50   ; 2.207     ; 2.281     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; CLOCK_50   ; 3.288     ; 3.362     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; CLOCK_50   ; 2.887     ; 2.961     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; CLOCK_50   ; 2.827     ; 2.901     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; CLOCK_50   ; 2.837     ; 2.911     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; CLOCK_50   ; 2.916     ; 2.990     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; CLOCK_50   ; 2.972     ; 3.046     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; CLOCK_50   ; 3.187     ; 3.261     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; CLOCK_50   ; 2.956     ; 3.030     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; CLOCK_50   ; 2.591     ; 2.665     ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.136 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                         ;
+---------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                ; 6.290  ; 0.103 ; 14.016   ; 0.654   ; 9.400               ;
;  CLOCK_50                                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  altera_reserved_tck                                                            ; 47.064 ; 0.181 ; 48.000   ; 0.654   ; 49.300              ;
;  inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 6.290  ; 0.103 ; 14.016   ; 2.403   ; 9.618               ;
; Design-wide TNS                                                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                             ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.734 ; 4.812 ; Rise       ; altera_reserved_tck                                                            ;
; altera_reserved_tms ; altera_reserved_tck ; 8.495 ; 8.751 ; Rise       ; altera_reserved_tck                                                            ;
; KEY[*]              ; CLOCK_50            ; 5.390 ; 5.864 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 4.851 ; 5.317 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 5.390 ; 5.864 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 4.827 ; 5.283 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 4.807 ; 5.263 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.367 ; 1.546 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.354 ; 1.533 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.378 ; 1.557 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.367 ; 1.546 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.362 ; 1.541 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.372 ; 1.551 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.390 ; 1.569 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.390 ; 1.569 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.370 ; 1.549 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.397 ; 1.576 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 1.339 ; 1.518 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 1.350 ; 1.529 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 1.354 ; 1.533 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 1.362 ; 1.541 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 1.352 ; 1.531 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 1.349 ; 1.528 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 1.336 ; 1.515 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 1.332 ; 1.511 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 1.305 ; 1.484 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 1.314 ; 1.493 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 1.318 ; 1.497 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 8.999 ; 9.558 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.508 ; 4.978 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.460 ; 5.947 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.364 ; 5.873 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.226 ; 5.721 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.180 ; 5.710 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.429 ; 5.936 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.157 ; 5.678 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.132 ; 5.648 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.163 ; 5.689 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 4.748 ; 5.225 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.926 ; 5.347 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 4.986 ; 5.402 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.714 ; 5.122 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.653 ; 5.070 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.460 ; 5.947 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.138 ; 5.652 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.125 ; 5.606 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.148 ; 5.673 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 5.852 ; 6.400 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 5.263 ; 5.761 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 5.390 ; 5.905 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 5.387 ; 5.881 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 5.324 ; 5.828 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 5.425 ; 5.948 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 5.384 ; 5.894 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 5.418 ; 5.931 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 5.499 ; 6.044 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 5.645 ; 6.174 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; 5.380 ; 5.898 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; 5.663 ; 6.185 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; 5.852 ; 6.400 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; 5.715 ; 6.249 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; 5.801 ; 6.324 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; 5.303 ; 5.810 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; 5.839 ; 6.366 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; 5.452 ; 5.981 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; 5.294 ; 5.789 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 6.200 ; 6.866 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 5.921 ; 6.552 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 5.047 ; 5.556 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 4.876 ; 5.385 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 5.727 ; 6.322 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 4.854 ; 5.340 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 5.796 ; 6.370 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 5.276 ; 5.809 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 5.307 ; 5.835 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 5.364 ; 5.852 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 5.671 ; 6.256 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 5.371 ; 5.902 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 5.810 ; 6.318 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 6.200 ; 6.866 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 5.409 ; 5.881 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 5.208 ; 5.702 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 6.047 ; 6.655 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_msg[*]        ; CLOCK_50            ; 5.646 ; 6.210 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[0]       ; CLOCK_50            ; 5.443 ; 6.001 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[1]       ; CLOCK_50            ; 5.646 ; 6.210 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_pen_intr      ; CLOCK_50            ; 6.108 ; 6.702 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.047 ; -0.340 ; Rise       ; altera_reserved_tck                                                            ;
; altera_reserved_tms ; altera_reserved_tck ; -0.794 ; -1.153 ; Rise       ; altera_reserved_tck                                                            ;
; KEY[*]              ; CLOCK_50            ; -2.077 ; -2.859 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.093 ; -2.882 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -2.341 ; -3.159 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -2.079 ; -2.861 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -2.077 ; -2.859 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.393 ; -0.790 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.387 ; -0.786 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.377 ; -0.774 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.401 ; -0.799 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.367 ; -0.764 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.391 ; -0.788 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.401 ; -0.798 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.387 ; -0.783 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.397 ; -0.793 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.414 ; -0.811 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.417 ; -0.814 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.394 ; -0.791 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.448 ; -0.849 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.423 ; -0.820 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.417 ; -0.813 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; -0.359 ; -0.760 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; -0.371 ; -0.773 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; -0.375 ; -0.777 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; -0.382 ; -0.784 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; -0.372 ; -0.774 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; -0.409 ; -0.815 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; -0.369 ; -0.770 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; -0.357 ; -0.757 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; -0.357 ; -0.753 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; -0.340 ; -0.736 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; -0.342 ; -0.738 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; -0.385 ; -0.783 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.120 ; -2.912 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -1.958 ; -2.738 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.045 ; -2.781 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.413 ; -3.237 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.329 ; -3.152 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.342 ; -3.162 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.444 ; -3.275 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.317 ; -3.132 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.305 ; -3.115 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.326 ; -3.146 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.107 ; -2.882 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.192 ; -2.965 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.209 ; -2.992 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.069 ; -2.815 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.045 ; -2.781 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.418 ; -3.238 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.311 ; -3.120 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.284 ; -3.103 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.321 ; -3.137 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.317 ; -3.139 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -2.317 ; -3.139 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.398 ; -3.232 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.368 ; -3.186 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -2.358 ; -3.186 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -2.388 ; -3.226 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -2.385 ; -3.220 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -2.415 ; -3.252 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -2.442 ; -3.287 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -2.495 ; -3.359 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[9]              ; CLOCK_50            ; -2.351 ; -3.189 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[10]             ; CLOCK_50            ; -2.492 ; -3.356 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[11]             ; CLOCK_50            ; -2.590 ; -3.453 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[12]             ; CLOCK_50            ; -2.519 ; -3.387 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[13]             ; CLOCK_50            ; -2.565 ; -3.430 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[14]             ; CLOCK_50            ; -2.321 ; -3.155 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[15]             ; CLOCK_50            ; -2.574 ; -3.446 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[16]             ; CLOCK_50            ; -2.402 ; -3.238 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SW[17]             ; CLOCK_50            ; -2.322 ; -3.145 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; -2.108 ; -2.917 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; -2.629 ; -3.531 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; -2.176 ; -2.976 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; -2.131 ; -2.943 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; -2.556 ; -3.453 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; -2.108 ; -2.917 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; -2.544 ; -3.412 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; -2.324 ; -3.174 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; -2.385 ; -3.226 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; -2.336 ; -3.145 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; -2.565 ; -3.443 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; -2.389 ; -3.230 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; -2.536 ; -3.392 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; -2.789 ; -3.727 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; -2.388 ; -3.221 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; -2.308 ; -3.131 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; -2.715 ; -3.619 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_msg[*]        ; CLOCK_50            ; -2.427 ; -3.277 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[0]       ; CLOCK_50            ; -2.427 ; -3.277 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_msg[1]       ; CLOCK_50            ; -2.529 ; -3.401 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_pen_intr      ; CLOCK_50            ; -2.580 ; -3.459 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.391 ; 14.901 ; Fall       ; altera_reserved_tck                                                            ;
; HEX0[*]             ; CLOCK_50            ; 9.384  ; 9.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 7.202  ; 7.281  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 7.506  ; 7.371  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 7.190  ; 7.107  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 5.501  ; 5.519  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 6.565  ; 6.676  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 9.384  ; 9.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 8.327  ; 8.391  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 7.314  ; 7.641  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 7.250  ; 7.556  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 5.223  ; 5.289  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 5.255  ; 5.302  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 6.426  ; 6.711  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 7.314  ; 7.641  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 7.214  ; 7.598  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 7.131  ; 7.602  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 7.798  ; 8.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 7.713  ; 8.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 5.810  ; 5.884  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 7.798  ; 7.924  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 6.582  ; 6.534  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 6.143  ; 6.216  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 5.640  ; 5.607  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 5.906  ; 5.970  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 9.925  ; 10.242 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 6.526  ; 6.814  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 5.079  ; 5.148  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 9.925  ; 10.242 ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 6.049  ; 6.113  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 8.071  ; 8.408  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 6.014  ; 6.023  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 7.945  ; 8.167  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 7.635  ; 7.907  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 7.635  ; 7.907  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 5.368  ; 5.360  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 6.575  ; 6.749  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 6.179  ; 6.299  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 5.960  ; 5.987  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 6.970  ; 7.153  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 6.543  ; 6.698  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 7.464  ; 7.953  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 5.805  ; 5.956  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 7.464  ; 7.953  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 5.094  ; 5.091  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 5.380  ; 5.509  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 5.088  ; 5.171  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 6.174  ; 6.203  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 6.133  ; 6.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 8.324  ; 8.365  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 8.324  ; 8.343  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 6.263  ; 6.419  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 4.991  ; 5.037  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 6.314  ; 6.502  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 6.072  ; 6.194  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 7.923  ; 8.365  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 6.513  ; 6.686  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 6.580  ; 6.589  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 5.728  ; 5.704  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 5.988  ; 6.131  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 6.132  ; 6.250  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 5.757  ; 5.864  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 5.977  ; 6.120  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 5.989  ; 6.141  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 6.580  ; 6.589  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 8.155  ; 8.151  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.235  ; 6.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.156  ; 7.181  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 8.155  ; 8.151  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.882  ; 7.767  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 7.629  ; 7.538  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 7.178  ; 7.086  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.885  ; 6.807  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 6.913  ; 6.837  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 7.405  ; 7.304  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 8.956  ; 8.768  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 7.496  ; 7.408  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 7.024  ; 7.097  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 6.990  ; 7.120  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 8.956  ; 8.768  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 6.337  ; 6.258  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 6.787  ; 6.696  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 6.994  ; 6.925  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 7.256  ; 7.177  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 7.396  ; 7.334  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 8.487  ; 8.639  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 8.012  ; 7.904  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 7.535  ; 7.439  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 4.888  ; 4.940  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 6.871  ; 6.791  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 7.686  ; 7.817  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 8.302  ; 8.343  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 7.555  ; 7.454  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 6.895  ; 6.824  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 3.200  ; 3.102  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 3.048  ; 2.956  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 3.210  ; 3.112  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 3.223  ; 3.125  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 3.119  ; 3.027  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 3.224  ; 3.126  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]         ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]        ; CLOCK_50            ; 3.058  ; 2.966  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]        ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 3.275  ; 3.177  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 3.233  ; 3.135  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 3.279  ; 3.181  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 3.283  ; 3.185  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 3.305  ; 3.207  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 3.270  ; 3.172  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 3.312  ; 3.214  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 3.230  ; 3.132  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 3.292  ; 3.194  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 3.118  ; 3.026  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 3.290  ; 3.192  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 3.242  ; 3.144  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 3.259  ; 3.161  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 3.249  ; 3.151  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 3.252  ; 3.154  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 3.225  ; 3.127  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 3.230  ; 3.132  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 3.301  ; 3.203  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQM[*]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[0]       ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[1]       ; CLOCK_50            ; 3.227  ; 3.129  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[2]       ; CLOCK_50            ; 3.251  ; 3.153  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[3]       ; CLOCK_50            ; 3.094  ; 3.002  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 3.233  ; 3.135  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 3.213  ; 3.115  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.759  ; 6.598  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.000  ; 5.127  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.860  ; 4.955  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.482 ; 9.966  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 7.373  ; 7.319  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.963  ; 7.869  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 7.772  ; 7.585  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.857  ; 6.773  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 6.626  ; 6.677  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 9.043  ; 8.812  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.049  ; 7.920  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 6.271  ; 6.330  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 8.053  ; 7.965  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.999  ; 7.607  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.744  ; 7.587  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 7.615  ; 7.412  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 10.482 ; 9.966  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 5.971  ; 5.865  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.266  ; 7.270  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 8.353  ; 8.001  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 5.592  ; 5.524  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 6.294  ; 6.273  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.494  ; 5.542  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.956  ; 9.519  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 7.160  ; 7.094  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.232  ; 8.121  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.552  ; 6.578  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 7.620  ; 7.504  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.232  ; 8.121  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.468  ; 5.407  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.589  ; 7.420  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 7.208  ; 7.150  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.471  ; 7.383  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.419  ; 7.242  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.974  ; 6.773  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 7.454  ; 7.410  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 6.537  ; 6.506  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.233  ; 6.083  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 8.175  ; 7.959  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.001  ; 5.910  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.452  ; 6.387  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.461  ; 5.407  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 6.060  ; 5.958  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 5.401  ; 5.412  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.489  ; 7.288  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 7.155  ; 7.033  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_base_ctrl[*]    ; CLOCK_50            ; 8.416  ; 8.215  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[0]   ; CLOCK_50            ; 8.416  ; 8.215  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[1]   ; CLOCK_50            ; 5.797  ; 5.808  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[2]   ; CLOCK_50            ; 8.157  ; 7.955  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_cmd[*]          ; CLOCK_50            ; 8.232  ; 7.941  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[0]         ; CLOCK_50            ; 7.873  ; 7.654  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[1]         ; CLOCK_50            ; 5.888  ; 5.766  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[2]         ; CLOCK_50            ; 8.232  ; 7.941  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 7.196  ; 7.012  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 7.196  ; 7.012  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 5.482  ; 5.357  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 5.557  ; 5.444  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 5.784  ; 5.701  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 4.633  ; 4.573  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 5.587  ; 5.531  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 4.729  ; 4.679  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 6.920  ; 6.696  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 5.941  ; 5.932  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 5.956  ; 5.921  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 5.968  ; 5.799  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 5.331  ; 5.302  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 5.574  ; 5.535  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 5.033  ; 5.007  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 5.619  ; 5.564  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 5.835  ; 5.742  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_ctrl[*]       ; CLOCK_50            ; 8.879  ; 8.688  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[0]      ; CLOCK_50            ; 8.879  ; 8.688  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[1]      ; CLOCK_50            ; 6.554  ; 6.525  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[2]      ; CLOCK_50            ; 5.679  ; 5.750  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -2.277 ;        ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -2.352 ; Fall       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.395  ; 6.927  ; Fall       ; altera_reserved_tck                                                            ;
; HEX0[*]             ; CLOCK_50            ; 2.621  ; 2.487  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[0]            ; CLOCK_50            ; 3.532  ; 3.293  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[1]            ; CLOCK_50            ; 3.827  ; 3.569  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[2]            ; CLOCK_50            ; 3.472  ; 3.194  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[3]            ; CLOCK_50            ; 2.621  ; 2.487  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[4]            ; CLOCK_50            ; 3.220  ; 3.044  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[5]            ; CLOCK_50            ; 5.064  ; 5.059  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX0[6]            ; CLOCK_50            ; 4.171  ; 3.880  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX1[*]             ; CLOCK_50            ; 2.450  ; 2.383  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[0]            ; CLOCK_50            ; 3.546  ; 3.387  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[1]            ; CLOCK_50            ; 2.450  ; 2.383  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[2]            ; CLOCK_50            ; 2.462  ; 2.384  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[3]            ; CLOCK_50            ; 3.078  ; 2.998  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[4]            ; CLOCK_50            ; 3.564  ; 3.430  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[5]            ; CLOCK_50            ; 3.872  ; 3.982  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX1[6]            ; CLOCK_50            ; 3.804  ; 3.943  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX2[*]             ; CLOCK_50            ; 2.690  ; 2.572  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[0]            ; CLOCK_50            ; 3.798  ; 3.648  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[1]            ; CLOCK_50            ; 2.781  ; 2.679  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[2]            ; CLOCK_50            ; 3.838  ; 3.621  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[3]            ; CLOCK_50            ; 3.196  ; 3.013  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[4]            ; CLOCK_50            ; 2.963  ; 2.841  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[5]            ; CLOCK_50            ; 2.690  ; 2.572  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX2[6]            ; CLOCK_50            ; 2.832  ; 2.723  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX3[*]             ; CLOCK_50            ; 2.388  ; 2.299  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[0]            ; CLOCK_50            ; 3.136  ; 3.047  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[1]            ; CLOCK_50            ; 2.388  ; 2.299  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[2]            ; CLOCK_50            ; 5.323  ; 5.281  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[3]            ; CLOCK_50            ; 2.891  ; 2.758  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[4]            ; CLOCK_50            ; 4.024  ; 3.822  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[5]            ; CLOCK_50            ; 2.909  ; 2.765  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX3[6]            ; CLOCK_50            ; 3.965  ; 3.732  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX4[*]             ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[0]            ; CLOCK_50            ; 3.784  ; 3.592  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[1]            ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[2]            ; CLOCK_50            ; 3.252  ; 3.110  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[3]            ; CLOCK_50            ; 3.044  ; 2.920  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[4]            ; CLOCK_50            ; 2.872  ; 2.729  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[5]            ; CLOCK_50            ; 3.446  ; 3.277  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX4[6]            ; CLOCK_50            ; 3.211  ; 3.064  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX5[*]             ; CLOCK_50            ; 2.401  ; 2.311  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[0]            ; CLOCK_50            ; 2.773  ; 2.672  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[1]            ; CLOCK_50            ; 3.991  ; 4.144  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[2]            ; CLOCK_50            ; 2.401  ; 2.311  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[3]            ; CLOCK_50            ; 2.576  ; 2.494  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[4]            ; CLOCK_50            ; 2.403  ; 2.334  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[5]            ; CLOCK_50            ; 2.960  ; 2.809  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX5[6]            ; CLOCK_50            ; 3.018  ; 2.880  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX6[*]             ; CLOCK_50            ; 2.343  ; 2.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[0]            ; CLOCK_50            ; 4.159  ; 3.867  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[1]            ; CLOCK_50            ; 3.056  ; 2.923  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[2]            ; CLOCK_50            ; 2.343  ; 2.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[3]            ; CLOCK_50            ; 3.053  ; 2.926  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[4]            ; CLOCK_50            ; 2.956  ; 2.831  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[5]            ; CLOCK_50            ; 4.284  ; 4.397  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX6[6]            ; CLOCK_50            ; 3.189  ; 3.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; HEX7[*]             ; CLOCK_50            ; 2.736  ; 2.595  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[0]            ; CLOCK_50            ; 2.736  ; 2.595  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[1]            ; CLOCK_50            ; 2.904  ; 2.788  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[2]            ; CLOCK_50            ; 3.009  ; 2.876  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[3]            ; CLOCK_50            ; 2.795  ; 2.684  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[4]            ; CLOCK_50            ; 2.912  ; 2.799  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[5]            ; CLOCK_50            ; 2.920  ; 2.808  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  HEX7[6]            ; CLOCK_50            ; 3.192  ; 3.007  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDG[*]             ; CLOCK_50            ; 2.723  ; 2.928  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 2.723  ; 2.928  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.180  ; 3.445  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.724  ; 4.051  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.562  ; 3.840  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.441  ; 3.706  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.240  ; 3.471  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.088  ; 3.308  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 3.123  ; 3.342  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.328  ; 3.572  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; LEDR[*]             ; CLOCK_50            ; 2.136  ; 2.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[0]            ; CLOCK_50            ; 3.388  ; 3.643  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[1]            ; CLOCK_50            ; 3.126  ; 3.399  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[2]            ; CLOCK_50            ; 3.147  ; 3.439  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[3]            ; CLOCK_50            ; 4.032  ; 4.339  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[4]            ; CLOCK_50            ; 2.764  ; 2.949  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[5]            ; CLOCK_50            ; 2.999  ; 3.212  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[6]            ; CLOCK_50            ; 3.143  ; 3.370  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[7]            ; CLOCK_50            ; 3.253  ; 3.501  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[8]            ; CLOCK_50            ; 3.328  ; 3.588  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[9]            ; CLOCK_50            ; 4.129  ; 4.463  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[10]           ; CLOCK_50            ; 3.601  ; 3.888  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[11]           ; CLOCK_50            ; 3.376  ; 3.641  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[12]           ; CLOCK_50            ; 2.136  ; 2.266  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[13]           ; CLOCK_50            ; 3.060  ; 3.282  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[14]           ; CLOCK_50            ; 3.485  ; 3.822  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[15]           ; CLOCK_50            ; 4.040  ; 4.324  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[16]           ; CLOCK_50            ; 3.391  ; 3.645  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  LEDR[17]           ; CLOCK_50            ; 3.087  ; 3.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.355  ; 1.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.442  ; 1.371  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.355  ; 1.305  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.526  ; 1.455  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.452  ; 1.381  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.425  ; 1.375  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]         ; CLOCK_50            ; 1.365  ; 1.315  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]        ; CLOCK_50            ; 1.365  ; 1.315  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]        ; CLOCK_50            ; 1.496  ; 1.425  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.459  ; 1.388  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.476  ; 1.405  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.530  ; 1.459  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.536  ; 1.465  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.546  ; 1.475  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.501  ; 1.430  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.553  ; 1.482  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.472  ; 1.401  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[16]       ; CLOCK_50            ; 1.488  ; 1.417  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[17]       ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[18]       ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[19]       ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[20]       ; CLOCK_50            ; 1.495  ; 1.424  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[21]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[22]       ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[23]       ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[24]       ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[25]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[26]       ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[27]       ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[28]       ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[29]       ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[30]       ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[31]       ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_DQM[*]        ; CLOCK_50            ; 1.406  ; 1.356  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[0]       ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[1]       ; CLOCK_50            ; 1.469  ; 1.398  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[2]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SDRAM_DQM[3]       ; CLOCK_50            ; 1.406  ; 1.356  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.455  ; 1.384  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.931  ; 3.096  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.325  ; 2.258  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.274  ; 2.217  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.491  ; 2.624  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.373  ; 3.599  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.615  ; 3.867  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.581  ; 3.789  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.143  ; 3.329  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.055  ; 3.247  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 4.165  ; 4.438  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.699  ; 3.944  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.877  ; 3.052  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.698  ; 3.963  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.135  ; 4.065  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.543  ; 3.749  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.468  ; 3.648  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.338  ; 5.372  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.701  ; 2.798  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.374  ; 3.586  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.376  ; 4.296  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.546  ; 2.644  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.881  ; 3.048  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.491  ; 2.624  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.059  ; 5.072  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.275  ; 3.487  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.458  ; 2.548  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.029  ; 3.218  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.502  ; 3.711  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.854  ; 4.121  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.460  ; 2.559  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.465  ; 3.663  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.277  ; 3.484  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.395  ; 3.612  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.409  ; 3.598  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.155  ; 3.300  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.415  ; 3.634  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.987  ; 3.145  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.799  ; 2.912  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.730  ; 3.938  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.702  ; 2.833  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.901  ; 3.057  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.458  ; 2.548  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.700  ; 2.827  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.459  ; 2.575  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.381  ; 3.554  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.270  ; 3.469  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_base_ctrl[*]    ; CLOCK_50            ; 2.664  ; 2.806  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[0]   ; CLOCK_50            ; 3.849  ; 4.101  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[1]   ; CLOCK_50            ; 2.664  ; 2.806  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_base_ctrl[2]   ; CLOCK_50            ; 3.781  ; 3.997  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_cmd[*]          ; CLOCK_50            ; 2.674  ; 2.778  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[0]         ; CLOCK_50            ; 3.560  ; 3.788  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[1]         ; CLOCK_50            ; 2.674  ; 2.778  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_cmd[2]         ; CLOCK_50            ; 3.750  ; 3.956  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; CLOCK_50            ; 2.061  ; 2.110  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; CLOCK_50            ; 3.262  ; 3.438  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; CLOCK_50            ; 2.444  ; 2.536  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; CLOCK_50            ; 2.513  ; 2.606  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; CLOCK_50            ; 2.611  ; 2.718  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; CLOCK_50            ; 2.061  ; 2.110  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; CLOCK_50            ; 2.520  ; 2.632  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; CLOCK_50            ; 2.125  ; 2.182  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; CLOCK_50            ; 3.156  ; 3.295  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; CLOCK_50            ; 2.684  ; 2.835  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; CLOCK_50            ; 2.722  ; 2.855  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; CLOCK_50            ; 2.682  ; 2.781  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; CLOCK_50            ; 2.396  ; 2.496  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; CLOCK_50            ; 2.501  ; 2.620  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; CLOCK_50            ; 2.272  ; 2.349  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; CLOCK_50            ; 2.526  ; 2.645  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; CLOCK_50            ; 2.649  ; 2.758  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; touch_ctrl[*]       ; CLOCK_50            ; 2.653  ; 2.802  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[0]      ; CLOCK_50            ; 4.149  ; 4.463  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[1]      ; CLOCK_50            ; 3.009  ; 3.173  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
;  touch_ctrl[2]      ; CLOCK_50            ; 2.653  ; 2.802  ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -2.887 ;        ; Rise       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -2.941 ; Fall       ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_base_ctrl[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_base_ctrl[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_base_ctrl[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_cmd[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_cmd[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_cmd[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; touch_ctrl[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; touch_ctrl[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; touch_ctrl[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[31]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[30]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[29]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[28]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[27]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[26]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[25]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[24]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[23]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[22]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[21]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[20]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[19]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[18]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[17]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[16]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT3                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_data[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; touch_pen_intr          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; touch_msg[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; touch_msg[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_base_ctrl[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_base_ctrl[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_base_ctrl[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_cmd[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_cmd[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_cmd[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; touch_ctrl[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; touch_ctrl[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; touch_ctrl[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_base_ctrl[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_base_ctrl[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_base_ctrl[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_cmd[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_cmd[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_cmd[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQM[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQM[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; touch_ctrl[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; touch_ctrl[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; touch_ctrl[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_base_ctrl[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_base_ctrl[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_base_ctrl[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_cmd[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_cmd[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_cmd[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; touch_ctrl[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; touch_ctrl[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; touch_ctrl[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_data[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 1530       ; 0          ; 32       ; 2        ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                            ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 948872     ; 0          ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 1530       ; 0          ; 32       ; 2        ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                            ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                            ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 948872     ; 0          ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 67       ; 0        ; 3        ; 0        ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 3587     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                     ; To Clock                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                            ; altera_reserved_tck                                                            ; 67       ; 0        ; 3        ; 0        ;
; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 3587     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 93    ; 93   ;
; Unconstrained Input Port Paths  ; 292   ; 292  ;
; Unconstrained Output Ports      ; 209   ; 209  ;
; Unconstrained Output Port Paths ; 281   ; 281  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue May 14 11:58:03 2019
Info: Command: quartus_sta DE2_115 -c DE2_115
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]} {inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'ED2platform/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ED2platform/synthesis/submodules/ED2platform_cpu_cpu.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.290               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    47.064               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.286               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.016               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    48.000               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.391               0.000 altera_reserved_tck 
    Info (332119):     4.646               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.618               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    49.558               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.239 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.459               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    47.454               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.293
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.293               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.634               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    48.295               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.267               0.000 altera_reserved_tck 
    Info (332119):     4.235               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.636               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    49.489               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.409 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.103               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    48.914               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.103               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.781
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.781               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    49.325               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.654               0.000 altera_reserved_tck 
    Info (332119):     2.403               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):     9.751               0.000 inst|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    49.300               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.136 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5043 megabytes
    Info: Processing ended: Tue May 14 11:58:16 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


