# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab17_Task1.srcs/sources_1/new/ROM.v" \
"../../../../Lab17_Task1.srcs/sources_1/new/Top_module.v" \
"../../../../Lab17_Task1.srcs/sources_1/new/Unloadable_Counter.v" \
"../../../../Lab17_Task1.srcs/sim_1/new/Unloadable_counter_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
