placed { cell: "uartrx/r_Rx_Data~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[1]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[0]~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[2]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[0]~FF" site: eft }
placed { cell: "w_rx_dv~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[0]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Data_R~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[1]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[2]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[3]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[4]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[5]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[6]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[7]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[8]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[9]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[10]~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "w_i2c_slv_addr[0]~FF" site: eft }
placed { cell: "w_num_byte[0]~FF" site: eft }
placed { cell: "w_i2c_data[0]~FF" site: eft }
placed { cell: "i2cctrl/count[0]~FF_brt_12" site: eft }
placed { cell: "w_fifo_wr_data[0]~FF_brt_46" site: eft }
placed { cell: "w_rw~FF" site: eft }
placed { cell: "w_enable~FF" site: eft }
placed { cell: "w_fifo_wr_en~FF" site: eft }
placed { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" site: eft }
placed { cell: "w_i2c_slv_addr[1]~FF" site: eft }
placed { cell: "w_i2c_slv_addr[2]~FF" site: eft }
placed { cell: "w_i2c_slv_addr[3]~FF" site: eft }
placed { cell: "w_i2c_slv_addr[4]~FF" site: eft }
placed { cell: "w_i2c_slv_addr[5]~FF" site: eft }
placed { cell: "w_i2c_slv_addr[6]~FF" site: eft }
placed { cell: "w_num_byte[1]~FF" site: eft }
placed { cell: "w_num_byte[2]~FF" site: eft }
placed { cell: "w_num_byte[3]~FF" site: eft }
placed { cell: "w_num_byte[4]~FF" site: eft }
placed { cell: "w_num_byte[5]~FF" site: eft }
placed { cell: "w_num_byte[6]~FF" site: eft }
placed { cell: "w_num_byte[7]~FF" site: eft }
placed { cell: "w_i2c_data[1]~FF" site: eft }
placed { cell: "w_i2c_data[2]~FF" site: eft }
placed { cell: "w_i2c_data[3]~FF" site: eft }
placed { cell: "w_i2c_data[4]~FF" site: eft }
placed { cell: "w_i2c_data[5]~FF" site: eft }
placed { cell: "w_i2c_data[6]~FF" site: eft }
placed { cell: "w_i2c_data[7]~FF" site: eft }
placed { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" site: eft }
placed { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" site: eft }
placed { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" site: eft }
placed { cell: "i2cctrl/state[0]~FF_brt_4" site: eft }
placed { cell: "i2cctrl/state[2]~FF" site: eft }
placed { cell: "i2cctrl/state[3]~FF" site: eft }
placed { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" site: eft }
placed { cell: "i2cctrl/state[1]~FF_brt_3_brt_39" site: eft }
placed { cell: "w1_fifo_rd_en~FF_brt_38" site: eft }
placed { cell: "w1_fifo_rd_en~FF_brt_37" site: eft }
placed { cell: "i2cctrl/count[0]~FF_brt_11" site: eft }
placed { cell: "w1_fifo_rd_en~FF_brt_36" site: eft }
placed { cell: "i2cctrl/count[6]~FF_brt_9_brt_67" site: eft }
placed { cell: "i2cctrl/count[3]~FF_brt_66" site: eft }
placed { cell: "i2cctrl/count[3]~FF_brt_65" site: eft }
placed { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" site: eft }
placed { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" site: eft }
placed { cell: "i2cmaster/state[0]~FF" site: eft }
placed { cell: "i2cmaster/proc_counter[0]~FF" site: eft }
placed { cell: "i2cmaster/bit_counter[0]~FF" site: eft }
placed { cell: "scl_out~FF" site: eft }
placed { cell: "sda_out~FF" site: eft }
placed { cell: "i2cmaster/ack_received~FF" site: eft }
placed { cell: "i2cmaster/flag_data_valid_out~FF" site: eft }
placed { cell: "i2cmaster/post_state[0]~FF" site: eft }
placed { cell: "i2cmaster/byte_counter[0]~FF" site: eft }
placed { cell: "w_data_out[0]~FF" site: eft }
placed { cell: "i2cmaster/saved_mosi_data[0]~FF" site: eft }
placed { cell: "w_en_ack~FF" site: eft }
placed { cell: "i2cmaster/post_sda_out~FF" site: eft }
placed { cell: "w_i2c_busy~FF" site: eft }
placed { cell: "i2cmaster/enable~FF" site: eft }
placed { cell: "i2cmaster/saved_num_byte[0]~FF" site: eft }
placed { cell: "i2cmaster/rw~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[0]~FF" site: eft }
placed { cell: "i2cmaster/state[1]~FF" site: eft }
placed { cell: "i2cmaster/state[2]~FF" site: eft }
placed { cell: "i2cmaster/state[3]~FF" site: eft }
placed { cell: "i2cmaster/proc_counter[1]~FF" site: eft }
placed { cell: "i2cmaster/bit_counter[1]~FF" site: eft }
placed { cell: "i2cmaster/bit_counter[2]~FF" site: eft }
placed { cell: "i2cmaster/bit_counter[3]~FF" site: eft }
placed { cell: "i2cmaster/bit_counter[4]~FF" site: eft }
placed { cell: "i2cmaster/bit_counter[5]~FF" site: eft }
placed { cell: "i2cmaster/bit_counter[6]~FF" site: eft }
placed { cell: "i2cmaster/bit_counter[7]~FF" site: eft }
placed { cell: "i2cmaster/post_state[2]~FF" site: eft }
placed { cell: "i2cmaster/post_state[3]~FF" site: eft }
placed { cell: "i2cmaster/byte_counter[1]~FF" site: eft }
placed { cell: "i2cmaster/byte_counter[2]~FF" site: eft }
placed { cell: "i2cmaster/byte_counter[3]~FF" site: eft }
placed { cell: "i2cmaster/byte_counter[4]~FF" site: eft }
placed { cell: "i2cmaster/byte_counter[5]~FF" site: eft }
placed { cell: "i2cmaster/byte_counter[6]~FF" site: eft }
placed { cell: "i2cmaster/byte_counter[7]~FF" site: eft }
placed { cell: "w_data_out[1]~FF" site: eft }
placed { cell: "w_data_out[2]~FF" site: eft }
placed { cell: "w_data_out[3]~FF" site: eft }
placed { cell: "w_data_out[4]~FF" site: eft }
placed { cell: "w_data_out[5]~FF" site: eft }
placed { cell: "w_data_out[6]~FF" site: eft }
placed { cell: "w_data_out[7]~FF" site: eft }
placed { cell: "i2cmaster/saved_mosi_data[1]~FF" site: eft }
placed { cell: "i2cmaster/saved_mosi_data[2]~FF" site: eft }
placed { cell: "i2cmaster/saved_mosi_data[3]~FF" site: eft }
placed { cell: "i2cmaster/saved_mosi_data[4]~FF" site: eft }
placed { cell: "i2cmaster/saved_mosi_data[5]~FF" site: eft }
placed { cell: "i2cmaster/saved_mosi_data[6]~FF" site: eft }
placed { cell: "i2cmaster/saved_mosi_data[7]~FF" site: eft }
placed { cell: "i2cmaster/saved_device_addr[1]~FF" site: eft }
placed { cell: "i2cmaster/saved_device_addr[2]~FF" site: eft }
placed { cell: "i2cmaster/saved_device_addr[3]~FF" site: eft }
placed { cell: "i2cmaster/saved_device_addr[4]~FF" site: eft }
placed { cell: "i2cmaster/saved_device_addr[5]~FF" site: eft }
placed { cell: "i2cmaster/saved_device_addr[6]~FF" site: eft }
placed { cell: "i2cmaster/saved_device_addr[7]~FF" site: eft }
placed { cell: "i2cmaster/saved_num_byte[1]~FF" site: eft }
placed { cell: "i2cmaster/saved_num_byte[2]~FF" site: eft }
placed { cell: "i2cmaster/saved_num_byte[3]~FF" site: eft }
placed { cell: "i2cmaster/saved_num_byte[4]~FF" site: eft }
placed { cell: "i2cmaster/saved_num_byte[5]~FF" site: eft }
placed { cell: "i2cmaster/saved_num_byte[6]~FF" site: eft }
placed { cell: "i2cmaster/saved_num_byte[7]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[1]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[2]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[3]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[4]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[5]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[6]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[7]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[8]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[9]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[10]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[11]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[12]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[13]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[14]~FF" site: eft }
placed { cell: "i2cmaster/divider_counter[15]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "w_tx_byte[0]~FF" site: eft }
placed { cell: "i5/state[0]~FF" site: eft }
placed { cell: "w2_fifo_rd_en~FF" site: eft }
placed { cell: "w_tx_dv~FF" site: eft }
placed { cell: "w_tx_byte[1]~FF" site: eft }
placed { cell: "w_tx_byte[2]~FF" site: eft }
placed { cell: "w_tx_byte[3]~FF" site: eft }
placed { cell: "w_tx_byte[4]~FF" site: eft }
placed { cell: "w_tx_byte[5]~FF" site: eft }
placed { cell: "w_tx_byte[6]~FF" site: eft }
placed { cell: "w_tx_byte[7]~FF" site: eft }
placed { cell: "i5/state[1]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[0]~FF" site: eft }
placed { cell: "w_tx_done~FF" site: eft }
placed { cell: "o_tx_serial_2~FF" site: eft }
placed { cell: "uarttx/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uarttx/r_Tx_Data[0]~FF" site: eft }
placed { cell: "uarttx/r_SM_Main[1]~FF" site: eft }
placed { cell: "uarttx/r_SM_Main[0]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uarttx/r_Clock_Count[8]~FF" site: eft }
placed { cell: "uarttx/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uarttx/r_Bit_Index[2]~FF" site: eft }
placed { cell: "uarttx/r_Tx_Data[1]~FF" site: eft }
placed { cell: "uarttx/r_Tx_Data[2]~FF" site: eft }
placed { cell: "uarttx/r_Tx_Data[3]~FF" site: eft }
placed { cell: "uarttx/r_Tx_Data[4]~FF" site: eft }
placed { cell: "uarttx/r_Tx_Data[5]~FF" site: eft }
placed { cell: "uarttx/r_Tx_Data[6]~FF" site: eft }
placed { cell: "uarttx/r_Tx_Data[7]~FF" site: eft }
placed { cell: "uarttx/r_SM_Main[2]~FF" site: eft }
placed { cell: "w_fifo_wr_data[7]~FF_brt_62" site: eft }
placed { cell: "w_fifo_wr_data[7]~FF_brt_61" site: eft }
placed { cell: "w_fifo_wr_data[6]~FF_brt_60" site: eft }
placed { cell: "w_fifo_wr_data[6]~FF_brt_59" site: eft }
placed { cell: "w_fifo_wr_data[5]~FF_brt_58" site: eft }
placed { cell: "w_fifo_wr_data[5]~FF_brt_57" site: eft }
placed { cell: "w_fifo_wr_data[4]~FF_brt_56" site: eft }
placed { cell: "w_fifo_wr_data[4]~FF_brt_55" site: eft }
placed { cell: "w_fifo_wr_data[3]~FF_brt_54" site: eft }
placed { cell: "w_fifo_wr_data[3]~FF_brt_53" site: eft }
placed { cell: "w_fifo_wr_data[2]~FF_brt_52" site: eft }
placed { cell: "w_fifo_wr_data[2]~FF_brt_51" site: eft }
placed { cell: "w_fifo_wr_data[1]~FF_brt_50" site: eft }
placed { cell: "w_fifo_wr_data[1]~FF_brt_49" site: eft }
placed { cell: "w_fifo_wr_data[0]~FF_brt_48" site: eft }
placed { cell: "w_fifo_wr_data[0]~FF_brt_47" site: eft }
placed { cell: "i2cctrl/count[7]~FF_brt_35" site: eft }
placed { cell: "i2cctrl/count[7]~FF_brt_34" site: eft }
placed { cell: "i2cctrl/count[5]~FF_brt_32" site: eft }
placed { cell: "i2cctrl/count[4]~FF_brt_30" site: eft }
placed { cell: "i2cctrl/count[4]~FF_brt_29" site: eft }
placed { cell: "i2cctrl/count[4]~FF_brt_28" site: eft }
placed { cell: "i2cctrl/count[4]~FF_brt_27" site: eft }
placed { cell: "i2cctrl/count[2]~FF_brt_26" site: eft }
placed { cell: "i2cctrl/count[2]~FF_brt_25" site: eft }
placed { cell: "i2cctrl/count[1]~FF_brt_24" site: eft }
placed { cell: "i2cctrl/count[1]~FF_brt_23" site: eft }
placed { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" site: eft }
placed { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" site: eft }
placed { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" site: eft }
placed { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" site: eft }
placed { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" site: eft }
placed { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" site: eft }
placed { cell: "i2cctrl/post_hold_state[1]~FF_brt_15" site: eft }
placed { cell: "i2cctrl/count[0]~FF_brt_13" site: eft }
placed { cell: "i2cctrl/count[6]~FF_brt_10" site: eft }
placed { cell: "i2cctrl/count[6]~FF_brt_8" site: eft }
placed { cell: "i2cctrl/state[0]~FF_brt_5" site: eft }
placed { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" site: eft }
placed { cell: "i2cctrl/state[1]~FF_brt_2" site: eft }
placed { cell: "i2cctrl/state[1]~FF_brt_1" site: eft }
placed { cell: "i2cctrl/state[1]~FF_brt_0" site: eft }
placed { cell: "clk" site: io }
placed { cell: "i_rx_serial" site: io }
placed { cell: "o_tx_serial" site: io }
placed { cell: "scl_in" site: io }
placed { cell: "sda_in" site: io }
placed { cell: "scl_out" site: io }
placed { cell: "sda_out" site: io }
placed { cell: "scl_oe" site: io }
placed { cell: "sda_oe" site: io }
placed { cell: "led" site: io }
placed { cell: "VCC" site: efl }
placed { cell: "GND" site: eft }
placed { cell: "w1_fifo_rd_en~FF_brt_36_rtinv" site: eft }
placed { cell: "w_fifo_wr_data[6]~FF_brt_60_rtinv" site: efl }
placed { cell: "w_fifo_wr_data[7]~FF_brt_62_rtinv" site: efl }
placed { cell: "LUT__1838" site: eft }
placed { cell: "LUT__1839" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: efl }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" site: eft }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" site: eft }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" site: efl }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" site: memory }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" site: memory }
placed { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" site: memory }
placed { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" site: memory }
placed { cell: "LUT__1840" site: eft }
placed { cell: "LUT__1841" site: efl }
placed { cell: "LUT__1842" site: eft }
placed { cell: "LUT__1843" site: efl }
placed { cell: "LUT__1844" site: eft }
placed { cell: "LUT__1845" site: efl }
placed { cell: "LUT__1846" site: eft }
placed { cell: "LUT__1847" site: eft }
placed { cell: "LUT__1848" site: efl }
placed { cell: "LUT__1849" site: eft }
placed { cell: "LUT__1850" site: efl }
placed { cell: "LUT__1851" site: eft }
placed { cell: "LUT__1854" site: efl }
placed { cell: "LUT__1855" site: efl }
placed { cell: "LUT__1856" site: eft }
placed { cell: "LUT__1857" site: eft }
placed { cell: "LUT__1858" site: eft }
placed { cell: "LUT__1859" site: eft }
placed { cell: "LUT__1861" site: eft }
placed { cell: "LUT__1862" site: efl }
placed { cell: "LUT__1864" site: efl }
placed { cell: "LUT__1866" site: efl }
placed { cell: "LUT__1867" site: eft }
placed { cell: "LUT__1868" site: efl }
placed { cell: "LUT__1869" site: efl }
placed { cell: "LUT__1871" site: eft }
placed { cell: "LUT__1872" site: efl }
placed { cell: "LUT__1873" site: efl }
placed { cell: "LUT__1874" site: eft }
placed { cell: "LUT__1875" site: efl }
placed { cell: "LUT__1876" site: efl }
placed { cell: "LUT__1877" site: eft }
placed { cell: "LUT__1878" site: eft }
placed { cell: "LUT__1880" site: efl }
placed { cell: "LUT__1883" site: efl }
placed { cell: "LUT__1887" site: efl }
placed { cell: "LUT__1891" site: efl }
placed { cell: "LUT__1894" site: efl }
placed { cell: "LUT__1895" site: efl }
placed { cell: "LUT__1896" site: efl }
placed { cell: "LUT__1898" site: eft }
placed { cell: "LUT__1899" site: eft }
placed { cell: "LUT__1900" site: eft }
placed { cell: "LUT__1901" site: eft }
placed { cell: "LUT__1902" site: efl }
placed { cell: "LUT__1903" site: efl }
placed { cell: "LUT__1904" site: eft }
placed { cell: "LUT__1905" site: eft }
placed { cell: "LUT__1906" site: eft }
placed { cell: "LUT__1907" site: eft }
placed { cell: "LUT__1908" site: eft }
placed { cell: "LUT__1909" site: eft }
placed { cell: "LUT__1910" site: eft }
placed { cell: "LUT__1951" site: efl }
placed { cell: "LUT__1952" site: eft }
placed { cell: "LUT__1954" site: eft }
placed { cell: "LUT__1957" site: eft }
placed { cell: "LUT__1958" site: eft }
placed { cell: "LUT__1961" site: eft }
placed { cell: "LUT__1962" site: eft }
placed { cell: "LUT__1963" site: eft }
placed { cell: "LUT__1964" site: efl }
placed { cell: "LUT__1965" site: efl }
placed { cell: "LUT__1966" site: efl }
placed { cell: "LUT__1967" site: efl }
placed { cell: "LUT__1968" site: eft }
placed { cell: "LUT__1969" site: eft }
placed { cell: "LUT__1973" site: eft }
placed { cell: "LUT__1976" site: eft }
placed { cell: "LUT__1977" site: eft }
placed { cell: "LUT__1978" site: eft }
placed { cell: "LUT__1979" site: eft }
placed { cell: "LUT__1980" site: efl }
placed { cell: "LUT__1981" site: efl }
placed { cell: "LUT__1982" site: efl }
placed { cell: "LUT__1983" site: efl }
placed { cell: "LUT__1984" site: efl }
placed { cell: "LUT__1985" site: efl }
placed { cell: "LUT__1987" site: efl }
placed { cell: "LUT__1989" site: eft }
placed { cell: "LUT__1990" site: eft }
placed { cell: "LUT__1991" site: eft }
placed { cell: "LUT__1992" site: eft }
placed { cell: "LUT__1996" site: eft }
placed { cell: "LUT__1997" site: efl }
placed { cell: "LUT__1999" site: eft }
placed { cell: "LUT__2001" site: efl }
placed { cell: "LUT__2002" site: eft }
placed { cell: "LUT__2008" site: efl }
placed { cell: "LUT__2029" site: efl }
placed { cell: "LUT__2030" site: efl }
placed { cell: "LUT__2033" site: eft }
placed { cell: "LUT__2040" site: eft }
placed { cell: "LUT__2042" site: eft }
placed { cell: "LUT__2044" site: efl }
placed { cell: "LUT__2050" site: efl }
placed { cell: "LUT__2051" site: efl }
placed { cell: "LUT__2054" site: eft }
placed { cell: "LUT__2058" site: eft }
placed { cell: "LUT__2060" site: eft }
placed { cell: "LUT__2062" site: efl }
placed { cell: "LUT__2066" site: eft }
placed { cell: "LUT__2069" site: eft }
placed { cell: "LUT__2072" site: eft }
placed { cell: "LUT__2075" site: eft }
placed { cell: "LUT__2078" site: eft }
placed { cell: "LUT__2081" site: eft }
placed { cell: "LUT__2084" site: efl }
placed { cell: "LUT__2087" site: eft }
placed { cell: "LUT__2088" site: efl }
placed { cell: "LUT__2089" site: efl }
placed { cell: "LUT__2090" site: eft }
placed { cell: "LUT__2091" site: eft }
placed { cell: "LUT__2092" site: eft }
placed { cell: "LUT__2093" site: eft }
placed { cell: "LUT__2094" site: eft }
placed { cell: "LUT__2095" site: efl }
placed { cell: "LUT__2096" site: efl }
placed { cell: "LUT__2097" site: eft }
placed { cell: "LUT__2098" site: efl }
placed { cell: "LUT__2099" site: eft }
placed { cell: "LUT__2100" site: eft }
placed { cell: "LUT__2101" site: eft }
placed { cell: "LUT__2102" site: eft }
placed { cell: "LUT__2103" site: efl }
placed { cell: "LUT__2104" site: efl }
placed { cell: "LUT__2105" site: eft }
placed { cell: "LUT__2106" site: eft }
placed { cell: "LUT__2107" site: eft }
placed { cell: "LUT__2108" site: eft }
placed { cell: "LUT__2109" site: eft }
placed { cell: "LUT__2110" site: eft }
placed { cell: "LUT__2111" site: eft }
placed { cell: "LUT__2112" site: eft }
placed { cell: "LUT__2113" site: eft }
placed { cell: "LUT__2114" site: efl }
placed { cell: "LUT__2115" site: efl }
placed { cell: "LUT__2116" site: eft }
placed { cell: "LUT__2117" site: eft }
placed { cell: "LUT__2118" site: efl }
placed { cell: "LUT__2119" site: eft }
placed { cell: "LUT__2121" site: eft }
placed { cell: "LUT__2122" site: eft }
placed { cell: "LUT__2123" site: efl }
placed { cell: "LUT__2124" site: efl }
placed { cell: "LUT__2125" site: eft }
placed { cell: "LUT__2126" site: efl }
placed { cell: "LUT__2127" site: efl }
placed { cell: "LUT__2128" site: eft }
placed { cell: "LUT__2129" site: efl }
placed { cell: "LUT__2130" site: eft }
placed { cell: "LUT__2132" site: eft }
placed { cell: "LUT__2133" site: eft }
placed { cell: "LUT__2134" site: efl }
placed { cell: "LUT__2135" site: eft }
placed { cell: "LUT__2137" site: efl }
placed { cell: "LUT__2138" site: efl }
placed { cell: "LUT__2139" site: eft }
placed { cell: "LUT__2140" site: eft }
placed { cell: "LUT__2141" site: eft }
placed { cell: "LUT__2142" site: eft }
placed { cell: "LUT__2143" site: eft }
placed { cell: "LUT__2145" site: eft }
placed { cell: "LUT__2146" site: eft }
placed { cell: "LUT__2147" site: eft }
placed { cell: "LUT__2148" site: eft }
placed { cell: "LUT__2149" site: efl }
placed { cell: "LUT__2150" site: efl }
placed { cell: "LUT__2151" site: eft }
placed { cell: "LUT__2152" site: eft }
placed { cell: "LUT__2153" site: eft }
placed { cell: "LUT__2154" site: eft }
placed { cell: "LUT__2155" site: efl }
placed { cell: "LUT__2156" site: efl }
placed { cell: "LUT__2157" site: eft }
placed { cell: "LUT__2158" site: eft }
placed { cell: "LUT__2159" site: eft }
placed { cell: "LUT__2160" site: eft }
placed { cell: "LUT__2161" site: eft }
placed { cell: "LUT__2162" site: eft }
placed { cell: "LUT__2163" site: efl }
placed { cell: "LUT__2164" site: efl }
placed { cell: "LUT__2165" site: efl }
placed { cell: "LUT__2166" site: eft }
placed { cell: "LUT__2167" site: eft }
placed { cell: "LUT__2168" site: efl }
placed { cell: "LUT__2169" site: eft }
placed { cell: "LUT__2170" site: eft }
placed { cell: "LUT__2172" site: efl }
placed { cell: "LUT__2173" site: efl }
placed { cell: "LUT__2174" site: efl }
placed { cell: "LUT__2175" site: eft }
placed { cell: "LUT__2176" site: efl }
placed { cell: "LUT__2177" site: eft }
placed { cell: "LUT__2179" site: efl }
placed { cell: "LUT__2180" site: efl }
placed { cell: "LUT__2181" site: eft }
placed { cell: "LUT__2182" site: efl }
placed { cell: "LUT__2183" site: efl }
placed { cell: "LUT__2184" site: efl }
placed { cell: "LUT__2186" site: eft }
placed { cell: "LUT__2187" site: eft }
placed { cell: "LUT__2188" site: efl }
placed { cell: "LUT__2189" site: eft }
placed { cell: "LUT__2190" site: eft }
placed { cell: "LUT__2191" site: efl }
placed { cell: "LUT__2193" site: efl }
placed { cell: "LUT__2194" site: efl }
placed { cell: "LUT__2195" site: efl }
placed { cell: "LUT__2196" site: eft }
placed { cell: "LUT__2197" site: efl }
placed { cell: "LUT__2198" site: efl }
placed { cell: "LUT__2199" site: efl }
placed { cell: "LUT__2200" site: eft }
placed { cell: "LUT__2202" site: eft }
placed { cell: "LUT__2203" site: eft }
placed { cell: "LUT__2204" site: eft }
placed { cell: "LUT__2205" site: efl }
placed { cell: "LUT__2207" site: eft }
placed { cell: "LUT__2208" site: eft }
placed { cell: "LUT__2210" site: eft }
placed { cell: "LUT__2211" site: efl }
placed { cell: "LUT__2213" site: eft }
placed { cell: "LUT__2214" site: eft }
placed { cell: "LUT__2215" site: efl }
placed { cell: "LUT__2216" site: efl }
placed { cell: "LUT__2218" site: efl }
placed { cell: "LUT__2219" site: eft }
placed { cell: "LUT__2220" site: eft }
placed { cell: "LUT__2221" site: eft }
placed { cell: "LUT__2223" site: eft }
placed { cell: "LUT__2224" site: eft }
placed { cell: "LUT__2226" site: efl }
placed { cell: "LUT__2227" site: efl }
placed { cell: "LUT__2229" site: eft }
placed { cell: "LUT__2230" site: eft }
placed { cell: "LUT__2232" site: eft }
placed { cell: "LUT__2233" site: eft }
placed { cell: "LUT__2234" site: eft }
placed { cell: "LUT__2235" site: eft }
placed { cell: "LUT__2236" site: eft }
placed { cell: "LUT__2238" site: efl }
placed { cell: "LUT__2239" site: eft }
placed { cell: "LUT__2241" site: efl }
placed { cell: "LUT__2242" site: efl }
placed { cell: "LUT__2244" site: efl }
placed { cell: "LUT__2245" site: efl }
placed { cell: "LUT__2247" site: efl }
placed { cell: "LUT__2248" site: eft }
placed { cell: "LUT__2252" site: efl }
placed { cell: "LUT__2254" site: efl }
placed { cell: "LUT__2256" site: efl }
placed { cell: "LUT__2258" site: efl }
placed { cell: "LUT__2261" site: efl }
placed { cell: "LUT__2263" site: efl }
placed { cell: "LUT__2264" site: efl }
placed { cell: "LUT__2265" site: efl }
placed { cell: "LUT__2266" site: efl }
placed { cell: "LUT__2267" site: eft }
placed { cell: "LUT__2268" site: efl }
placed { cell: "LUT__2269" site: eft }
placed { cell: "LUT__2270" site: eft }
placed { cell: "LUT__2271" site: eft }
placed { cell: "LUT__2272" site: eft }
placed { cell: "LUT__2285" site: efl }
placed { cell: "LUT__2286" site: efl }
placed { cell: "LUT__2287" site: efl }
placed { cell: "LUT__2288" site: eft }
placed { cell: "LUT__2319" site: efl }
placed { cell: "LUT__2321" site: eft }
placed { cell: "LUT__2330" site: efl }
placed { cell: "LUT__2331" site: efl }
placed { cell: "LUT__2332" site: efl }
placed { cell: "LUT__2333" site: eft }
placed { cell: "LUT__2336" site: efl }
placed { cell: "LUT__2337" site: eft }
placed { cell: "LUT__2338" site: efl }
placed { cell: "LUT__2339" site: eft }
placed { cell: "LUT__2340" site: efl }
placed { cell: "LUT__2341" site: efl }
placed { cell: "LUT__2344" site: eft }
placed { cell: "LUT__2345" site: eft }
placed { cell: "LUT__2346" site: efl }
placed { cell: "LUT__2348" site: efl }
placed { cell: "LUT__2351" site: efl }
placed { cell: "LUT__2354" site: efl }
placed { cell: "LUT__2358" site: eft }
placed { cell: "LUT__2363" site: efl }
placed { cell: "LUT__2367" site: eft }
placed { cell: "i2cctrl/post_hold_state[1]~FF_brt_17_rtinv" site: eft }
placed { cell: "i2cctrl/count[4]~FF_brt_28_rtinv" site: eft }
placed { cell: "w_fifo_wr_data[5]~FF_brt_58_rtinv" site: eft }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CO__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" site: efl }
placed { cell: "AUX_ADD_CO__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" site: eft }
placed { cell: "AUX_ADD_CI__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: eft }
placed { cell: "AUX_ADD_CI__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: efl }
placed { cell: "w_fifo_wr_data[0]~FF_brt_48_rtinv" site: efl }
placed { cell: "w_fifo_wr_data[1]~FF_brt_50_rtinv" site: eft }
placed { cell: "w_fifo_wr_data[2]~FF_brt_52_rtinv" site: efl }
placed { cell: "w_fifo_wr_data[3]~FF_brt_54_rtinv" site: efl }
placed { cell: "i2cctrl/state[0]~FF_brt_6_brt_44_rtinv" site: efl }
placed { cell: "i2cctrl/count[6]~FF_brt_9_brt_67_rtinv" site: eft }
placed { cell: "w_fifo_wr_data[4]~FF_brt_56_rtinv" site: eft }
route { driver { cell: "uartrx/r_Rx_Data_R~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Data~FF" port: "I[1]" } delay_max: 1407 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_Rx_Data~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_slv_addr[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_num_byte[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_data[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_12" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_46" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_enable~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_en~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_slv_addr[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_slv_addr[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_slv_addr[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_slv_addr[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_slv_addr[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_slv_addr[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_num_byte[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_num_byte[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_num_byte[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_num_byte[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_num_byte[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_num_byte[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_num_byte[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_data[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_data[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_data[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_data[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_data[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_data[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_i2c_data[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_4" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_39" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_38" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_37" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_11" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_36" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[6]~FF_brt_9_brt_67" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[3]~FF_brt_66" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[3]~FF_brt_65" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cmaster/divider_counter[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i5/state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i5/state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uarttx/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uarttx/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uarttx/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[7]~FF_brt_62" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[7]~FF_brt_61" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[6]~FF_brt_60" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[6]~FF_brt_59" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[5]~FF_brt_58" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[5]~FF_brt_57" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[4]~FF_brt_56" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[4]~FF_brt_55" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[3]~FF_brt_54" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[3]~FF_brt_53" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[2]~FF_brt_52" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[2]~FF_brt_51" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[1]~FF_brt_50" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[1]~FF_brt_49" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_48" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[7]~FF_brt_35" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[7]~FF_brt_34" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[5]~FF_brt_32" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_30" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_29" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_28" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_27" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[2]~FF_brt_26" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[2]~FF_brt_25" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[1]~FF_brt_24" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[1]~FF_brt_23" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_15" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_13" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[6]~FF_brt_10" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/count[6]~FF_brt_8" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_5" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_2" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_1" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_0" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "led" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "AUX_ADD_CI__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "AUX_ADD_CI__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "AUX_ADD_CI__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "AUX_ADD_CI__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Data~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rx_dv~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_slv_addr[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_num_byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_12" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_46" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rw~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_en~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_slv_addr[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_slv_addr[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_slv_addr[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_slv_addr[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_slv_addr[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_slv_addr[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_num_byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_num_byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_num_byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_num_byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_num_byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_num_byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_num_byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_4" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_39" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_38" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_37" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_11" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_36" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[6]~FF_brt_9_brt_67" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[3]~FF_brt_66" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[3]~FF_brt_65" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/proc_counter[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/bit_counter[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "scl_out~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "sda_out~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/ack_received~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/flag_data_valid_out~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/post_state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/byte_counter[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_data_out[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_en_ack~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/post_sda_out~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_i2c_busy~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/enable~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_num_byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/rw~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/state[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/proc_counter[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/bit_counter[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/bit_counter[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/bit_counter[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/bit_counter[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/bit_counter[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/bit_counter[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/bit_counter[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/post_state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/post_state[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/byte_counter[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/byte_counter[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/byte_counter[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/byte_counter[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/byte_counter[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/byte_counter[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/byte_counter[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_data_out[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_data_out[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_data_out[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_data_out[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_data_out[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_data_out[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_data_out[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_device_addr[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_device_addr[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_device_addr[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_device_addr[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_device_addr[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_device_addr[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_device_addr[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_num_byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_num_byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_num_byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_num_byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_num_byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_num_byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/saved_num_byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[11]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[12]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[14]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cmaster/divider_counter[15]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i5/state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w2_fifo_rd_en~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_dv~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i5/state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_tx_done~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "o_tx_serial_2~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Tx_Data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Clock_Count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Tx_Data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Tx_Data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Tx_Data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Tx_Data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Tx_Data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Tx_Data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uarttx/r_Tx_Data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[7]~FF_brt_62" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[7]~FF_brt_61" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[6]~FF_brt_60" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[6]~FF_brt_59" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[5]~FF_brt_58" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[5]~FF_brt_57" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[4]~FF_brt_56" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[4]~FF_brt_55" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[3]~FF_brt_54" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[3]~FF_brt_53" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[2]~FF_brt_52" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[2]~FF_brt_51" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[1]~FF_brt_50" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[1]~FF_brt_49" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_48" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[7]~FF_brt_35" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[7]~FF_brt_34" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[5]~FF_brt_32" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_30" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_29" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_28" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_27" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[2]~FF_brt_26" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[2]~FF_brt_25" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[1]~FF_brt_24" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[1]~FF_brt_23" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_15" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_13" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[6]~FF_brt_10" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/count[6]~FF_brt_8" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_5" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_2" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_1" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_0" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "I[1]" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "I[1]" } delay_max: 1349 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "I[1]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "I[1]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "I[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "I[1]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "I[1]" } delay_max: 1531 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "I[1]" } delay_max: 1820 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__1851" port: "I[0]" } delay_max: 1357 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__1861" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__1868" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Data~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rx_dv~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_slv_addr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_num_byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[0]~FF_brt_12" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[0]~FF_brt_46" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rw~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_en~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_slv_addr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_slv_addr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_slv_addr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_slv_addr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_slv_addr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_slv_addr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_num_byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_num_byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_num_byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_num_byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_num_byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_num_byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_num_byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[0]~FF_brt_4" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_39" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w1_fifo_rd_en~FF_brt_38" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w1_fifo_rd_en~FF_brt_37" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[0]~FF_brt_11" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w1_fifo_rd_en~FF_brt_36" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[6]~FF_brt_9_brt_67" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[3]~FF_brt_66" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[3]~FF_brt_65" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/proc_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/bit_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "scl_out~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "sda_out~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/ack_received~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/flag_data_valid_out~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/post_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/byte_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_data_out[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_mosi_data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_en_ack~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/post_sda_out~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_i2c_busy~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/enable~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_num_byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/rw~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/proc_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/bit_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/bit_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/bit_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/bit_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/bit_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/bit_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/bit_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/post_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/post_state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/byte_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/byte_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/byte_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/byte_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/byte_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/byte_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/byte_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_data_out[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_data_out[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_data_out[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_data_out[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_data_out[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_data_out[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_data_out[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_mosi_data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_mosi_data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_mosi_data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_mosi_data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_mosi_data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_mosi_data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_mosi_data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_device_addr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_device_addr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_device_addr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_device_addr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_device_addr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_device_addr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_device_addr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_num_byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_num_byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_num_byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_num_byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_num_byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_num_byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/saved_num_byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cmaster/divider_counter[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i5/state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w2_fifo_rd_en~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_dv~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i5/state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_tx_done~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "o_tx_serial_2~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Tx_Data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Clock_Count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Tx_Data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Tx_Data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Tx_Data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Tx_Data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Tx_Data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Tx_Data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_Tx_Data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uarttx/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[7]~FF_brt_62" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[7]~FF_brt_61" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[6]~FF_brt_60" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[6]~FF_brt_59" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[5]~FF_brt_58" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[5]~FF_brt_57" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[4]~FF_brt_56" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[4]~FF_brt_55" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[3]~FF_brt_54" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[3]~FF_brt_53" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[2]~FF_brt_52" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[2]~FF_brt_51" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[1]~FF_brt_50" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[1]~FF_brt_49" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[0]~FF_brt_48" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[7]~FF_brt_35" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[7]~FF_brt_34" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[5]~FF_brt_32" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[4]~FF_brt_30" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[4]~FF_brt_29" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[4]~FF_brt_28" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[4]~FF_brt_27" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[2]~FF_brt_26" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[2]~FF_brt_25" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[1]~FF_brt_24" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[1]~FF_brt_23" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_15" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[0]~FF_brt_13" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[6]~FF_brt_10" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/count[6]~FF_brt_8" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[0]~FF_brt_5" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[1]~FF_brt_2" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[1]~FF_brt_1" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2cctrl/state[1]~FF_brt_0" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "LUT__1854" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "LUT__1859" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "LUT__1862" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "LUT__1864" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "LUT__1867" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "LUT__1869" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1846" port: "O" } sink { cell: "LUT__1875" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1851" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1854" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1856" port: "I[0]" } delay_max: 1358 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1857" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1862" port: "I[3]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1864" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1867" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1868" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1869" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1875" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__1851" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "w_rx_dv~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1857" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1859" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1862" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1864" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1869" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1878" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "w_rx_dv~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "RE" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__1861" port: "I[3]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__1864" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1855" port: "O" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[0]~FF" port: "O_seq" } sink { cell: "LUT__1899" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1856" port: "O" } sink { cell: "LUT__1862" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__1848" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__1880" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1859" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1861" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1862" port: "O" } sink { cell: "w_rx_dv~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O" } sink { cell: "LUT__1854" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O" } sink { cell: "LUT__1856" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O" } sink { cell: "LUT__1875" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1899" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1900" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1901" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1902" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1910" port: "I[3]" } delay_max: 1235 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__2285" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__2286" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__2287" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__2288" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1855" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1866" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1871" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1872" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1874" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1876" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1877" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 1250 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1855" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1866" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1871" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1872" port: "I[0]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1876" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1877" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1864" port: "O" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "CE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O" } sink { cell: "LUT__1874" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__1874" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1867" port: "O" } sink { cell: "LUT__1878" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1866" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1866" port: "O" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1866" port: "O" } sink { cell: "LUT__1873" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1866" port: "O" } sink { cell: "LUT__1878" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1869" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i_rx_serial" port: "inpad" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "I[1]" } delay_max: 3509 delay_min: 0  }
route { driver { cell: "LUT__1871" port: "O" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[1]~FF" port: "O_seq" } sink { cell: "LUT__1900" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1872" port: "O" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[2]~FF" port: "O_seq" } sink { cell: "LUT__1901" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1873" port: "O" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[3]~FF" port: "O_seq" } sink { cell: "LUT__1902" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1874" port: "O" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[4]~FF" port: "O_seq" } sink { cell: "LUT__2285" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__1876" port: "O" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[5]~FF" port: "O_seq" } sink { cell: "LUT__2286" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1877" port: "O" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[6]~FF" port: "O_seq" } sink { cell: "LUT__2287" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1878" port: "O" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[7]~FF" port: "O_seq" } sink { cell: "LUT__2288" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__1844" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__1847" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__1880" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__1844" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__1847" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__1883" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__1880" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1880" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1880" port: "O" } sink { cell: "LUT__1883" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__1844" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__1848" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__1883" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__1843" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__1849" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1883" port: "O" } sink { cell: "LUT__1887" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__1843" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__1849" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1843" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1843" port: "O" } sink { cell: "LUT__1845" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1843" port: "O" } sink { cell: "LUT__1887" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__1845" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__1849" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__1887" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__1842" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__1848" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1887" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1887" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1887" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1887" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__1842" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__1848" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1842" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1842" port: "O" } sink { cell: "LUT__1846" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1842" port: "O" } sink { cell: "LUT__1891" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__1846" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__1847" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__1891" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1858" port: "O" } sink { cell: "LUT__1859" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1891" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__1846" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__1847" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__1854" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__1867" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__1875" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 1410 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 1199 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 992 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "RE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "RE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "RE" } delay_max: 992 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 1915 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1704 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 1671 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "RE" } delay_max: 1497 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 1707 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1233 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 2429 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 2460 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1488 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[11]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[11]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__1904" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[10]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[10]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "LUT__1905" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "CE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "CE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__1910" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "RE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "RE" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1120 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "RE" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1776 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 1789 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[10]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[10]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1898" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 1110 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1905" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 1305 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 1305 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 1613 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[11]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[11]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 1119 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[0]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[0]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__1909" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[1]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[1]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__1906" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[2]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__1907" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[3]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__1905" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[4]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[4]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__1906" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[5]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[5]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__1903" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[6]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[6]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "LUT__1903" port: "I[2]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[7]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[7]" } delay_max: 1524 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "LUT__1907" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/waddr[9]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "O_seq" } sink { cell: "LUT__1904" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1609 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1807 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 1854 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1851 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[4]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[4]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[5]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[5]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1299 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 1434 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[6]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[6]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1036 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 1746 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[7]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[7]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/raddr[9]~FF" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 1504 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__1904" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__1909" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[2]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__1906" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__1907" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__1905" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__1906" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__1903" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__1903" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "LUT__1907" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "LUT__1904" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 992 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 1203 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[11]" } sink { cell: "w_i2c_slv_addr[0]~FF" port: "I[0]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[11]" } sink { cell: "w_num_byte[1]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[11]" } sink { cell: "w_i2c_data[1]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "w_i2c_slv_addr[0]~FF" port: "I[1]" } delay_max: 1025 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_12" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "w_enable~FF" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "w_i2c_slv_addr[1]~FF" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "w_i2c_slv_addr[2]~FF" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "w_i2c_slv_addr[3]~FF" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "w_i2c_slv_addr[4]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "w_i2c_slv_addr[5]~FF" port: "I[0]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "w_i2c_slv_addr[6]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_11" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/count[6]~FF_brt_9_brt_67" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_30" port: "I[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/count[1]~FF_brt_24" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_5" port: "I[3]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1952" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1954" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1957" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1958" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1978" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1983" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1985" port: "I[3]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1989" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1990" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__1991" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2002" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2029" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2033" port: "I[0]" } delay_max: 795 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2042" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2050" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2066" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2069" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2072" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2075" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2078" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2081" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O" } sink { cell: "LUT__2084" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[0]~FF" port: "O_seq" } sink { cell: "w_i2c_slv_addr[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_device_addr[1]~FF" port: "I[1]" } delay_max: 1786 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[0]~FF" port: "O_seq" } sink { cell: "LUT__2066" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1952" port: "O" } sink { cell: "w_i2c_slv_addr[0]~FF" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1952" port: "O" } sink { cell: "w_i2c_slv_addr[1]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1952" port: "O" } sink { cell: "w_i2c_slv_addr[2]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1952" port: "O" } sink { cell: "w_i2c_slv_addr[3]~FF" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1952" port: "O" } sink { cell: "w_i2c_slv_addr[4]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1952" port: "O" } sink { cell: "w_i2c_slv_addr[5]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1952" port: "O" } sink { cell: "w_i2c_slv_addr[6]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "w_num_byte[0]~FF" port: "I[0]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "w_i2c_data[0]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "w_rw~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[0]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[1]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[2]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[3]~FF" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[4]~FF" port: "I[0]" } delay_max: 1029 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[5]~FF" port: "I[0]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[6]~FF" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[7]~FF" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_39" port: "I[1]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "w1_fifo_rd_en~FF_brt_37" port: "I[1]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "I[0]" } delay_max: 1532 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/count[4]~FF_brt_30" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "I[2]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[0]~FF_brt_5" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_2" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1951" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1957" port: "I[2]" } delay_max: 1323 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1958" port: "I[2]" } delay_max: 1534 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1978" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1983" port: "I[3]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1984" port: "I[3]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1989" port: "I[3]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1990" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1991" port: "I[1]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1996" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2029" port: "I[3]" } delay_max: 1085 delay_min: 0  }
route { driver { cell: "i2cctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2033" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "w_num_byte[0]~FF" port: "O_seq" } sink { cell: "w_num_byte[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_num_byte[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_num_byte[0]~FF" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "w_num_byte[0]~FF" port: "O_seq" } sink { cell: "LUT__1961" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "w_num_byte[0]~FF" port: "O_seq" } sink { cell: "LUT__2002" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "w_num_byte[0]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "w_num_byte[1]~FF" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "w_num_byte[2]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "w_num_byte[3]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "w_num_byte[4]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "w_num_byte[5]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "w_num_byte[6]~FF" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "w_num_byte[7]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "w_i2c_data[0]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "w_i2c_data[1]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "w_i2c_data[2]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "w_i2c_data[3]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "w_i2c_data[4]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "w_i2c_data[5]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "w_i2c_data[6]~FF" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1958" port: "O" } sink { cell: "w_i2c_data[7]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "w_i2c_data[0]~FF" port: "O_seq" } sink { cell: "w_i2c_data[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_data[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_mosi_data[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "w_i2c_data[0]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "w_i2c_data[1]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "w_i2c_data[2]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "w_i2c_data[3]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "w_i2c_data[4]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "w_i2c_data[5]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "w_i2c_data[6]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1957" port: "O" } sink { cell: "w_i2c_data[7]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1989" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_12" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1989" port: "O" } sink { cell: "LUT__2051" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_12" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O" } sink { cell: "i2cctrl/state[3]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1992" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_12" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1992" port: "O" } sink { cell: "i2cctrl/count[0]~FF_brt_11" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1992" port: "O" } sink { cell: "i2cctrl/count[1]~FF_brt_24" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_12" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_28" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_12" port: "O_seq" } sink { cell: "i2cctrl/count[7]~FF_brt_35" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_12" port: "O_seq" } sink { cell: "i2cctrl/count[2]~FF_brt_26" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_12" port: "O_seq" } sink { cell: "i2cctrl/count[1]~FF_brt_23" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_12" port: "O_seq" } sink { cell: "i2cctrl/count[0]~FF_brt_13" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_12" port: "O_seq" } sink { cell: "i2cctrl/count[6]~FF_brt_8" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_46" port: "O_seq" } sink { cell: "w_fifo_wr_data[0]~FF_brt_46" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "O_seq" } sink { cell: "w_fifo_wr_data[0]~FF_brt_46" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "O_seq" } sink { cell: "w_fifo_wr_data[7]~FF_brt_61" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "O_seq" } sink { cell: "w_fifo_wr_data[6]~FF_brt_59" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "O_seq" } sink { cell: "w_fifo_wr_data[5]~FF_brt_57" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "O_seq" } sink { cell: "w_fifo_wr_data[4]~FF_brt_55" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "O_seq" } sink { cell: "w_fifo_wr_data[3]~FF_brt_53" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "O_seq" } sink { cell: "w_fifo_wr_data[2]~FF_brt_51" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "O_seq" } sink { cell: "w_fifo_wr_data[1]~FF_brt_49" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_48_rtinv" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_46" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_46" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[0]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "O" } sink { cell: "w_rw~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "O" } sink { cell: "LUT__2030" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rw~FF" port: "O_seq" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "w_rw~FF" port: "O_seq" } sink { cell: "i2cmaster/rw~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "w_rw~FF" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "w_rw~FF" port: "O_seq" } sink { cell: "LUT__2002" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "w_rw~FF" port: "O_seq" } sink { cell: "LUT__2030" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_rw~FF" port: "O_seq" } sink { cell: "LUT__2044" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "w_enable~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "I[0]" } delay_max: 1116 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "LUT__2002" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "LUT__2066" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "LUT__2069" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "LUT__2072" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "LUT__2075" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "LUT__2078" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "LUT__2081" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1996" port: "O" } sink { cell: "LUT__2084" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1991" port: "O" } sink { cell: "w_enable~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1991" port: "O" } sink { cell: "i2cctrl/state[3]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1991" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_27" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1991" port: "O" } sink { cell: "LUT__1992" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1997" port: "O" } sink { cell: "w_enable~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_enable~FF" port: "O_seq" } sink { cell: "i2cmaster/enable~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "w_enable~FF" port: "O_seq" } sink { cell: "LUT__1997" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_enable~FF" port: "O_seq" } sink { cell: "LUT__2196" port: "I[0]" } delay_max: 1007 delay_min: 0  }
route { driver { cell: "w_enable~FF" port: "O_seq" } sink { cell: "LUT__2200" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1999" port: "O" } sink { cell: "w_fifo_wr_en~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1999" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_47" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_2" port: "O" } sink { cell: "w_fifo_wr_en~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "w_fifo_wr_en~FF" port: "O_seq" } sink { cell: "w_fifo_wr_en~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_en~FF" port: "O_seq" } sink { cell: "LUT__2099" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1978" port: "O" } sink { cell: "w_fifo_wr_en~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1978" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1978" port: "O" } sink { cell: "LUT__1999" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_38" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_5" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_2" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__1952" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__1957" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__1958" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__1983" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__1984" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__1990" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__1991" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__1996" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__2029" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__2033" port: "I[1]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__2042" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__2051" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O" } sink { cell: "LUT__2058" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_6_brt_44" port: "O_seq" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_44_rtinv" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[12]" } sink { cell: "w_i2c_slv_addr[1]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[12]" } sink { cell: "w_num_byte[2]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[12]" } sink { cell: "w_i2c_data[2]~FF" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[1]~FF" port: "O_seq" } sink { cell: "w_i2c_slv_addr[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_device_addr[2]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[1]~FF" port: "O_seq" } sink { cell: "LUT__2069" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[13]" } sink { cell: "w_i2c_slv_addr[2]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[13]" } sink { cell: "w_num_byte[3]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[13]" } sink { cell: "w_i2c_data[3]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[2]~FF" port: "O_seq" } sink { cell: "w_i2c_slv_addr[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_device_addr[3]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[2]~FF" port: "O_seq" } sink { cell: "LUT__2072" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[10]" } sink { cell: "w_i2c_slv_addr[3]~FF" port: "I[1]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[10]" } sink { cell: "w_num_byte[4]~FF" port: "I[1]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[10]" } sink { cell: "w_i2c_data[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[3]~FF" port: "O_seq" } sink { cell: "w_i2c_slv_addr[3]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_device_addr[4]~FF" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[3]~FF" port: "O_seq" } sink { cell: "LUT__2075" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[11]" } sink { cell: "w_i2c_slv_addr[4]~FF" port: "I[1]" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[11]" } sink { cell: "w_num_byte[5]~FF" port: "I[1]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[11]" } sink { cell: "w_i2c_data[5]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[4]~FF" port: "O_seq" } sink { cell: "w_i2c_slv_addr[4]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[4]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_device_addr[5]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[4]~FF" port: "O_seq" } sink { cell: "LUT__2078" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[12]" } sink { cell: "w_i2c_slv_addr[5]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[12]" } sink { cell: "w_num_byte[6]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[12]" } sink { cell: "w_i2c_data[6]~FF" port: "I[1]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[5]~FF" port: "O_seq" } sink { cell: "w_i2c_slv_addr[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[5]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_device_addr[6]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[5]~FF" port: "O_seq" } sink { cell: "LUT__2081" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[13]" } sink { cell: "w_i2c_slv_addr[6]~FF" port: "I[1]" } delay_max: 825 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[13]" } sink { cell: "w_num_byte[7]~FF" port: "I[1]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[13]" } sink { cell: "w_i2c_data[7]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[6]~FF" port: "O_seq" } sink { cell: "w_i2c_slv_addr[6]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[6]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_device_addr[7]~FF" port: "I[1]" } delay_max: 1535 delay_min: 0  }
route { driver { cell: "w_i2c_slv_addr[6]~FF" port: "O_seq" } sink { cell: "LUT__2084" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "w_num_byte[1]~FF" port: "O_seq" } sink { cell: "w_num_byte[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_num_byte[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_num_byte[1]~FF" port: "I[1]" } delay_max: 1537 delay_min: 0  }
route { driver { cell: "w_num_byte[1]~FF" port: "O_seq" } sink { cell: "LUT__1961" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "w_num_byte[1]~FF" port: "O_seq" } sink { cell: "LUT__2066" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "w_num_byte[2]~FF" port: "O_seq" } sink { cell: "w_num_byte[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_num_byte[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_num_byte[2]~FF" port: "I[1]" } delay_max: 1458 delay_min: 0  }
route { driver { cell: "w_num_byte[2]~FF" port: "O_seq" } sink { cell: "LUT__1963" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "w_num_byte[2]~FF" port: "O_seq" } sink { cell: "LUT__2069" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "w_num_byte[3]~FF" port: "O_seq" } sink { cell: "w_num_byte[3]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_num_byte[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_num_byte[3]~FF" port: "I[1]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "w_num_byte[3]~FF" port: "O_seq" } sink { cell: "LUT__1962" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "w_num_byte[3]~FF" port: "O_seq" } sink { cell: "LUT__1964" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "w_num_byte[3]~FF" port: "O_seq" } sink { cell: "LUT__2072" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "w_num_byte[4]~FF" port: "O_seq" } sink { cell: "w_num_byte[4]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_num_byte[4]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_num_byte[4]~FF" port: "I[1]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "w_num_byte[4]~FF" port: "O_seq" } sink { cell: "LUT__1964" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "w_num_byte[4]~FF" port: "O_seq" } sink { cell: "LUT__1965" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "w_num_byte[4]~FF" port: "O_seq" } sink { cell: "LUT__2075" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "w_num_byte[5]~FF" port: "O_seq" } sink { cell: "w_num_byte[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_num_byte[5]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_num_byte[5]~FF" port: "I[1]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "w_num_byte[5]~FF" port: "O_seq" } sink { cell: "LUT__1966" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "w_num_byte[5]~FF" port: "O_seq" } sink { cell: "LUT__1968" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "w_num_byte[5]~FF" port: "O_seq" } sink { cell: "LUT__2078" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_num_byte[6]~FF" port: "O_seq" } sink { cell: "w_num_byte[6]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_num_byte[6]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_num_byte[6]~FF" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "w_num_byte[6]~FF" port: "O_seq" } sink { cell: "LUT__1966" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "w_num_byte[6]~FF" port: "O_seq" } sink { cell: "LUT__1968" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "w_num_byte[6]~FF" port: "O_seq" } sink { cell: "LUT__2081" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "w_num_byte[7]~FF" port: "O_seq" } sink { cell: "w_num_byte[7]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_num_byte[7]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_num_byte[7]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_num_byte[7]~FF" port: "O_seq" } sink { cell: "LUT__1967" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "w_num_byte[7]~FF" port: "O_seq" } sink { cell: "LUT__1969" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "w_num_byte[7]~FF" port: "O_seq" } sink { cell: "LUT__2084" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_i2c_data[1]~FF" port: "O_seq" } sink { cell: "w_i2c_data[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_data[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_mosi_data[1]~FF" port: "I[1]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "w_i2c_data[2]~FF" port: "O_seq" } sink { cell: "w_i2c_data[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_data[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_mosi_data[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_i2c_data[3]~FF" port: "O_seq" } sink { cell: "w_i2c_data[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_data[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_mosi_data[3]~FF" port: "I[1]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "w_i2c_data[4]~FF" port: "O_seq" } sink { cell: "w_i2c_data[4]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_data[4]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_mosi_data[4]~FF" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "w_i2c_data[5]~FF" port: "O_seq" } sink { cell: "w_i2c_data[5]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_data[5]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_mosi_data[5]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "w_i2c_data[6]~FF" port: "O_seq" } sink { cell: "w_i2c_data[6]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_data[6]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_mosi_data[6]~FF" port: "I[1]" } delay_max: 1562 delay_min: 0  }
route { driver { cell: "w_i2c_data[7]~FF" port: "O_seq" } sink { cell: "w_i2c_data[7]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_i2c_data[7]~FF" port: "O_seq" } sink { cell: "i2cmaster/saved_mosi_data[7]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1982" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1982" port: "O" } sink { cell: "i2cctrl/count[3]~FF_brt_65" port: "I[1]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__1982" port: "O" } sink { cell: "LUT__1992" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1982" port: "O" } sink { cell: "LUT__1999" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1982" port: "O" } sink { cell: "LUT__2001" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1982" port: "O" } sink { cell: "LUT__2124" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1982" port: "O" } sink { cell: "LUT__2183" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1977" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1977" port: "O" } sink { cell: "i2cctrl/count[3]~FF_brt_65" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1977" port: "O" } sink { cell: "LUT__1992" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1977" port: "O" } sink { cell: "LUT__1999" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1977" port: "O" } sink { cell: "LUT__2001" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1985" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_6_brt_45" port: "O_seq" } sink { cell: "LUT__1987" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O_seq" } sink { cell: "i2cctrl/count[3]~FF_brt_66" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_1" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_0" port: "O_seq" } sink { cell: "LUT__2062" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O_seq" } sink { cell: "i2cctrl/count[3]~FF_brt_66" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O_seq" } sink { cell: "i2cctrl/count[6]~FF_brt_10" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_1" port: "O_seq" } sink { cell: "LUT__1987" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_2" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2040" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_42" port: "O_seq" } sink { cell: "LUT__2040" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_38" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "O" } sink { cell: "LUT__1898" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" port: "I[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[3]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[0]~FF_brt_5" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_2" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1951" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1954" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1957" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1958" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1978" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1984" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1985" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1989" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1990" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1991" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1996" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2029" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2033" port: "I[3]" } delay_max: 1002 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2042" port: "I[1]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "i2cctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2058" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_41" port: "O_seq" } sink { cell: "LUT__2040" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "i2cctrl/state[0]~FF_brt_4" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" port: "I[1]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "LUT__1989" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "LUT__1997" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "LUT__2042" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "LUT__2199" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_en_ack~FF" port: "O_seq" } sink { cell: "LUT__2200" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_4" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_4" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_1" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" port: "O" } sink { cell: "i2cctrl/state[2]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1954" port: "O" } sink { cell: "i2cctrl/state[2]~FF" port: "I[1]" } delay_max: 1067 delay_min: 0  }
route { driver { cell: "LUT__1954" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_36" port: "I[1]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1954" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2042" port: "O" } sink { cell: "i2cctrl/state[2]~FF" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2044" port: "O" } sink { cell: "i2cctrl/state[3]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_40" port: "O_seq" } sink { cell: "LUT__2040" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_3_brt_39" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i2cctrl/state[1]~FF_brt_3_brt_39" port: "O_seq" } sink { cell: "LUT__2040" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1951" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_38" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1951" port: "O" } sink { cell: "LUT__1952" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2008" port: "O" } sink { cell: "w1_fifo_rd_en~FF_brt_38" port: "I[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__2008" port: "O" } sink { cell: "LUT__1898" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "w1_fifo_rd_en~FF_brt_38" port: "O_seq" } sink { cell: "LUT__2008" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "w1_fifo_rd_en~FF_brt_37" port: "O_seq" } sink { cell: "LUT__2008" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_11" port: "O_seq" } sink { cell: "i2cctrl/count[7]~FF_brt_35" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_11" port: "O_seq" } sink { cell: "i2cctrl/count[2]~FF_brt_26" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_11" port: "O_seq" } sink { cell: "i2cctrl/count[0]~FF_brt_13" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_11" port: "O_seq" } sink { cell: "i2cctrl/count[6]~FF_brt_8" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w1_fifo_rd_en~FF_brt_36" port: "O_seq" } sink { cell: "w1_fifo_rd_en~FF_brt_36_rtinv" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_9_brt_67" port: "O_seq" } sink { cell: "i2cctrl/count[6]~FF_brt_9_brt_67_rtinv" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[3]~FF_brt_65" port: "O_seq" } sink { cell: "i2cctrl/count[3]~FF_brt_66" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/count[3]~FF_brt_65" port: "O_seq" } sink { cell: "LUT__2062" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/count[3]~FF_brt_66" port: "O_seq" } sink { cell: "i2cctrl/count[3]~FF_brt_66" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cctrl/count[3]~FF_brt_66" port: "O" } sink { cell: "LUT__1962" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i2cctrl/count[3]~FF_brt_66" port: "O" } sink { cell: "LUT__1964" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i2cctrl/count[3]~FF_brt_66" port: "O" } sink { cell: "LUT__2054" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1990" port: "O" } sink { cell: "i2cctrl/count[3]~FF_brt_65" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1990" port: "O" } sink { cell: "LUT__1992" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1990" port: "O" } sink { cell: "LUT__1997" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1990" port: "O" } sink { cell: "LUT__2001" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2051" port: "O" } sink { cell: "i2cctrl/count[3]~FF_brt_65" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_5" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_5" port: "O_seq" } sink { cell: "i2cctrl/state[1]~FF_brt_1" port: "I[2]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__1973" port: "O" } sink { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "O" } sink { cell: "LUT__1983" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_64" port: "O_seq" } sink { cell: "LUT__1973" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[0]~FF_brt_7_brt_63" port: "O_seq" } sink { cell: "LUT__1973" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2119" port: "O" } sink { cell: "i2cmaster/state[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2117" port: "O" } sink { cell: "i2cmaster/state[0]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/state[0]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/state[1]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/state[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/state[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1839" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1841" port: "I[0]" } delay_max: 1259 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2127" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2130" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2132" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2141" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2145" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2157" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2167" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2183" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2221" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2223" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/state[3]~FF" port: "O_seq" } sink { cell: "LUT__2224" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/state[0]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/proc_counter[0]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[0]~FF" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/ack_received~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/post_state[0]~FF" port: "I[2]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "w_en_ack~FF" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/post_sda_out~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/state[1]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[1]~FF" port: "I[3]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[2]~FF" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[4]~FF" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[5]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[6]~FF" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[7]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/post_state[3]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1839" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1841" port: "I[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2129" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2133" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2137" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2138" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2145" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2157" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2168" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2176" port: "I[0]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2180" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2183" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2186" port: "I[2]" } delay_max: 1041 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2197" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2202" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2204" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2211" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2213" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2214" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2216" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2218" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2220" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cmaster/state[2]~FF" port: "O_seq" } sink { cell: "LUT__2236" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2125" port: "O" } sink { cell: "i2cmaster/state[0]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2125" port: "O" } sink { cell: "i2cmaster/state[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2125" port: "O" } sink { cell: "i2cmaster/state[2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2125" port: "O" } sink { cell: "i2cmaster/state[3]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "scl_out~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/post_state[0]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "w_en_ack~FF" port: "I[2]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "w_i2c_busy~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/enable~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/state[1]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/post_state[3]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1838" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1841" port: "I[3]" } delay_max: 1566 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2114" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2115" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2119" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2129" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2135" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2137" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2140" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2147" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2148" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2155" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2164" port: "I[3]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2168" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2172" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2180" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2182" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2188" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2191" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2193" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2203" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2213" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2214" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2219" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2220" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2233" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2cmaster/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2235" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__2127" port: "O" } sink { cell: "i2cmaster/proc_counter[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2130" port: "O" } sink { cell: "i2cmaster/proc_counter[0]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2133" port: "O" } sink { cell: "i2cmaster/proc_counter[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2133" port: "O" } sink { cell: "i2cmaster/proc_counter[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1840" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2113" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2127" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2130" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2132" port: "I[1]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2134" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2135" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2138" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2139" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2143" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2147" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2155" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2163" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2168" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2172" port: "I[3]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2173" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2175" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2179" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2182" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2184" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2188" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2193" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2199" port: "I[0]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2203" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2224" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2227" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2229" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2234" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2238" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2241" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2244" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2134" port: "O" } sink { cell: "i2cmaster/bit_counter[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2135" port: "O" } sink { cell: "i2cmaster/bit_counter[0]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2135" port: "O" } sink { cell: "LUT__2226" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2135" port: "O" } sink { cell: "LUT__2230" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2135" port: "O" } sink { cell: "LUT__2239" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2111" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2134" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2149" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2150" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2151" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2152" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2153" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2158" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2159" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2160" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2161" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2190" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2226" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2227" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2229" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2230" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2232" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2264" port: "I[0]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2265" port: "I[0]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2267" port: "I[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2268" port: "I[1]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2269" port: "I[0]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2270" port: "I[0]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "i2cmaster/bit_counter[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "i2cmaster/bit_counter[1]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "i2cmaster/bit_counter[2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "i2cmaster/bit_counter[3]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "i2cmaster/bit_counter[4]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "i2cmaster/bit_counter[5]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "i2cmaster/bit_counter[6]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2142" port: "O" } sink { cell: "i2cmaster/bit_counter[7]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2143" port: "O" } sink { cell: "scl_out~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "scl_out~FF" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/flag_data_valid_out~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[2]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[5]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[6]~FF" port: "I[2]" } delay_max: 1541 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1838" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1841" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2115" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2116" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2119" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2128" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2129" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2133" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2134" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2135" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2137" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2140" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2145" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2148" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2156" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2164" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2165" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2173" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2176" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2180" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2182" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2186" port: "I[0]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2194" port: "I[0]" } delay_max: 1290 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2204" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2211" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2213" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2215" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2218" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2219" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2cmaster/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2236" port: "I[3]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "scl_out~FF" port: "I[3]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "LUT__1840" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "LUT__2125" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "LUT__2166" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1839" port: "O" } sink { cell: "LUT__2174" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2146" port: "O" } sink { cell: "scl_out~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "scl_out~FF" port: "O_seq" } sink { cell: "scl_out" port: "outpad" } delay_max: 8042 delay_min: 0  }
route { driver { cell: "scl_out~FF" port: "O_seq" } sink { cell: "LUT__2143" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2157" port: "O" } sink { cell: "sda_out~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2156" port: "O" } sink { cell: "sda_out~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2166" port: "O" } sink { cell: "sda_out~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2170" port: "O" } sink { cell: "sda_out~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2174" port: "O" } sink { cell: "sda_out~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "sda_out~FF" port: "O_seq" } sink { cell: "sda_out" port: "outpad" } delay_max: 7837 delay_min: 0  }
route { driver { cell: "sda_out~FF" port: "O_seq" } sink { cell: "LUT__2147" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "sda_out~FF" port: "O_seq" } sink { cell: "LUT__2155" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "sda_out~FF" port: "O_seq" } sink { cell: "LUT__2163" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "sda_out~FF" port: "O_seq" } sink { cell: "LUT__2169" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "scl_in" port: "inpad" } sink { cell: "i2cmaster/ack_received~FF" port: "I[0]" } delay_max: 8192 delay_min: 0  }
route { driver { cell: "scl_in" port: "inpad" } sink { cell: "LUT__2126" port: "I[0]" } delay_max: 7985 delay_min: 0  }
route { driver { cell: "scl_in" port: "inpad" } sink { cell: "LUT__2175" port: "I[1]" } delay_max: 7941 delay_min: 0  }
route { driver { cell: "scl_in" port: "inpad" } sink { cell: "LUT__2223" port: "I[1]" } delay_max: 7978 delay_min: 0  }
route { driver { cell: "i2cmaster/ack_received~FF" port: "O_seq" } sink { cell: "i2cmaster/ack_received~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/ack_received~FF" port: "O_seq" } sink { cell: "LUT__2118" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/ack_received~FF" port: "O_seq" } sink { cell: "LUT__2163" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i2cmaster/ack_received~FF" port: "O_seq" } sink { cell: "LUT__2175" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2cmaster/ack_received~FF" port: "O_seq" } sink { cell: "LUT__2214" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2cmaster/ack_received~FF" port: "O_seq" } sink { cell: "LUT__2219" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2177" port: "O" } sink { cell: "i2cmaster/ack_received~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2181" port: "O" } sink { cell: "i2cmaster/ack_received~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2184" port: "O" } sink { cell: "i2cmaster/flag_data_valid_out~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/flag_data_valid_out~FF" port: "O_seq" } sink { cell: "LUT__1977" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/rw~FF" port: "O_seq" } sink { cell: "i2cmaster/post_state[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/rw~FF" port: "O_seq" } sink { cell: "LUT__2160" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2187" port: "O" } sink { cell: "i2cmaster/post_state[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2187" port: "O" } sink { cell: "i2cmaster/post_state[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2187" port: "O" } sink { cell: "i2cmaster/post_state[3]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cmaster/post_state[0]~FF" port: "O_seq" } sink { cell: "LUT__2115" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i2cmaster/post_state[0]~FF" port: "O_seq" } sink { cell: "LUT__2118" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "i2cmaster/byte_counter[0]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "i2cmaster/byte_counter[1]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "i2cmaster/byte_counter[2]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "i2cmaster/byte_counter[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "i2cmaster/byte_counter[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "i2cmaster/byte_counter[5]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "i2cmaster/byte_counter[6]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2189" port: "O" } sink { cell: "i2cmaster/byte_counter[7]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2100" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2252" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__2256" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "i2cmaster/byte_counter[0]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "i2cmaster/byte_counter[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "i2cmaster/byte_counter[4]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "LUT__2195" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "LUT__2252" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2191" port: "O" } sink { cell: "LUT__2258" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "i2cmaster/byte_counter[0]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "i2cmaster/byte_counter[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "i2cmaster/byte_counter[2]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "i2cmaster/byte_counter[3]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "i2cmaster/byte_counter[4]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "i2cmaster/byte_counter[5]~FF" port: "CE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "i2cmaster/byte_counter[6]~FF" port: "CE" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2194" port: "O" } sink { cell: "i2cmaster/byte_counter[7]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "w_data_out[0]~FF" port: "I[1]" } delay_max: 8291 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "w_data_out[1]~FF" port: "I[1]" } delay_max: 8449 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "w_data_out[2]~FF" port: "I[1]" } delay_max: 8299 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "w_data_out[3]~FF" port: "I[1]" } delay_max: 8688 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "w_data_out[4]~FF" port: "I[1]" } delay_max: 7850 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "w_data_out[5]~FF" port: "I[1]" } delay_max: 8359 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "w_data_out[6]~FF" port: "I[1]" } delay_max: 8196 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "w_data_out[7]~FF" port: "I[1]" } delay_max: 8221 delay_min: 0  }
route { driver { cell: "sda_in" port: "inpad" } sink { cell: "LUT__2177" port: "I[0]" } delay_max: 7978 delay_min: 0  }
route { driver { cell: "LUT__2195" port: "O" } sink { cell: "w_data_out[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_data_out[0]~FF" port: "O_seq" } sink { cell: "w_fifo_wr_data[0]~FF_brt_48" port: "I[1]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[0]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[5]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[6]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2198" port: "O" } sink { cell: "i2cmaster/saved_mosi_data[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[0]~FF" port: "O_seq" } sink { cell: "LUT__2151" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2200" port: "O" } sink { cell: "w_en_ack~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2199" port: "O" } sink { cell: "w_en_ack~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2205" port: "O" } sink { cell: "w_en_ack~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "i2cmaster/post_sda_out~FF" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "i2cmaster/post_state[3]~FF" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "LUT__2117" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "LUT__2170" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "LUT__2186" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "LUT__2189" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "LUT__2197" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2109" port: "O" } sink { cell: "LUT__2199" port: "I[3]" } delay_max: 1288 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[7]~FF" port: "O_seq" } sink { cell: "i2cmaster/post_sda_out~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[7]~FF" port: "O_seq" } sink { cell: "LUT__2150" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2207" port: "O" } sink { cell: "i2cmaster/post_sda_out~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cmaster/post_sda_out~FF" port: "O_seq" } sink { cell: "LUT__2163" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2208" port: "O" } sink { cell: "w_i2c_busy~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2208" port: "O" } sink { cell: "i2cmaster/enable~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_i2c_busy~FF" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "w_i2c_busy~FF" port: "O_seq" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_15" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "w_i2c_busy~FF" port: "O_seq" } sink { cell: "LUT__1984" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i2cmaster/enable~FF" port: "O_seq" } sink { cell: "LUT__2121" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2cmaster/enable~FF" port: "O_seq" } sink { cell: "LUT__2202" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_num_byte[0]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/rw~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_device_addr[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_device_addr[2]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_device_addr[3]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_device_addr[4]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_device_addr[5]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_device_addr[6]~FF" port: "CE" } delay_max: 584 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_device_addr[7]~FF" port: "CE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_num_byte[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_num_byte[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_num_byte[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_num_byte[4]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_num_byte[5]~FF" port: "CE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_num_byte[6]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2210" port: "O" } sink { cell: "i2cmaster/saved_num_byte[7]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[0]~FF" port: "O_seq" } sink { cell: "LUT__2100" port: "I[3]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[0]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1981" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[0]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[1]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[2]~FF" port: "RE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[3]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[4]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[5]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[6]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[7]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[8]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[9]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[10]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[11]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[12]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[13]~FF" port: "RE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[14]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "i2cmaster/divider_counter[15]~FF" port: "RE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "LUT__2125" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "LUT__2133" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "LUT__2141" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "LUT__2146" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2124" port: "O" } sink { cell: "LUT__2174" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__2211" port: "O" } sink { cell: "i2cmaster/state[1]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2216" port: "O" } sink { cell: "i2cmaster/state[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2213" port: "O" } sink { cell: "i2cmaster/state[2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2213" port: "O" } sink { cell: "i2cmaster/bit_counter[3]~FF" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2219" port: "O" } sink { cell: "i2cmaster/state[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2218" port: "O" } sink { cell: "i2cmaster/state[3]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2218" port: "O" } sink { cell: "LUT__2223" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2221" port: "O" } sink { cell: "i2cmaster/state[3]~FF" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2223" port: "O" } sink { cell: "i2cmaster/proc_counter[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/proc_counter[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1840" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2113" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2126" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2135" port: "I[3]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2138" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2139" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2143" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2147" port: "I[3]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2155" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2164" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2165" port: "I[1]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2172" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2175" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2179" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2182" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2188" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2193" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2202" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2203" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2233" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2cmaster/proc_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2235" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2224" port: "O" } sink { cell: "i2cmaster/proc_counter[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2227" port: "O" } sink { cell: "i2cmaster/bit_counter[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2176" port: "O" } sink { cell: "i2cmaster/bit_counter[1]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__2176" port: "O" } sink { cell: "LUT__2177" port: "I[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2176" port: "O" } sink { cell: "LUT__2238" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2176" port: "O" } sink { cell: "LUT__2247" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2226" port: "O" } sink { cell: "i2cmaster/bit_counter[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2111" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2149" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2151" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2153" port: "I[1]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2158" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2159" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2160" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2190" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2226" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2227" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2229" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2230" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2232" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2264" port: "I[1]" } delay_max: 1039 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2265" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2267" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2268" port: "I[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2269" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2270" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2229" port: "O" } sink { cell: "i2cmaster/bit_counter[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2230" port: "O" } sink { cell: "i2cmaster/bit_counter[2]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2111" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2153" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2190" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2229" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2230" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2232" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2263" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2266" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__2235" port: "O" } sink { cell: "i2cmaster/bit_counter[3]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2233" port: "O" } sink { cell: "i2cmaster/bit_counter[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2236" port: "O" } sink { cell: "i2cmaster/bit_counter[3]~FF" port: "I[3]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2111" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2190" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2233" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2234" port: "I[3]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2235" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2236" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2263" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2266" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2272" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2238" port: "O" } sink { cell: "i2cmaster/bit_counter[4]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[4]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2110" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2238" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2241" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2242" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2244" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2245" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2248" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "i2cmaster/bit_counter[4]~FF" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2242" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2245" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2239" port: "O" } sink { cell: "LUT__2248" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2241" port: "O" } sink { cell: "i2cmaster/bit_counter[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2242" port: "O" } sink { cell: "i2cmaster/bit_counter[5]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2110" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2241" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2242" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2244" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2245" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2248" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2244" port: "O" } sink { cell: "i2cmaster/bit_counter[6]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2244" port: "O" } sink { cell: "LUT__2247" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2245" port: "O" } sink { cell: "i2cmaster/bit_counter[6]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2110" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2245" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2247" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2248" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2247" port: "O" } sink { cell: "i2cmaster/bit_counter[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[7]~FF" port: "O_seq" } sink { cell: "i2cmaster/bit_counter[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__2110" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/bit_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__2247" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2248" port: "O" } sink { cell: "i2cmaster/bit_counter[7]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/post_state[3]~FF" port: "O" } sink { cell: "i2cmaster/post_state[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/post_state[2]~FF" port: "O_seq" } sink { cell: "LUT__2215" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2cmaster/post_state[3]~FF" port: "O_seq" } sink { cell: "LUT__2219" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/post_state[3]~FF" port: "O_seq" } sink { cell: "LUT__2220" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2100" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2252" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__2256" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2252" port: "O" } sink { cell: "i2cmaster/byte_counter[2]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2252" port: "O" } sink { cell: "LUT__2254" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2102" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2254" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2256" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2254" port: "O" } sink { cell: "i2cmaster/byte_counter[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[3]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2101" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2103" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2256" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2256" port: "O" } sink { cell: "i2cmaster/byte_counter[4]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2256" port: "O" } sink { cell: "LUT__2258" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[4]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[4]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2101" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2103" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2105" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2258" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2258" port: "O" } sink { cell: "i2cmaster/byte_counter[5]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2258" port: "O" } sink { cell: "i2cmaster/byte_counter[6]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2258" port: "O" } sink { cell: "LUT__2261" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[5]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[5]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[6]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2105" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2107" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2261" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[6]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[6]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2106" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2107" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2261" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2261" port: "O" } sink { cell: "i2cmaster/byte_counter[7]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[7]~FF" port: "O_seq" } sink { cell: "i2cmaster/byte_counter[7]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__2104" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/byte_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__2108" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2264" port: "O" } sink { cell: "w_data_out[1]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_data_out[1]~FF" port: "O_seq" } sink { cell: "w_fifo_wr_data[1]~FF_brt_50" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2265" port: "O" } sink { cell: "w_data_out[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_data_out[2]~FF" port: "O_seq" } sink { cell: "w_fifo_wr_data[2]~FF_brt_52" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2267" port: "O" } sink { cell: "w_data_out[3]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_data_out[3]~FF" port: "O_seq" } sink { cell: "w_fifo_wr_data[3]~FF_brt_54" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2268" port: "O" } sink { cell: "w_data_out[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_data_out[4]~FF" port: "O_seq" } sink { cell: "w_fifo_wr_data[4]~FF_brt_56" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__2269" port: "O" } sink { cell: "w_data_out[5]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_data_out[5]~FF" port: "O_seq" } sink { cell: "w_fifo_wr_data[5]~FF_brt_58" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2270" port: "O" } sink { cell: "w_data_out[6]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_data_out[6]~FF" port: "O_seq" } sink { cell: "w_fifo_wr_data[6]~FF_brt_60" port: "I[1]" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "LUT__2272" port: "O" } sink { cell: "w_data_out[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_data_out[7]~FF" port: "O_seq" } sink { cell: "w_fifo_wr_data[7]~FF_brt_62" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[1]~FF" port: "O_seq" } sink { cell: "LUT__2152" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[2]~FF" port: "O_seq" } sink { cell: "LUT__2151" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[3]~FF" port: "O_seq" } sink { cell: "LUT__2152" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[4]~FF" port: "O_seq" } sink { cell: "LUT__2149" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[5]~FF" port: "O_seq" } sink { cell: "LUT__2150" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_mosi_data[6]~FF" port: "O_seq" } sink { cell: "LUT__2149" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_device_addr[1]~FF" port: "O_seq" } sink { cell: "LUT__2161" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_device_addr[2]~FF" port: "O_seq" } sink { cell: "LUT__2160" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_device_addr[3]~FF" port: "O_seq" } sink { cell: "LUT__2161" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_device_addr[4]~FF" port: "O_seq" } sink { cell: "LUT__2159" port: "I[0]" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_device_addr[5]~FF" port: "O_seq" } sink { cell: "LUT__2158" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_device_addr[6]~FF" port: "O_seq" } sink { cell: "LUT__2159" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_device_addr[7]~FF" port: "O_seq" } sink { cell: "LUT__2158" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_device_addr[7]~FF" port: "O_seq" } sink { cell: "LUT__2164" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[1]~FF" port: "O_seq" } sink { cell: "LUT__2100" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[2]~FF" port: "O_seq" } sink { cell: "LUT__2102" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[3]~FF" port: "O_seq" } sink { cell: "LUT__2101" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[3]~FF" port: "O_seq" } sink { cell: "LUT__2103" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[4]~FF" port: "O_seq" } sink { cell: "LUT__2101" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[4]~FF" port: "O_seq" } sink { cell: "LUT__2103" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[4]~FF" port: "O_seq" } sink { cell: "LUT__2105" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[5]~FF" port: "O_seq" } sink { cell: "LUT__2105" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[5]~FF" port: "O_seq" } sink { cell: "LUT__2107" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[6]~FF" port: "O_seq" } sink { cell: "LUT__2106" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[6]~FF" port: "O_seq" } sink { cell: "LUT__2107" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[7]~FF" port: "O_seq" } sink { cell: "LUT__2104" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/saved_num_byte[7]~FF" port: "O_seq" } sink { cell: "LUT__2108" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[1]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1981" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[1]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[2]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1977" port: "I[0]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__2122" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[2]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[3]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1976" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__2122" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[3]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[4]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1976" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__2122" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[4]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[5]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__1976" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__2122" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[5]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[6]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__1976" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__2123" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[6]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[7]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[7]~FF" port: "O_seq" } sink { cell: "LUT__1981" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[7]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[8]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[8]~FF" port: "O_seq" } sink { cell: "LUT__1981" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[8]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[9]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[9]~FF" port: "O_seq" } sink { cell: "LUT__1980" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[9]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[10]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[10]~FF" port: "O_seq" } sink { cell: "LUT__1980" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[10]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[11]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[11]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[11]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[11]~FF" port: "O_seq" } sink { cell: "LUT__1980" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[11]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[12]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[12]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[12]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[12]~FF" port: "O_seq" } sink { cell: "LUT__1980" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[12]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[13]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[13]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[13]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[13]~FF" port: "O_seq" } sink { cell: "LUT__1979" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[13]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[14]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[14]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[14]~FF" port: "O_seq" } sink { cell: "LUT__1979" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[14]~FF" port: "cout" } sink { cell: "i2cmaster/divider_counter[15]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[15]~FF" port: "O_seq" } sink { cell: "i2cmaster/divider_counter[15]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cmaster/divider_counter[15]~FF" port: "O_seq" } sink { cell: "LUT__1982" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 870 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[11]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[11]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__2098" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[10]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[10]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "LUT__2095" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2099" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[1]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[10]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[10]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 788 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 577 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RCLKE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2091" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RCLKE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__2095" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[11]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[11]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__2096" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__2092" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[2]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__2093" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[3]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__2094" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[4]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[4]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__2096" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[5]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[5]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__2094" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[6]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[6]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "LUT__2095" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[8]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WADDR[7]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WADDR[7]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "O_seq" } sink { cell: "LUT__2093" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/waddr[9]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[10]~FF" port: "O_seq" } sink { cell: "LUT__2098" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[4]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[4]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[5]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[5]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[6]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[6]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[8]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[0]" } delay_max: 1510 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RADDR[7]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RADDR[7]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/raddr[9]~FF" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 1265 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "I[1]" } delay_max: 1548 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__2098" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__2096" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__2092" port: "I[1]" } delay_max: 1216 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__2093" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__2094" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__2096" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__2094" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__2095" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "LUT__2093" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "LUT__2098" port: "I[3]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][10]~FF" port: "O_seq" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[10]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[10]" } sink { cell: "w_tx_byte[0]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O" } sink { cell: "w_tx_byte[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O" } sink { cell: "w_tx_byte[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O" } sink { cell: "w_tx_byte[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O" } sink { cell: "w_tx_byte[3]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O" } sink { cell: "w_tx_byte[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O" } sink { cell: "w_tx_byte[5]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O" } sink { cell: "w_tx_byte[6]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O" } sink { cell: "w_tx_byte[7]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_byte[0]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_dv~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_byte[1]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_byte[2]~FF" port: "CE" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_byte[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_byte[4]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_byte[5]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_byte[6]~FF" port: "CE" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2319" port: "O" } sink { cell: "w_tx_byte[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_tx_byte[0]~FF" port: "O_seq" } sink { cell: "uarttx/r_Tx_Data[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_tx_done~FF" port: "O_seq" } sink { cell: "i5/state[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "w_tx_done~FF" port: "O_seq" } sink { cell: "i5/state[1]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "i5/state[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2091" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2090" port: "O" } sink { cell: "LUT__2321" port: "I[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "i5/state[0]~FF" port: "O_seq" } sink { cell: "i5/state[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i5/state[0]~FF" port: "O_seq" } sink { cell: "w2_fifo_rd_en~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "i5/state[0]~FF" port: "O_seq" } sink { cell: "w_tx_dv~FF" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "i5/state[0]~FF" port: "O_seq" } sink { cell: "i5/state[1]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "i5/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2319" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "i5/state[0]~FF" port: "O_seq" } sink { cell: "LUT__2321" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "i5/state[1]~FF" port: "O_seq" } sink { cell: "i5/state[0]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i5/state[1]~FF" port: "O_seq" } sink { cell: "w_tx_dv~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i5/state[1]~FF" port: "O_seq" } sink { cell: "i5/state[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i5/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2319" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i5/state[1]~FF" port: "O_seq" } sink { cell: "LUT__2321" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2321" port: "O" } sink { cell: "w2_fifo_rd_en~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w2_fifo_rd_en~FF" port: "O_seq" } sink { cell: "LUT__2091" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "w_tx_dv~FF" port: "O_seq" } sink { cell: "LUT__2345" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[11]" } sink { cell: "w_tx_byte[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_byte[1]~FF" port: "O_seq" } sink { cell: "uarttx/r_Tx_Data[1]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[12]" } sink { cell: "w_tx_byte[2]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_byte[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Tx_Data[2]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "RDATA[13]" } sink { cell: "w_tx_byte[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_byte[3]~FF" port: "O_seq" } sink { cell: "uarttx/r_Tx_Data[3]~FF" port: "I[1]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[10]" } sink { cell: "w_tx_byte[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_tx_byte[4]~FF" port: "O_seq" } sink { cell: "uarttx/r_Tx_Data[4]~FF" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[11]" } sink { cell: "w_tx_byte[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_byte[5]~FF" port: "O_seq" } sink { cell: "uarttx/r_Tx_Data[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[12]" } sink { cell: "w_tx_byte[6]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_byte[6]~FF" port: "O_seq" } sink { cell: "uarttx/r_Tx_Data[6]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "RDATA[13]" } sink { cell: "w_tx_byte[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_tx_byte[7]~FF" port: "O_seq" } sink { cell: "uarttx/r_Tx_Data[7]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__2351" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[3]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[5]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[6]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2333" port: "O" } sink { cell: "uarttx/r_Clock_Count[8]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[0]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "w_tx_done~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "o_tx_serial_2~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_SM_Main[1]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_SM_Main[0]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[1]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[2]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[3]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[4]~FF" port: "CE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[5]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[6]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[7]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[8]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__2336" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__2344" port: "I[2]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__2346" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__2363" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "w_tx_done~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "o_tx_serial_2~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uarttx/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[2]~FF" port: "I[3]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__2333" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__2336" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__2344" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__2345" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__2363" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2336" port: "O" } sink { cell: "w_tx_done~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2341" port: "O" } sink { cell: "o_tx_serial_2~FF" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "o_tx_serial_2~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uarttx/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "uarttx/r_SM_Main[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__2333" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__2336" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__2344" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__2346" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uarttx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__2363" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "o_tx_serial_2~FF" port: "O_seq" } sink { cell: "LUT__2367" port: "I[0]" } delay_max: 2058 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__2337" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__2338" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__2339" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__2340" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "uarttx/r_Bit_Index[0]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "uarttx/r_Bit_Index[1]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2344" port: "O" } sink { cell: "uarttx/r_Bit_Index[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "uarttx/r_Tx_Data[0]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "uarttx/r_Tx_Data[1]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "uarttx/r_Tx_Data[2]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "uarttx/r_Tx_Data[3]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "uarttx/r_Tx_Data[4]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "uarttx/r_Tx_Data[5]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "uarttx/r_Tx_Data[6]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2346" port: "O" } sink { cell: "uarttx/r_Tx_Data[7]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uarttx/r_Tx_Data[0]~FF" port: "O_seq" } sink { cell: "LUT__2340" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2332" port: "O" } sink { cell: "uarttx/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2332" port: "O" } sink { cell: "uarttx/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2332" port: "O" } sink { cell: "uarttx/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2332" port: "O" } sink { cell: "LUT__2333" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2332" port: "O" } sink { cell: "LUT__2336" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2332" port: "O" } sink { cell: "LUT__2344" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2348" port: "O" } sink { cell: "uarttx/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "uarttx/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2345" port: "O" } sink { cell: "LUT__2346" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__2331" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__2351" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__2331" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__2354" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2351" port: "O" } sink { cell: "uarttx/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2351" port: "O" } sink { cell: "uarttx/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2351" port: "O" } sink { cell: "LUT__2354" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__2331" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__2354" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__2330" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "uarttx/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "uarttx/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "uarttx/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2354" port: "O" } sink { cell: "LUT__2358" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__2330" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2330" port: "O" } sink { cell: "uarttx/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2330" port: "O" } sink { cell: "LUT__2331" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2330" port: "O" } sink { cell: "LUT__2358" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__2332" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__2358" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__2332" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "uarttx/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2358" port: "O" } sink { cell: "uarttx/r_Clock_Count[8]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uarttx/r_Clock_Count[8]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__2332" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__2337" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__2339" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uarttx/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__2341" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uarttx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__2348" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uarttx/r_Tx_Data[1]~FF" port: "O_seq" } sink { cell: "LUT__2339" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Tx_Data[2]~FF" port: "O_seq" } sink { cell: "LUT__2340" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uarttx/r_Tx_Data[3]~FF" port: "O_seq" } sink { cell: "LUT__2339" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uarttx/r_Tx_Data[4]~FF" port: "O_seq" } sink { cell: "LUT__2338" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uarttx/r_Tx_Data[5]~FF" port: "O_seq" } sink { cell: "LUT__2337" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "uarttx/r_Tx_Data[6]~FF" port: "O_seq" } sink { cell: "LUT__2338" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uarttx/r_Tx_Data[7]~FF" port: "O_seq" } sink { cell: "LUT__2337" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2363" port: "O" } sink { cell: "uarttx/r_SM_Main[2]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "w_fifo_wr_data[7]~FF_brt_62" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "w_fifo_wr_data[6]~FF_brt_60" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "w_fifo_wr_data[5]~FF_brt_58" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "w_fifo_wr_data[4]~FF_brt_56" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "w_fifo_wr_data[3]~FF_brt_54" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "w_fifo_wr_data[2]~FF_brt_52" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "w_fifo_wr_data[1]~FF_brt_50" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_48" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2001" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_29" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2084" port: "O" } sink { cell: "w_fifo_wr_data[7]~FF_brt_62" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[7]~FF_brt_62" port: "O_seq" } sink { cell: "w_fifo_wr_data[7]~FF_brt_62_rtinv" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[7]~FF_brt_61" port: "O_seq" } sink { cell: "w_fifo_wr_data[7]~FF_brt_61" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[7]~FF_brt_62_rtinv" port: "O" } sink { cell: "w_fifo_wr_data[7]~FF_brt_61" port: "I[2]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[7]~FF_brt_61" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WDATA[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2081" port: "O" } sink { cell: "w_fifo_wr_data[6]~FF_brt_60" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[6]~FF_brt_60" port: "O_seq" } sink { cell: "w_fifo_wr_data[6]~FF_brt_60_rtinv" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[6]~FF_brt_59" port: "O_seq" } sink { cell: "w_fifo_wr_data[6]~FF_brt_59" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[6]~FF_brt_60_rtinv" port: "O" } sink { cell: "w_fifo_wr_data[6]~FF_brt_59" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[6]~FF_brt_59" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WDATA[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2078" port: "O" } sink { cell: "w_fifo_wr_data[5]~FF_brt_58" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[5]~FF_brt_58" port: "O_seq" } sink { cell: "w_fifo_wr_data[5]~FF_brt_58_rtinv" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[5]~FF_brt_57" port: "O_seq" } sink { cell: "w_fifo_wr_data[5]~FF_brt_57" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[5]~FF_brt_58_rtinv" port: "O" } sink { cell: "w_fifo_wr_data[5]~FF_brt_57" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[5]~FF_brt_57" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WDATA[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__2075" port: "O" } sink { cell: "w_fifo_wr_data[4]~FF_brt_56" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[4]~FF_brt_56" port: "O_seq" } sink { cell: "w_fifo_wr_data[4]~FF_brt_56_rtinv" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[4]~FF_brt_55" port: "O_seq" } sink { cell: "w_fifo_wr_data[4]~FF_brt_55" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[4]~FF_brt_56_rtinv" port: "O" } sink { cell: "w_fifo_wr_data[4]~FF_brt_55" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[4]~FF_brt_55" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2072" port: "O" } sink { cell: "w_fifo_wr_data[3]~FF_brt_54" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[3]~FF_brt_54" port: "O_seq" } sink { cell: "w_fifo_wr_data[3]~FF_brt_54_rtinv" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[3]~FF_brt_53" port: "O_seq" } sink { cell: "w_fifo_wr_data[3]~FF_brt_53" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[3]~FF_brt_54_rtinv" port: "O" } sink { cell: "w_fifo_wr_data[3]~FF_brt_53" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[3]~FF_brt_53" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[3]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__2069" port: "O" } sink { cell: "w_fifo_wr_data[2]~FF_brt_52" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[2]~FF_brt_52" port: "O_seq" } sink { cell: "w_fifo_wr_data[2]~FF_brt_52_rtinv" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[2]~FF_brt_51" port: "O_seq" } sink { cell: "w_fifo_wr_data[2]~FF_brt_51" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[2]~FF_brt_52_rtinv" port: "O" } sink { cell: "w_fifo_wr_data[2]~FF_brt_51" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[2]~FF_brt_51" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__2066" port: "O" } sink { cell: "w_fifo_wr_data[1]~FF_brt_50" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[1]~FF_brt_50" port: "O_seq" } sink { cell: "w_fifo_wr_data[1]~FF_brt_50_rtinv" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[1]~FF_brt_49" port: "O_seq" } sink { cell: "w_fifo_wr_data[1]~FF_brt_49" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[1]~FF_brt_50_rtinv" port: "O" } sink { cell: "w_fifo_wr_data[1]~FF_brt_49" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[1]~FF_brt_49" port: "O" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[1]" } delay_max: 870 delay_min: 0  }
route { driver { cell: "LUT__2002" port: "O" } sink { cell: "w_fifo_wr_data[0]~FF_brt_48" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_fifo_wr_data[0]~FF_brt_48" port: "O_seq" } sink { cell: "w_fifo_wr_data[0]~FF_brt_48_rtinv" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "i2cctrl/count[7]~FF_brt_34" port: "O_seq" } sink { cell: "i2cctrl/count[7]~FF_brt_35" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cctrl/count[7]~FF_brt_35" port: "O_seq" } sink { cell: "i2cctrl/count[7]~FF_brt_35" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cctrl/count[7]~FF_brt_35" port: "O" } sink { cell: "LUT__1967" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cctrl/count[7]~FF_brt_35" port: "O" } sink { cell: "LUT__1969" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_8" port: "O" } sink { cell: "i2cctrl/count[7]~FF_brt_34" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_8" port: "O" } sink { cell: "LUT__1966" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_8" port: "O" } sink { cell: "LUT__1968" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_10" port: "O" } sink { cell: "i2cctrl/count[7]~FF_brt_34" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_10" port: "O" } sink { cell: "LUT__1966" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_10" port: "O" } sink { cell: "LUT__1968" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[5]~FF_brt_32" port: "O" } sink { cell: "i2cctrl/count[7]~FF_brt_34" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[5]~FF_brt_32" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_27" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2060" port: "O" } sink { cell: "i2cctrl/count[5]~FF_brt_32" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__2060" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_29" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2060" port: "O" } sink { cell: "LUT__1964" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__2060" port: "O" } sink { cell: "LUT__1965" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2060" port: "O" } sink { cell: "LUT__2058" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2054" port: "O" } sink { cell: "i2cctrl/count[5]~FF_brt_32" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2054" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_29" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "LUT__2054" port: "O" } sink { cell: "LUT__2058" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[5]~FF_brt_32" port: "O_seq" } sink { cell: "i2cctrl/count[6]~FF_brt_8" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cctrl/count[5]~FF_brt_32" port: "O_seq" } sink { cell: "LUT__2062" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2058" port: "O" } sink { cell: "i2cctrl/count[4]~FF_brt_30" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[4]~FF_brt_30" port: "O_seq" } sink { cell: "LUT__2060" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cctrl/count[4]~FF_brt_29" port: "O_seq" } sink { cell: "LUT__2060" port: "I[2]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "i2cctrl/count[4]~FF_brt_28" port: "O_seq" } sink { cell: "i2cctrl/count[4]~FF_brt_28_rtinv" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/count[4]~FF_brt_27" port: "O_seq" } sink { cell: "LUT__2060" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[2]~FF_brt_25" port: "O_seq" } sink { cell: "i2cctrl/count[2]~FF_brt_26" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cctrl/count[2]~FF_brt_26" port: "O_seq" } sink { cell: "i2cctrl/count[2]~FF_brt_26" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cctrl/count[2]~FF_brt_26" port: "O" } sink { cell: "LUT__1963" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cctrl/count[2]~FF_brt_26" port: "O" } sink { cell: "LUT__2050" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "i2cctrl/count[2]~FF_brt_26" port: "O" } sink { cell: "LUT__2054" port: "I[2]" } delay_max: 584 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_13" port: "O" } sink { cell: "i2cctrl/count[2]~FF_brt_25" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_13" port: "O" } sink { cell: "i2cctrl/count[1]~FF_brt_24" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_13" port: "O" } sink { cell: "LUT__1961" port: "I[2]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_13" port: "O" } sink { cell: "LUT__2050" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_13" port: "O" } sink { cell: "LUT__2054" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2cctrl/count[1]~FF_brt_23" port: "O" } sink { cell: "i2cctrl/count[2]~FF_brt_25" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cctrl/count[1]~FF_brt_23" port: "O" } sink { cell: "i2cctrl/count[1]~FF_brt_24" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[1]~FF_brt_23" port: "O" } sink { cell: "LUT__1961" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/count[1]~FF_brt_23" port: "O" } sink { cell: "LUT__2050" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2cctrl/count[1]~FF_brt_23" port: "O" } sink { cell: "LUT__2054" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[1]~FF_brt_24" port: "O_seq" } sink { cell: "i2cctrl/count[1]~FF_brt_23" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cctrl/count[1]~FF_brt_23" port: "O_seq" } sink { cell: "i2cctrl/count[1]~FF_brt_23" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[2]~FF_brt_21" port: "O_seq" } sink { cell: "LUT__1973" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cctrl/post_hold_state[1]~FF_brt_17_rtinv" port: "O" } sink { cell: "i2cctrl/post_wait_state[2]~FF_brt_22" port: "I[2]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_5" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_5" port: "O" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" port: "I[2]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_5" port: "O" } sink { cell: "LUT__1997" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__2033" port: "O" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" port: "I[3]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_20" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2cctrl/post_hold_state[1]~FF_brt_15" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_18" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "O_seq" } sink { cell: "i2cctrl/post_wait_state[1]~FF_brt_19" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2030" port: "O" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i2cctrl/post_hold_state[1]~FF_brt_17" port: "O_seq" } sink { cell: "i2cctrl/post_hold_state[1]~FF_brt_17_rtinv" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2cctrl/count[0]~FF_brt_13" port: "O_seq" } sink { cell: "i2cctrl/count[0]~FF_brt_13" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_8" port: "O_seq" } sink { cell: "i2cctrl/count[6]~FF_brt_10" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_8" port: "O_seq" } sink { cell: "i2cctrl/count[6]~FF_brt_8" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2062" port: "O" } sink { cell: "i2cctrl/count[6]~FF_brt_10" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_10" port: "O_seq" } sink { cell: "i2cctrl/count[6]~FF_brt_10" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1894" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1895" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1896" port: "O" } sink { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "I[2]" } delay_max: 1012 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_6_brt_43" port: "O_seq" } sink { cell: "LUT__1987" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1987" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_1" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1963" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_0" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1964" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_0" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1967" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_0" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1969" port: "O" } sink { cell: "i2cctrl/state[1]~FF_brt_0" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__2367" port: "O" } sink { cell: "o_tx_serial" port: "outpad" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__1840" port: "O" } sink { cell: "scl_oe" port: "outpad" } delay_max: 8044 delay_min: 0  }
route { driver { cell: "LUT__1841" port: "O" } sink { cell: "sda_oe" port: "outpad" } delay_max: 7318 delay_min: 0  }
route { driver { cell: "w1_fifo_rd_en~FF_brt_36_rtinv" port: "O" } sink { cell: "LUT__2008" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__1840" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2121" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2127" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2198" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2205" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1838" port: "O" } sink { cell: "LUT__2221" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" } sink { cell: "LUT__1894" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" } sink { cell: "LUT__2087" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "O" } sink { cell: "LUT__2087" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cout" } sink { cell: "AUX_ADD_CO__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__2088" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "O" } sink { cell: "LUT__2088" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "O" } sink { cell: "LUT__2087" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "O" } sink { cell: "LUT__2088" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "O" } sink { cell: "LUT__2089" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" } sink { cell: "LUT__2089" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" } sink { cell: "LUT__2089" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cout" } sink { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" } sink { cell: "LUT__2089" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" } sink { cell: "LUT__2088" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "O" } sink { cell: "LUT__1894" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cout" } sink { cell: "AUX_ADD_CO__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__1895" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "O" } sink { cell: "LUT__1895" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "O" } sink { cell: "LUT__1894" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "O" } sink { cell: "LUT__1895" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "O" } sink { cell: "LUT__1896" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" } sink { cell: "LUT__1896" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" } sink { cell: "LUT__1896" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cout" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" } sink { cell: "LUT__1896" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" } sink { cell: "LUT__1895" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1899" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1900" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1901" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1902" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$2" port: "WDATA[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2285" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WDATA[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2286" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WDATA[1]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__2287" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WDATA[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2288" port: "O" } sink { cell: "i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram__D$1" port: "WDATA[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1844" port: "O" } sink { cell: "LUT__1845" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1845" port: "O" } sink { cell: "LUT__1846" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1847" port: "O" } sink { cell: "LUT__1850" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1848" port: "O" } sink { cell: "LUT__1850" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1849" port: "O" } sink { cell: "LUT__1850" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__1851" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__1858" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__1861" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1850" port: "O" } sink { cell: "LUT__1868" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__1855" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__1871" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__1872" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1854" port: "O" } sink { cell: "LUT__1873" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1857" port: "O" } sink { cell: "LUT__1858" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1857" port: "O" } sink { cell: "LUT__1861" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1868" port: "O" } sink { cell: "LUT__1869" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1875" port: "O" } sink { cell: "LUT__1876" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1875" port: "O" } sink { cell: "LUT__1877" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__i2c_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "O" } sink { cell: "LUT__1894" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1903" port: "O" } sink { cell: "LUT__1910" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1904" port: "O" } sink { cell: "LUT__1908" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1905" port: "O" } sink { cell: "LUT__1908" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1906" port: "O" } sink { cell: "LUT__1908" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1907" port: "O" } sink { cell: "LUT__1908" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1908" port: "O" } sink { cell: "LUT__1910" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1909" port: "O" } sink { cell: "LUT__1910" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1961" port: "O" } sink { cell: "LUT__1963" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1962" port: "O" } sink { cell: "LUT__1963" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1965" port: "O" } sink { cell: "LUT__1967" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1966" port: "O" } sink { cell: "LUT__1967" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1968" port: "O" } sink { cell: "LUT__1969" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1976" port: "O" } sink { cell: "LUT__1977" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1979" port: "O" } sink { cell: "LUT__1982" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1980" port: "O" } sink { cell: "LUT__1982" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1981" port: "O" } sink { cell: "LUT__1982" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1983" port: "O" } sink { cell: "LUT__1985" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1984" port: "O" } sink { cell: "LUT__1985" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "i2cctrl/state[0]~FF_brt_6_brt_44_rtinv" port: "O" } sink { cell: "LUT__1987" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2029" port: "O" } sink { cell: "LUT__2030" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__2029" port: "O" } sink { cell: "LUT__2044" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2050" port: "O" } sink { cell: "LUT__2051" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "i2cctrl/count[4]~FF_brt_28_rtinv" port: "O" } sink { cell: "LUT__2060" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "i2cctrl/count[6]~FF_brt_9_brt_67_rtinv" port: "O" } sink { cell: "LUT__2062" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__i2c_rd_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i11" port: "O" } sink { cell: "LUT__2087" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2087" port: "O" } sink { cell: "LUT__2090" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2088" port: "O" } sink { cell: "LUT__2090" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2089" port: "O" } sink { cell: "LUT__2090" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2092" port: "O" } sink { cell: "LUT__2099" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2093" port: "O" } sink { cell: "LUT__2097" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2094" port: "O" } sink { cell: "LUT__2097" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2095" port: "O" } sink { cell: "LUT__2097" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2096" port: "O" } sink { cell: "LUT__2097" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2097" port: "O" } sink { cell: "LUT__2099" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2098" port: "O" } sink { cell: "LUT__2099" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2100" port: "O" } sink { cell: "LUT__2102" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2101" port: "O" } sink { cell: "LUT__2102" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2102" port: "O" } sink { cell: "LUT__2109" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2103" port: "O" } sink { cell: "LUT__2109" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2104" port: "O" } sink { cell: "LUT__2106" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2105" port: "O" } sink { cell: "LUT__2106" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2106" port: "O" } sink { cell: "LUT__2109" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2107" port: "O" } sink { cell: "LUT__2108" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2108" port: "O" } sink { cell: "LUT__2109" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2110" port: "O" } sink { cell: "LUT__2112" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2110" port: "O" } sink { cell: "LUT__2191" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2110" port: "O" } sink { cell: "LUT__2234" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2110" port: "O" } sink { cell: "LUT__2263" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__2110" port: "O" } sink { cell: "LUT__2266" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2110" port: "O" } sink { cell: "LUT__2272" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2111" port: "O" } sink { cell: "LUT__2112" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2111" port: "O" } sink { cell: "LUT__2238" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2111" port: "O" } sink { cell: "LUT__2239" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2111" port: "O" } sink { cell: "LUT__2241" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2111" port: "O" } sink { cell: "LUT__2244" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2114" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2116" port: "I[2]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2119" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2154" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2170" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2172" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2184" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2187" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2189" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2193" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2196" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2199" port: "I[2]" } delay_max: 1232 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2207" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2211" port: "I[0]" } delay_max: 1052 delay_min: 0  }
route { driver { cell: "LUT__2112" port: "O" } sink { cell: "LUT__2213" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2114" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2115" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2116" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2121" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2145" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2148" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2187" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2207" port: "I[1]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2211" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2216" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2220" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2113" port: "O" } sink { cell: "LUT__2221" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2114" port: "O" } sink { cell: "LUT__2117" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2115" port: "O" } sink { cell: "LUT__2116" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2116" port: "O" } sink { cell: "LUT__2117" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2118" port: "O" } sink { cell: "LUT__2119" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2121" port: "O" } sink { cell: "LUT__2125" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2122" port: "O" } sink { cell: "LUT__2123" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2123" port: "O" } sink { cell: "LUT__2124" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2123" port: "O" } sink { cell: "LUT__2183" port: "I[3]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2126" port: "O" } sink { cell: "LUT__2127" port: "I[0]" } delay_max: 1083 delay_min: 0  }
route { driver { cell: "LUT__2126" port: "O" } sink { cell: "LUT__2128" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2126" port: "O" } sink { cell: "LUT__2132" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2126" port: "O" } sink { cell: "LUT__2194" port: "I[1]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "LUT__2128" port: "O" } sink { cell: "LUT__2130" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2129" port: "O" } sink { cell: "LUT__2130" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2129" port: "O" } sink { cell: "LUT__2146" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__2129" port: "O" } sink { cell: "LUT__2167" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__2129" port: "O" } sink { cell: "LUT__2210" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__2129" port: "O" } sink { cell: "LUT__2223" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2129" port: "O" } sink { cell: "LUT__2224" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2132" port: "O" } sink { cell: "LUT__2133" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2137" port: "O" } sink { cell: "LUT__2138" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2137" port: "O" } sink { cell: "LUT__2166" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2137" port: "O" } sink { cell: "LUT__2186" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2137" port: "O" } sink { cell: "LUT__2207" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__2138" port: "O" } sink { cell: "LUT__2142" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2139" port: "O" } sink { cell: "LUT__2140" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2139" port: "O" } sink { cell: "LUT__2167" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__2139" port: "O" } sink { cell: "LUT__2177" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__2139" port: "O" } sink { cell: "LUT__2196" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2142" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2195" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2264" port: "I[2]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2265" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2267" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2268" port: "I[2]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2269" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2270" port: "I[2]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__2140" port: "O" } sink { cell: "LUT__2271" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2142" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2181" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2187" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2198" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2205" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2207" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2208" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2141" port: "O" } sink { cell: "LUT__2210" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2145" port: "O" } sink { cell: "LUT__2146" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2147" port: "O" } sink { cell: "LUT__2148" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2148" port: "O" } sink { cell: "LUT__2156" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2149" port: "O" } sink { cell: "LUT__2150" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2150" port: "O" } sink { cell: "LUT__2154" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2151" port: "O" } sink { cell: "LUT__2152" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2152" port: "O" } sink { cell: "LUT__2154" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2153" port: "O" } sink { cell: "LUT__2154" port: "I[3]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__2153" port: "O" } sink { cell: "LUT__2162" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2154" port: "O" } sink { cell: "LUT__2156" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2155" port: "O" } sink { cell: "LUT__2156" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2158" port: "O" } sink { cell: "LUT__2162" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2159" port: "O" } sink { cell: "LUT__2162" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2160" port: "O" } sink { cell: "LUT__2161" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__2161" port: "O" } sink { cell: "LUT__2162" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2162" port: "O" } sink { cell: "LUT__2166" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2163" port: "O" } sink { cell: "LUT__2165" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2164" port: "O" } sink { cell: "LUT__2165" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2165" port: "O" } sink { cell: "LUT__2166" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2167" port: "O" } sink { cell: "LUT__2169" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2167" port: "O" } sink { cell: "LUT__2170" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__2168" port: "O" } sink { cell: "LUT__2169" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2169" port: "O" } sink { cell: "LUT__2170" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2172" port: "O" } sink { cell: "LUT__2173" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2173" port: "O" } sink { cell: "LUT__2174" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2175" port: "O" } sink { cell: "LUT__2177" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2179" port: "O" } sink { cell: "LUT__2180" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2180" port: "O" } sink { cell: "LUT__2181" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__2182" port: "O" } sink { cell: "LUT__2184" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2183" port: "O" } sink { cell: "LUT__2184" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__2183" port: "O" } sink { cell: "LUT__2194" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2183" port: "O" } sink { cell: "LUT__2195" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2183" port: "O" } sink { cell: "LUT__2263" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2183" port: "O" } sink { cell: "LUT__2266" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__2183" port: "O" } sink { cell: "LUT__2272" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__2186" port: "O" } sink { cell: "LUT__2187" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__2188" port: "O" } sink { cell: "LUT__2189" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__2188" port: "O" } sink { cell: "LUT__2191" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2190" port: "O" } sink { cell: "LUT__2191" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__2193" port: "O" } sink { cell: "LUT__2194" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2196" port: "O" } sink { cell: "LUT__2197" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2197" port: "O" } sink { cell: "LUT__2198" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2202" port: "O" } sink { cell: "LUT__2205" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__2203" port: "O" } sink { cell: "LUT__2204" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2204" port: "O" } sink { cell: "LUT__2205" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "LUT__2204" port: "O" } sink { cell: "LUT__2208" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2214" port: "O" } sink { cell: "LUT__2216" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2215" port: "O" } sink { cell: "LUT__2216" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2220" port: "O" } sink { cell: "LUT__2221" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2232" port: "O" } sink { cell: "LUT__2233" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__2232" port: "O" } sink { cell: "LUT__2234" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2232" port: "O" } sink { cell: "LUT__2271" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__2234" port: "O" } sink { cell: "LUT__2235" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2234" port: "O" } sink { cell: "LUT__2236" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2264" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__2263" port: "O" } sink { cell: "LUT__2265" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2266" port: "O" } sink { cell: "LUT__2267" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2266" port: "O" } sink { cell: "LUT__2268" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2266" port: "O" } sink { cell: "LUT__2269" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2266" port: "O" } sink { cell: "LUT__2270" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__2271" port: "O" } sink { cell: "LUT__2272" port: "I[3]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__2331" port: "O" } sink { cell: "LUT__2332" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__2337" port: "O" } sink { cell: "LUT__2338" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2338" port: "O" } sink { cell: "LUT__2341" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__2339" port: "O" } sink { cell: "LUT__2340" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__2340" port: "O" } sink { cell: "LUT__2341" port: "I[0]" } delay_max: 337 delay_min: 0  }
