

================================================================
== Vivado HLS Report for 'secure_enclave_key_store_ghash_iteration'
================================================================
* Date:           Sun Jan  8 14:28:55 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        secure_enclave_key_store
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.98|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  131|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  128|  128|         1|          -|          -|   128|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    643|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    521|
|Register         |        -|      -|     778|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     778|   1164|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_104_p2                     |     +    |      0|  0|    8|           8|           1|
    |exitcond_i_fu_98_p2             |   icmp   |      0|  0|    3|           8|           9|
    |agg_result_V_0_r_V_i_fu_123_p3  |  select  |      0|  0|  128|           1|         128|
    |lhs_V_r_V_i_fu_131_p3           |  select  |      0|  0|  128|           1|         128|
    |r_V_3_fu_88_p2                  |    xor   |      0|  0|  188|         128|         128|
    |z_V_fu_117_p2                   |    xor   |      0|  0|  188|         128|         128|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      0|  0|  643|         274|         522|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |agg_result_V_i_reg_46  |  128|          2|  128|        256|
    |ap_NS_fsm              |    1|          3|    1|          3|
    |ap_return              |  128|          2|  128|        256|
    |i_assign_reg_77        |    8|          2|    8|         16|
    |lhs_V_reg_57           |  128|          2|  128|        256|
    |rhs_V_reg_68           |  128|          2|  128|        256|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  521|         13|  521|       1043|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |agg_result_V_i_reg_46  |  128|   0|  128|          0|
    |ap_CS_fsm              |    2|   0|    2|          0|
    |ap_return              |  128|   0|  128|          0|
    |ap_return_preg         |  128|   0|  128|          0|
    |h_V_read_reg_153       |  128|   0|  128|          0|
    |i_assign_reg_77        |    8|   0|    8|          0|
    |lhs_V_reg_57           |  128|   0|  128|          0|
    |rhs_V_reg_68           |  128|   0|  128|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  |  778|   0|  778|          0|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | secure_enclave_key_store_ghash_iteration | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | secure_enclave_key_store_ghash_iteration | return value |
|ap_start   |  in |    1| ap_ctrl_hs | secure_enclave_key_store_ghash_iteration | return value |
|ap_done    | out |    1| ap_ctrl_hs | secure_enclave_key_store_ghash_iteration | return value |
|ap_idle    | out |    1| ap_ctrl_hs | secure_enclave_key_store_ghash_iteration | return value |
|ap_ready   | out |    1| ap_ctrl_hs | secure_enclave_key_store_ghash_iteration | return value |
|ap_return  | out |  128| ap_ctrl_hs | secure_enclave_key_store_ghash_iteration | return value |
|h_V        |  in |  128|   ap_none  |                    h_V                   |    scalar    |
|d_V        |  in |  128|   ap_none  |                    d_V                   |    scalar    |
|x_prev_V   |  in |  128|   ap_none  |                 x_prev_V                 |    scalar    |
+-----------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond_i)
* FSM state operations: 

 <State 1>: 3.98ns
ST_1: x_prev_V_read [1/1] 1.04ns
:0  %x_prev_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %x_prev_V)

ST_1: d_V_read [1/1] 1.04ns
:1  %d_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %d_V)

ST_1: h_V_read [1/1] 1.04ns
:2  %h_V_read = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %h_V)

ST_1: r_V_3 [1/1] 1.37ns
:3  %r_V_3 = xor i128 %d_V_read, %x_prev_V_read

ST_1: stg_7 [1/1] 1.57ns
:4  br label %1


 <State 2>: 2.74ns
ST_2: agg_result_V_i [1/1] 0.00ns
:0  %agg_result_V_i = phi i128 [ 0, %0 ], [ %agg_result_V_0_r_V_i, %._crit_edge.i ]

ST_2: lhs_V [1/1] 0.00ns
:1  %lhs_V = phi i128 [ 0, %0 ], [ %lhs_V_r_V_i, %._crit_edge.i ]

ST_2: rhs_V [1/1] 0.00ns
:2  %rhs_V = phi i128 [ %r_V_3, %0 ], [ %r_V_2, %._crit_edge.i ]

ST_2: i_assign [1/1] 0.00ns
:3  %i_assign = phi i8 [ 0, %0 ], [ %i, %._crit_edge.i ]

ST_2: i_assign_cast1 [1/1] 0.00ns
:4  %i_assign_cast1 = zext i8 %i_assign to i32

ST_2: exitcond_i [1/1] 2.00ns
:5  %exitcond_i = icmp eq i8 %i_assign, -128

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_2: i [1/1] 1.72ns
:7  %i = add i8 %i_assign, 1

ST_2: stg_16 [1/1] 0.00ns
:8  br i1 %exitcond_i, label %gf_mult.exit, label %._crit_edge.i

ST_2: tmp [1/1] 0.00ns
._crit_edge.i:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %h_V_read, i32 %i_assign_cast1)

ST_2: z_V [1/1] 1.37ns
._crit_edge.i:1  %z_V = xor i128 %lhs_V, %rhs_V

ST_2: agg_result_V_0_r_V_i [1/1] 1.37ns
._crit_edge.i:2  %agg_result_V_0_r_V_i = select i1 %tmp, i128 %z_V, i128 %agg_result_V_i

ST_2: lhs_V_r_V_i [1/1] 1.37ns
._crit_edge.i:3  %lhs_V_r_V_i = select i1 %tmp, i128 %z_V, i128 %lhs_V

ST_2: r_V_1 [1/1] 0.00ns
._crit_edge.i:4  %r_V_1 = call i127 @_ssdm_op_PartSelect.i127.i128.i32.i32(i128 %rhs_V, i32 1, i32 127)

ST_2: r_V_2 [1/1] 0.00ns
._crit_edge.i:5  %r_V_2 = zext i127 %r_V_1 to i128

ST_2: stg_23 [1/1] 0.00ns
._crit_edge.i:6  br label %1

ST_2: stg_24 [1/1] 0.00ns
gf_mult.exit:0  ret i128 %agg_result_V_i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ h_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_prev_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_prev_V_read        (read             ) [ 000]
d_V_read             (read             ) [ 000]
h_V_read             (read             ) [ 001]
r_V_3                (xor              ) [ 011]
stg_7                (br               ) [ 011]
agg_result_V_i       (phi              ) [ 001]
lhs_V                (phi              ) [ 001]
rhs_V                (phi              ) [ 001]
i_assign             (phi              ) [ 001]
i_assign_cast1       (zext             ) [ 000]
exitcond_i           (icmp             ) [ 001]
empty                (speclooptripcount) [ 000]
i                    (add              ) [ 011]
stg_16               (br               ) [ 000]
tmp                  (bitselect        ) [ 000]
z_V                  (xor              ) [ 000]
agg_result_V_0_r_V_i (select           ) [ 011]
lhs_V_r_V_i          (select           ) [ 011]
r_V_1                (partselect       ) [ 000]
r_V_2                (zext             ) [ 011]
stg_23               (br               ) [ 011]
stg_24               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_prev_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_prev_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i127.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="x_prev_V_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="128" slack="0"/>
<pin id="30" dir="0" index="1" bw="128" slack="0"/>
<pin id="31" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_prev_V_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="d_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="128" slack="0"/>
<pin id="36" dir="0" index="1" bw="128" slack="0"/>
<pin id="37" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="h_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="128" slack="0"/>
<pin id="43" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="agg_result_V_i_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="128" slack="1"/>
<pin id="48" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="agg_result_V_i_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="128" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_i/2 "/>
</bind>
</comp>

<comp id="57" class="1005" name="lhs_V_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="128" slack="1"/>
<pin id="59" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="lhs_V_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="128" slack="0"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="rhs_V_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="70" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs_V (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="rhs_V_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="128" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="127" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="i_assign_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="1"/>
<pin id="79" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_assign (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_assign_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_assign/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_V_3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="0"/>
<pin id="91" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_assign_cast1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_assign_cast1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="exitcond_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="1"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="z_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="128" slack="0"/>
<pin id="119" dir="0" index="1" bw="128" slack="0"/>
<pin id="120" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="z_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="agg_result_V_0_r_V_i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="128" slack="0"/>
<pin id="126" dir="0" index="2" bw="128" slack="0"/>
<pin id="127" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_0_r_V_i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="lhs_V_r_V_i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="128" slack="0"/>
<pin id="134" dir="0" index="2" bw="128" slack="0"/>
<pin id="135" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V_r_V_i/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="r_V_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="127" slack="0"/>
<pin id="141" dir="0" index="1" bw="128" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="0" index="3" bw="8" slack="0"/>
<pin id="144" dir="1" index="4" bw="127" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_V_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="127" slack="0"/>
<pin id="151" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="h_V_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="128" slack="1"/>
<pin id="155" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="h_V_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="r_V_3_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="128" slack="1"/>
<pin id="160" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="171" class="1005" name="agg_result_V_0_r_V_i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="0"/>
<pin id="173" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_V_0_r_V_i "/>
</bind>
</comp>

<comp id="176" class="1005" name="lhs_V_r_V_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_r_V_i "/>
</bind>
</comp>

<comp id="181" class="1005" name="r_V_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="128" slack="0"/>
<pin id="183" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="34" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="28" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="81" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="81" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="81" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="94" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="61" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="71" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="110" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="117" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="50" pin="4"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="110" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="117" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="61" pin="4"/><net_sink comp="131" pin=2"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="71" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="139" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="40" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="161"><net_src comp="88" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="169"><net_src comp="104" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="174"><net_src comp="123" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="179"><net_src comp="131" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="184"><net_src comp="149" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: secure_enclave_key_store_ghash_iteration : h_V | {1 }
	Port: secure_enclave_key_store_ghash_iteration : d_V | {1 }
	Port: secure_enclave_key_store_ghash_iteration : x_prev_V | {1 }
  - Chain level:
	State 1
	State 2
		i_assign_cast1 : 1
		exitcond_i : 1
		i : 1
		stg_16 : 2
		tmp : 2
		z_V : 1
		agg_result_V_0_r_V_i : 3
		lhs_V_r_V_i : 3
		r_V_1 : 1
		r_V_2 : 2
		stg_24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    xor   |         r_V_3_fu_88         |    0    |   188   |
|          |          z_V_fu_117         |    0    |   188   |
|----------|-----------------------------|---------|---------|
|  select  | agg_result_V_0_r_V_i_fu_123 |    0    |   128   |
|          |      lhs_V_r_V_i_fu_131     |    0    |   128   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_104          |    0    |    8    |
|----------|-----------------------------|---------|---------|
|   icmp   |       exitcond_i_fu_98      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |   x_prev_V_read_read_fu_28  |    0    |    0    |
|   read   |     d_V_read_read_fu_34     |    0    |    0    |
|          |     h_V_read_read_fu_40     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     i_assign_cast1_fu_94    |    0    |    0    |
|          |         r_V_2_fu_149        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_110         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         r_V_1_fu_139        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   643   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|agg_result_V_0_r_V_i_reg_171|   128  |
|    agg_result_V_i_reg_46   |   128  |
|      h_V_read_reg_153      |   128  |
|       i_assign_reg_77      |    8   |
|          i_reg_166         |    8   |
|     lhs_V_r_V_i_reg_176    |   128  |
|        lhs_V_reg_57        |   128  |
|        r_V_2_reg_181       |   128  |
|        r_V_3_reg_158       |   128  |
|        rhs_V_reg_68        |   128  |
+----------------------------+--------+
|            Total           |  1040  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   643  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1040  |    -   |
+-----------+--------+--------+
|   Total   |  1040  |   643  |
+-----------+--------+--------+
