// Seed: 2272373828
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    input wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wire id_10
);
  logic id_12;
  ;
  assign id_4 = 1;
  wire id_13;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wand id_2,
    output wor id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wor id_10,
    output logic id_11,
    output tri id_12,
    input wand id_13
);
  initial begin : LABEL_0
    id_11 <= id_2 * 1;
  end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_3,
      id_9,
      id_6,
      id_13,
      id_4,
      id_2,
      id_10
  );
  assign modCall_1.id_9 = 0;
endmodule
