
17_working_with_queueset.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d08  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08005ea8  08005ea8  00015ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fec  08005fec  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005fec  08005fec  00015fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ff4  08005ff4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ff4  08005ff4  00015ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ff8  08005ff8  00015ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005ffc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ae0  20000074  08006070  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004b54  08006070  00024b54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018bb0  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032c4  00000000  00000000  00038c54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001468  00000000  00000000  0003bf18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001340  00000000  00000000  0003d380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000044d1  00000000  00000000  0003e6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017596  00000000  00000000  00042b91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099c78  00000000  00000000  0005a127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f3d9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005dd4  00000000  00000000  000f3df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005e90 	.word	0x08005e90

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08005e90 	.word	0x08005e90

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:

void ReceiverTask(void *pvParameters);
void SenderTask(void *pvParameters);

int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af02      	add	r7, sp, #8
  HAL_Init();
 800058a:	f000 fb37 	bl	8000bfc <HAL_Init>


  SystemClock_Config();
 800058e:	f000 f8af 	bl	80006f0 <SystemClock_Config>
  MX_GPIO_Init();
 8000592:	f000 f935 	bl	8000800 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000596:	f000 f909 	bl	80007ac <MX_USART2_UART_Init>
  /*
   * printf won't work sometimes if you didn't enable newlib for RTOS
   * */


  xTaskCreate(ReceiverTask, "Receiver Task", 100, NULL, 1, &receiver_handle);
 800059a:	4b10      	ldr	r3, [pc, #64]	; (80005dc <main+0x58>)
 800059c:	9301      	str	r3, [sp, #4]
 800059e:	2301      	movs	r3, #1
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	2300      	movs	r3, #0
 80005a4:	2264      	movs	r2, #100	; 0x64
 80005a6:	490e      	ldr	r1, [pc, #56]	; (80005e0 <main+0x5c>)
 80005a8:	480e      	ldr	r0, [pc, #56]	; (80005e4 <main+0x60>)
 80005aa:	f002 fe16 	bl	80031da <xTaskCreate>

  xTaskCreate(SenderTask, "Humidity Sender Task", 100, (void *)&(xStructToSend[0]),
 80005ae:	4b0e      	ldr	r3, [pc, #56]	; (80005e8 <main+0x64>)
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2302      	movs	r3, #2
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	4b0d      	ldr	r3, [pc, #52]	; (80005ec <main+0x68>)
 80005b8:	2264      	movs	r2, #100	; 0x64
 80005ba:	490d      	ldr	r1, [pc, #52]	; (80005f0 <main+0x6c>)
 80005bc:	480d      	ldr	r0, [pc, #52]	; (80005f4 <main+0x70>)
 80005be:	f002 fe0c 	bl	80031da <xTaskCreate>
  2, &hum_task_handle);

  xTaskCreate(SenderTask, "pressure Sender Task", 100, (void *)&(xStructToSend[1]),
 80005c2:	4b0d      	ldr	r3, [pc, #52]	; (80005f8 <main+0x74>)
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2302      	movs	r3, #2
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	4b0c      	ldr	r3, [pc, #48]	; (80005fc <main+0x78>)
 80005cc:	2264      	movs	r2, #100	; 0x64
 80005ce:	490c      	ldr	r1, [pc, #48]	; (8000600 <main+0x7c>)
 80005d0:	4808      	ldr	r0, [pc, #32]	; (80005f4 <main+0x70>)
 80005d2:	f002 fe02 	bl	80031da <xTaskCreate>
  2, &press_task_handle);

  vTaskStartScheduler();
 80005d6:	f002 ff5b 	bl	8003490 <vTaskStartScheduler>

  while (1)
 80005da:	e7fe      	b.n	80005da <main+0x56>
 80005dc:	200000dc 	.word	0x200000dc
 80005e0:	08005ea8 	.word	0x08005ea8
 80005e4:	08000699 	.word	0x08000699
 80005e8:	200000d4 	.word	0x200000d4
 80005ec:	08005f38 	.word	0x08005f38
 80005f0:	08005eb8 	.word	0x08005eb8
 80005f4:	0800064d 	.word	0x0800064d
 80005f8:	200000d8 	.word	0x200000d8
 80005fc:	08005f3a 	.word	0x08005f3a
 8000600:	08005ed0 	.word	0x08005ed0

08000604 <uart2_write>:




int uart2_write(int ch)
	{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & USART_SR_TXE)){}
 800060c:	bf00      	nop
 800060e:	4b08      	ldr	r3, [pc, #32]	; (8000630 <uart2_write+0x2c>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000616:	2b00      	cmp	r3, #0
 8000618:	d0f9      	beq.n	800060e <uart2_write+0xa>

	 /*Write to transmit data register*/
	USART2->DR	=  (ch & 0xFF);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4a04      	ldr	r2, [pc, #16]	; (8000630 <uart2_write+0x2c>)
 800061e:	b2db      	uxtb	r3, r3
 8000620:	6053      	str	r3, [r2, #4]
	return ch;
 8000622:	687b      	ldr	r3, [r7, #4]
	}
 8000624:	4618      	mov	r0, r3
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	40004400 	.word	0x40004400

08000634 <__io_putchar>:

int __io_putchar(int ch)
	{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 800063c:	6878      	ldr	r0, [r7, #4]
 800063e:	f7ff ffe1 	bl	8000604 <uart2_write>
	return ch;
 8000642:	687b      	ldr	r3, [r7, #4]
	}
 8000644:	4618      	mov	r0, r3
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <SenderTask>:




void SenderTask(void *pvParameters)
	{
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	BaseType_t qState;
	/*Enter the blocked state for 200ms for space to become
	 * available in the queue each time the queue is full
	 * */
	const TickType_t wait_time=pdMS_TO_TICKS(200);
 8000654:	23c8      	movs	r3, #200	; 0xc8
 8000656:	613b      	str	r3, [r7, #16]
	 xQueue=xQueueCreate(3,2);
 8000658:	2200      	movs	r2, #0
 800065a:	2102      	movs	r1, #2
 800065c:	2003      	movs	r0, #3
 800065e:	f002 f919 	bl	8002894 <xQueueGenericCreate>
 8000662:	4603      	mov	r3, r0
 8000664:	4a0a      	ldr	r2, [pc, #40]	; (8000690 <SenderTask+0x44>)
 8000666:	6013      	str	r3, [r2, #0]
	while(1)
		{
		qState=xQueueSend(xQueue,pvParameters,wait_time);
 8000668:	4b09      	ldr	r3, [pc, #36]	; (8000690 <SenderTask+0x44>)
 800066a:	6818      	ldr	r0, [r3, #0]
 800066c:	2300      	movs	r3, #0
 800066e:	693a      	ldr	r2, [r7, #16]
 8000670:	6879      	ldr	r1, [r7, #4]
 8000672:	f002 f96d 	bl	8002950 <xQueueGenericSend>
 8000676:	60f8      	str	r0, [r7, #12]
			if(qState !=pdPASS)
				{/*Do something*/}
			for (int i=0;i<100000;i++);
 8000678:	2300      	movs	r3, #0
 800067a:	617b      	str	r3, [r7, #20]
 800067c:	e002      	b.n	8000684 <SenderTask+0x38>
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	3301      	adds	r3, #1
 8000682:	617b      	str	r3, [r7, #20]
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	4a03      	ldr	r2, [pc, #12]	; (8000694 <SenderTask+0x48>)
 8000688:	4293      	cmp	r3, r2
 800068a:	ddf8      	ble.n	800067e <SenderTask+0x32>
		qState=xQueueSend(xQueue,pvParameters,wait_time);
 800068c:	e7ec      	b.n	8000668 <SenderTask+0x1c>
 800068e:	bf00      	nop
 8000690:	200000e0 	.word	0x200000e0
 8000694:	0001869f 	.word	0x0001869f

08000698 <ReceiverTask>:

	}


void ReceiverTask(void *pvParameters)
	{
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]

		BaseType_t qState;

	while(1)
			{
			qState=xQueueReceive(xQueue, &xReceiveStructe, 0);
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <ReceiverTask+0x48>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2200      	movs	r2, #0
 80006a6:	490f      	ldr	r1, [pc, #60]	; (80006e4 <ReceiverTask+0x4c>)
 80006a8:	4618      	mov	r0, r3
 80006aa:	f002 faeb 	bl	8002c84 <xQueueReceive>
 80006ae:	60f8      	str	r0, [r7, #12]
			if(qState==pdPASS)
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d1f4      	bne.n	80006a0 <ReceiverTask+0x8>
				{
				if(xReceiveStructe.sDataSource==pressure_sensor)
 80006b6:	4b0b      	ldr	r3, [pc, #44]	; (80006e4 <ReceiverTask+0x4c>)
 80006b8:	785b      	ldrb	r3, [r3, #1]
 80006ba:	2b01      	cmp	r3, #1
 80006bc:	d105      	bne.n	80006ca <ReceiverTask+0x32>
					{
					printf("pressure sensor value= %d\r\n",xReceiveStructe.ucValue);
 80006be:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <ReceiverTask+0x4c>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	4619      	mov	r1, r3
 80006c4:	4808      	ldr	r0, [pc, #32]	; (80006e8 <ReceiverTask+0x50>)
 80006c6:	f004 fd77 	bl	80051b8 <iprintf>
					}
				if(xReceiveStructe.sDataSource==humidity_sensor)
 80006ca:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <ReceiverTask+0x4c>)
 80006cc:	785b      	ldrb	r3, [r3, #1]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d1e6      	bne.n	80006a0 <ReceiverTask+0x8>
					{
					printf("humidity sensor value= %d\r\n",xReceiveStructe.ucValue);
 80006d2:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <ReceiverTask+0x4c>)
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	4619      	mov	r1, r3
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <ReceiverTask+0x54>)
 80006da:	f004 fd6d 	bl	80051b8 <iprintf>
			qState=xQueueReceive(xQueue, &xReceiveStructe, 0);
 80006de:	e7df      	b.n	80006a0 <ReceiverTask+0x8>
 80006e0:	200000e0 	.word	0x200000e0
 80006e4:	200000e4 	.word	0x200000e4
 80006e8:	08005ee8 	.word	0x08005ee8
 80006ec:	08005f04 	.word	0x08005f04

080006f0 <SystemClock_Config>:
			}
	}


void SystemClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b094      	sub	sp, #80	; 0x50
 80006f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006f6:	f107 0320 	add.w	r3, r7, #32
 80006fa:	2230      	movs	r2, #48	; 0x30
 80006fc:	2100      	movs	r1, #0
 80006fe:	4618      	mov	r0, r3
 8000700:	f004 fcbd 	bl	800507e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000704:	f107 030c 	add.w	r3, r7, #12
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
 8000712:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000714:	2300      	movs	r3, #0
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	4b22      	ldr	r3, [pc, #136]	; (80007a4 <SystemClock_Config+0xb4>)
 800071a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071c:	4a21      	ldr	r2, [pc, #132]	; (80007a4 <SystemClock_Config+0xb4>)
 800071e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000722:	6413      	str	r3, [r2, #64]	; 0x40
 8000724:	4b1f      	ldr	r3, [pc, #124]	; (80007a4 <SystemClock_Config+0xb4>)
 8000726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000728:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000730:	2300      	movs	r3, #0
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	4b1c      	ldr	r3, [pc, #112]	; (80007a8 <SystemClock_Config+0xb8>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a1b      	ldr	r2, [pc, #108]	; (80007a8 <SystemClock_Config+0xb8>)
 800073a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800073e:	6013      	str	r3, [r2, #0]
 8000740:	4b19      	ldr	r3, [pc, #100]	; (80007a8 <SystemClock_Config+0xb8>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000748:	607b      	str	r3, [r7, #4]
 800074a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800074c:	2302      	movs	r3, #2
 800074e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000750:	2301      	movs	r3, #1
 8000752:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000754:	2310      	movs	r3, #16
 8000756:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000758:	2300      	movs	r3, #0
 800075a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075c:	f107 0320 	add.w	r3, r7, #32
 8000760:	4618      	mov	r0, r3
 8000762:	f000 fcf3 	bl	800114c <HAL_RCC_OscConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800076c:	f000 f874 	bl	8000858 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000770:	230f      	movs	r3, #15
 8000772:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000774:	2300      	movs	r3, #0
 8000776:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000784:	f107 030c 	add.w	r3, r7, #12
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f000 ff56 	bl	800163c <HAL_RCC_ClockConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000796:	f000 f85f 	bl	8000858 <Error_Handler>
  }
}
 800079a:	bf00      	nop
 800079c:	3750      	adds	r7, #80	; 0x50
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40007000 	.word	0x40007000

080007ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007b0:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007b2:	4a12      	ldr	r2, [pc, #72]	; (80007fc <MX_USART2_UART_Init+0x50>)
 80007b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007b6:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007c4:	4b0c      	ldr	r3, [pc, #48]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ca:	4b0b      	ldr	r3, [pc, #44]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007d0:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007e2:	4805      	ldr	r0, [pc, #20]	; (80007f8 <MX_USART2_UART_Init+0x4c>)
 80007e4:	f001 fbbc 	bl	8001f60 <HAL_UART_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ee:	f000 f833 	bl	8000858 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	20000090 	.word	0x20000090
 80007fc:	40004400 	.word	0x40004400

08000800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <MX_GPIO_Init+0x30>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a08      	ldr	r2, [pc, #32]	; (8000830 <MX_GPIO_Init+0x30>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <MX_GPIO_Init+0x30>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]

}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800

08000834 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a04      	ldr	r2, [pc, #16]	; (8000854 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d101      	bne.n	800084a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000846:	f000 f9fb 	bl	8000c40 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800084a:	bf00      	nop
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	40014800 	.word	0x40014800

08000858 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800085c:	b672      	cpsid	i
}
 800085e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000860:	e7fe      	b.n	8000860 <Error_Handler+0x8>
	...

08000864 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <HAL_MspInit+0x54>)
 8000870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000872:	4a11      	ldr	r2, [pc, #68]	; (80008b8 <HAL_MspInit+0x54>)
 8000874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000878:	6453      	str	r3, [r2, #68]	; 0x44
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <HAL_MspInit+0x54>)
 800087c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	603b      	str	r3, [r7, #0]
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <HAL_MspInit+0x54>)
 800088c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088e:	4a0a      	ldr	r2, [pc, #40]	; (80008b8 <HAL_MspInit+0x54>)
 8000890:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000894:	6413      	str	r3, [r2, #64]	; 0x40
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <HAL_MspInit+0x54>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800089e:	603b      	str	r3, [r7, #0]
 80008a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008a2:	2200      	movs	r2, #0
 80008a4:	210f      	movs	r1, #15
 80008a6:	f06f 0001 	mvn.w	r0, #1
 80008aa:	f000 faa1 	bl	8000df0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40023800 	.word	0x40023800

080008bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08a      	sub	sp, #40	; 0x28
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a19      	ldr	r2, [pc, #100]	; (8000940 <HAL_UART_MspInit+0x84>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d12b      	bne.n	8000936 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	613b      	str	r3, [r7, #16]
 80008e2:	4b18      	ldr	r3, [pc, #96]	; (8000944 <HAL_UART_MspInit+0x88>)
 80008e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e6:	4a17      	ldr	r2, [pc, #92]	; (8000944 <HAL_UART_MspInit+0x88>)
 80008e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008ec:	6413      	str	r3, [r2, #64]	; 0x40
 80008ee:	4b15      	ldr	r3, [pc, #84]	; (8000944 <HAL_UART_MspInit+0x88>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	60fb      	str	r3, [r7, #12]
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <HAL_UART_MspInit+0x88>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	4a10      	ldr	r2, [pc, #64]	; (8000944 <HAL_UART_MspInit+0x88>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	6313      	str	r3, [r2, #48]	; 0x30
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <HAL_UART_MspInit+0x88>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000916:	230c      	movs	r3, #12
 8000918:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	2302      	movs	r3, #2
 800091c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000922:	2303      	movs	r3, #3
 8000924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000926:	2307      	movs	r3, #7
 8000928:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092a:	f107 0314 	add.w	r3, r7, #20
 800092e:	4619      	mov	r1, r3
 8000930:	4805      	ldr	r0, [pc, #20]	; (8000948 <HAL_UART_MspInit+0x8c>)
 8000932:	f000 fa87 	bl	8000e44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000936:	bf00      	nop
 8000938:	3728      	adds	r7, #40	; 0x28
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40004400 	.word	0x40004400
 8000944:	40023800 	.word	0x40023800
 8000948:	40020000 	.word	0x40020000

0800094c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08c      	sub	sp, #48	; 0x30
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000954:	2300      	movs	r3, #0
 8000956:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM11 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority ,0);
 800095c:	2200      	movs	r2, #0
 800095e:	6879      	ldr	r1, [r7, #4]
 8000960:	201a      	movs	r0, #26
 8000962:	f000 fa45 	bl	8000df0 <HAL_NVIC_SetPriority>

  /* Enable the TIM11 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000966:	201a      	movs	r0, #26
 8000968:	f000 fa5e 	bl	8000e28 <HAL_NVIC_EnableIRQ>

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 800096c:	2300      	movs	r3, #0
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	4b1e      	ldr	r3, [pc, #120]	; (80009ec <HAL_InitTick+0xa0>)
 8000972:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000974:	4a1d      	ldr	r2, [pc, #116]	; (80009ec <HAL_InitTick+0xa0>)
 8000976:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800097a:	6453      	str	r3, [r2, #68]	; 0x44
 800097c:	4b1b      	ldr	r3, [pc, #108]	; (80009ec <HAL_InitTick+0xa0>)
 800097e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000980:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000988:	f107 0210 	add.w	r2, r7, #16
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	4611      	mov	r1, r2
 8000992:	4618      	mov	r0, r3
 8000994:	f001 f832 	bl	80019fc <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000998:	f001 f81c 	bl	80019d4 <HAL_RCC_GetPCLK2Freq>
 800099c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800099e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009a0:	4a13      	ldr	r2, [pc, #76]	; (80009f0 <HAL_InitTick+0xa4>)
 80009a2:	fba2 2303 	umull	r2, r3, r2, r3
 80009a6:	0c9b      	lsrs	r3, r3, #18
 80009a8:	3b01      	subs	r3, #1
 80009aa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <HAL_InitTick+0xa8>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	; (80009f8 <HAL_InitTick+0xac>)
 80009b0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <HAL_InitTick+0xa8>)
 80009b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009b8:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80009ba:	4a0e      	ldr	r2, [pc, #56]	; (80009f4 <HAL_InitTick+0xa8>)
 80009bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009be:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <HAL_InitTick+0xa8>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c6:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <HAL_InitTick+0xa8>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim11) == HAL_OK)
 80009cc:	4809      	ldr	r0, [pc, #36]	; (80009f4 <HAL_InitTick+0xa8>)
 80009ce:	f001 f847 	bl	8001a60 <HAL_TIM_Base_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d104      	bne.n	80009e2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim11);
 80009d8:	4806      	ldr	r0, [pc, #24]	; (80009f4 <HAL_InitTick+0xa8>)
 80009da:	f001 f89b 	bl	8001b14 <HAL_TIM_Base_Start_IT>
 80009de:	4603      	mov	r3, r0
 80009e0:	e000      	b.n	80009e4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80009e2:	2301      	movs	r3, #1
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3730      	adds	r7, #48	; 0x30
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40023800 	.word	0x40023800
 80009f0:	431bde83 	.word	0x431bde83
 80009f4:	200000e8 	.word	0x200000e8
 80009f8:	40014800 	.word	0x40014800

080009fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a00:	e7fe      	b.n	8000a00 <NMI_Handler+0x4>

08000a02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a02:	b480      	push	{r7}
 8000a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a06:	e7fe      	b.n	8000a06 <HardFault_Handler+0x4>

08000a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a0c:	e7fe      	b.n	8000a0c <MemManage_Handler+0x4>

08000a0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a0e:	b480      	push	{r7}
 8000a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a12:	e7fe      	b.n	8000a12 <BusFault_Handler+0x4>

08000a14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a18:	e7fe      	b.n	8000a18 <UsageFault_Handler+0x4>

08000a1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a1e:	bf00      	nop
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr

08000a28 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000a2c:	4802      	ldr	r0, [pc, #8]	; (8000a38 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000a2e:	f001 f8d3 	bl	8001bd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200000e8 	.word	0x200000e8

08000a3c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a48:	2300      	movs	r3, #0
 8000a4a:	617b      	str	r3, [r7, #20]
 8000a4c:	e00a      	b.n	8000a64 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a4e:	f3af 8000 	nop.w
 8000a52:	4601      	mov	r1, r0
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	60ba      	str	r2, [r7, #8]
 8000a5a:	b2ca      	uxtb	r2, r1
 8000a5c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	3301      	adds	r3, #1
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	697a      	ldr	r2, [r7, #20]
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	dbf0      	blt.n	8000a4e <_read+0x12>
	}

return len;
 8000a6c:	687b      	ldr	r3, [r7, #4]
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	3718      	adds	r7, #24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b086      	sub	sp, #24
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	60f8      	str	r0, [r7, #12]
 8000a7e:	60b9      	str	r1, [r7, #8]
 8000a80:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a82:	2300      	movs	r3, #0
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	e009      	b.n	8000a9c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	1c5a      	adds	r2, r3, #1
 8000a8c:	60ba      	str	r2, [r7, #8]
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fdcf 	bl	8000634 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	697a      	ldr	r2, [r7, #20]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	dbf1      	blt.n	8000a88 <_write+0x12>
	}
	return len;
 8000aa4:	687b      	ldr	r3, [r7, #4]
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3718      	adds	r7, #24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <_close>:

int _close(int file)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	b083      	sub	sp, #12
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	6078      	str	r0, [r7, #4]
	return -1;
 8000ab6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	370c      	adds	r7, #12
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr

08000ac6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	b083      	sub	sp, #12
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	6078      	str	r0, [r7, #4]
 8000ace:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ad6:	605a      	str	r2, [r3, #4]
	return 0;
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	370c      	adds	r7, #12
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <_isatty>:

int _isatty(int file)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	b083      	sub	sp, #12
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
	return 1;
 8000aee:	2301      	movs	r3, #1
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
	return 0;
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3714      	adds	r7, #20
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
	...

08000b18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b20:	4a14      	ldr	r2, [pc, #80]	; (8000b74 <_sbrk+0x5c>)
 8000b22:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <_sbrk+0x60>)
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b2c:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <_sbrk+0x64>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d102      	bne.n	8000b3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <_sbrk+0x64>)
 8000b36:	4a12      	ldr	r2, [pc, #72]	; (8000b80 <_sbrk+0x68>)
 8000b38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b3a:	4b10      	ldr	r3, [pc, #64]	; (8000b7c <_sbrk+0x64>)
 8000b3c:	681a      	ldr	r2, [r3, #0]
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d207      	bcs.n	8000b58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b48:	f004 f968 	bl	8004e1c <__errno>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	220c      	movs	r2, #12
 8000b50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b56:	e009      	b.n	8000b6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b58:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <_sbrk+0x64>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b5e:	4b07      	ldr	r3, [pc, #28]	; (8000b7c <_sbrk+0x64>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4413      	add	r3, r2
 8000b66:	4a05      	ldr	r2, [pc, #20]	; (8000b7c <_sbrk+0x64>)
 8000b68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b6a:	68fb      	ldr	r3, [r7, #12]
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3718      	adds	r7, #24
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20020000 	.word	0x20020000
 8000b78:	00000400 	.word	0x00000400
 8000b7c:	20000130 	.word	0x20000130
 8000b80:	20004b58 	.word	0x20004b58

08000b84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b88:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <SystemInit+0x20>)
 8000b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b8e:	4a05      	ldr	r2, [pc, #20]	; (8000ba4 <SystemInit+0x20>)
 8000b90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ba8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000be0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bac:	480d      	ldr	r0, [pc, #52]	; (8000be4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bae:	490e      	ldr	r1, [pc, #56]	; (8000be8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bb0:	4a0e      	ldr	r2, [pc, #56]	; (8000bec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb4:	e002      	b.n	8000bbc <LoopCopyDataInit>

08000bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bba:	3304      	adds	r3, #4

08000bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc0:	d3f9      	bcc.n	8000bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc2:	4a0b      	ldr	r2, [pc, #44]	; (8000bf0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bc4:	4c0b      	ldr	r4, [pc, #44]	; (8000bf4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc8:	e001      	b.n	8000bce <LoopFillZerobss>

08000bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bcc:	3204      	adds	r2, #4

08000bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd0:	d3fb      	bcc.n	8000bca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000bd2:	f7ff ffd7 	bl	8000b84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bd6:	f004 fa1d 	bl	8005014 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bda:	f7ff fcd3 	bl	8000584 <main>
  bx  lr    
 8000bde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000be0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000bec:	08005ffc 	.word	0x08005ffc
  ldr r2, =_sbss
 8000bf0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000bf4:	20004b54 	.word	0x20004b54

08000bf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf8:	e7fe      	b.n	8000bf8 <ADC_IRQHandler>
	...

08000bfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c00:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <HAL_Init+0x40>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a0d      	ldr	r2, [pc, #52]	; (8000c3c <HAL_Init+0x40>)
 8000c06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c0c:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <HAL_Init+0x40>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a0a      	ldr	r2, [pc, #40]	; (8000c3c <HAL_Init+0x40>)
 8000c12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c18:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <HAL_Init+0x40>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a07      	ldr	r2, [pc, #28]	; (8000c3c <HAL_Init+0x40>)
 8000c1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c24:	2003      	movs	r0, #3
 8000c26:	f000 f8d8 	bl	8000dda <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c2a:	200f      	movs	r0, #15
 8000c2c:	f7ff fe8e 	bl	800094c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c30:	f7ff fe18 	bl	8000864 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40023c00 	.word	0x40023c00

08000c40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c44:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <HAL_IncTick+0x20>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <HAL_IncTick+0x24>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4413      	add	r3, r2
 8000c50:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <HAL_IncTick+0x24>)
 8000c52:	6013      	str	r3, [r2, #0]
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	20000008 	.word	0x20000008
 8000c64:	20000134 	.word	0x20000134

08000c68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <HAL_GetTick+0x14>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000134 	.word	0x20000134

08000c80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	f003 0307 	and.w	r3, r3, #7
 8000c8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c90:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ca8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cb2:	4a04      	ldr	r2, [pc, #16]	; (8000cc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	60d3      	str	r3, [r2, #12]
}
 8000cb8:	bf00      	nop
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ccc:	4b04      	ldr	r3, [pc, #16]	; (8000ce0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cce:	68db      	ldr	r3, [r3, #12]
 8000cd0:	0a1b      	lsrs	r3, r3, #8
 8000cd2:	f003 0307 	and.w	r3, r3, #7
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	db0b      	blt.n	8000d0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	f003 021f 	and.w	r2, r3, #31
 8000cfc:	4907      	ldr	r1, [pc, #28]	; (8000d1c <__NVIC_EnableIRQ+0x38>)
 8000cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d02:	095b      	lsrs	r3, r3, #5
 8000d04:	2001      	movs	r0, #1
 8000d06:	fa00 f202 	lsl.w	r2, r0, r2
 8000d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d0e:	bf00      	nop
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000e100 	.word	0xe000e100

08000d20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	6039      	str	r1, [r7, #0]
 8000d2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	db0a      	blt.n	8000d4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	b2da      	uxtb	r2, r3
 8000d38:	490c      	ldr	r1, [pc, #48]	; (8000d6c <__NVIC_SetPriority+0x4c>)
 8000d3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3e:	0112      	lsls	r2, r2, #4
 8000d40:	b2d2      	uxtb	r2, r2
 8000d42:	440b      	add	r3, r1
 8000d44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d48:	e00a      	b.n	8000d60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	4908      	ldr	r1, [pc, #32]	; (8000d70 <__NVIC_SetPriority+0x50>)
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	f003 030f 	and.w	r3, r3, #15
 8000d56:	3b04      	subs	r3, #4
 8000d58:	0112      	lsls	r2, r2, #4
 8000d5a:	b2d2      	uxtb	r2, r2
 8000d5c:	440b      	add	r3, r1
 8000d5e:	761a      	strb	r2, [r3, #24]
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000e100 	.word	0xe000e100
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b089      	sub	sp, #36	; 0x24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	60b9      	str	r1, [r7, #8]
 8000d7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	f003 0307 	and.w	r3, r3, #7
 8000d86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d88:	69fb      	ldr	r3, [r7, #28]
 8000d8a:	f1c3 0307 	rsb	r3, r3, #7
 8000d8e:	2b04      	cmp	r3, #4
 8000d90:	bf28      	it	cs
 8000d92:	2304      	movcs	r3, #4
 8000d94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	3304      	adds	r3, #4
 8000d9a:	2b06      	cmp	r3, #6
 8000d9c:	d902      	bls.n	8000da4 <NVIC_EncodePriority+0x30>
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	3b03      	subs	r3, #3
 8000da2:	e000      	b.n	8000da6 <NVIC_EncodePriority+0x32>
 8000da4:	2300      	movs	r3, #0
 8000da6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000dac:	69bb      	ldr	r3, [r7, #24]
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	43da      	mvns	r2, r3
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	401a      	ands	r2, r3
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc6:	43d9      	mvns	r1, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dcc:	4313      	orrs	r3, r2
         );
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3724      	adds	r7, #36	; 0x24
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b082      	sub	sp, #8
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff ff4c 	bl	8000c80 <__NVIC_SetPriorityGrouping>
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
 8000dfc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e02:	f7ff ff61 	bl	8000cc8 <__NVIC_GetPriorityGrouping>
 8000e06:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	68b9      	ldr	r1, [r7, #8]
 8000e0c:	6978      	ldr	r0, [r7, #20]
 8000e0e:	f7ff ffb1 	bl	8000d74 <NVIC_EncodePriority>
 8000e12:	4602      	mov	r2, r0
 8000e14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e18:	4611      	mov	r1, r2
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff ff80 	bl	8000d20 <__NVIC_SetPriority>
}
 8000e20:	bf00      	nop
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff ff54 	bl	8000ce4 <__NVIC_EnableIRQ>
}
 8000e3c:	bf00      	nop
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b089      	sub	sp, #36	; 0x24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e52:	2300      	movs	r3, #0
 8000e54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
 8000e5e:	e159      	b.n	8001114 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e60:	2201      	movs	r2, #1
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	697a      	ldr	r2, [r7, #20]
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	f040 8148 	bne.w	800110e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f003 0303 	and.w	r3, r3, #3
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d005      	beq.n	8000e96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d130      	bne.n	8000ef8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43db      	mvns	r3, r3
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	68da      	ldr	r2, [r3, #12]
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	69ba      	ldr	r2, [r7, #24]
 8000ec4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ecc:	2201      	movs	r2, #1
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	091b      	lsrs	r3, r3, #4
 8000ee2:	f003 0201 	and.w	r2, r3, #1
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 0303 	and.w	r3, r3, #3
 8000f00:	2b03      	cmp	r3, #3
 8000f02:	d017      	beq.n	8000f34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	2203      	movs	r2, #3
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	43db      	mvns	r3, r3
 8000f16:	69ba      	ldr	r2, [r7, #24]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	689a      	ldr	r2, [r3, #8]
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f003 0303 	and.w	r3, r3, #3
 8000f3c:	2b02      	cmp	r3, #2
 8000f3e:	d123      	bne.n	8000f88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	08da      	lsrs	r2, r3, #3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3208      	adds	r2, #8
 8000f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	f003 0307 	and.w	r3, r3, #7
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	220f      	movs	r2, #15
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	43db      	mvns	r3, r3
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4013      	ands	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	691a      	ldr	r2, [r3, #16]
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	4313      	orrs	r3, r2
 8000f78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	08da      	lsrs	r2, r3, #3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	3208      	adds	r2, #8
 8000f82:	69b9      	ldr	r1, [r7, #24]
 8000f84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	2203      	movs	r2, #3
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0203 	and.w	r2, r3, #3
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	f000 80a2 	beq.w	800110e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	4b57      	ldr	r3, [pc, #348]	; (800112c <HAL_GPIO_Init+0x2e8>)
 8000fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd2:	4a56      	ldr	r2, [pc, #344]	; (800112c <HAL_GPIO_Init+0x2e8>)
 8000fd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fda:	4b54      	ldr	r3, [pc, #336]	; (800112c <HAL_GPIO_Init+0x2e8>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fe6:	4a52      	ldr	r2, [pc, #328]	; (8001130 <HAL_GPIO_Init+0x2ec>)
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	3302      	adds	r3, #2
 8000fee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	220f      	movs	r2, #15
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4013      	ands	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4a49      	ldr	r2, [pc, #292]	; (8001134 <HAL_GPIO_Init+0x2f0>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d019      	beq.n	8001046 <HAL_GPIO_Init+0x202>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a48      	ldr	r2, [pc, #288]	; (8001138 <HAL_GPIO_Init+0x2f4>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d013      	beq.n	8001042 <HAL_GPIO_Init+0x1fe>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a47      	ldr	r2, [pc, #284]	; (800113c <HAL_GPIO_Init+0x2f8>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d00d      	beq.n	800103e <HAL_GPIO_Init+0x1fa>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a46      	ldr	r2, [pc, #280]	; (8001140 <HAL_GPIO_Init+0x2fc>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d007      	beq.n	800103a <HAL_GPIO_Init+0x1f6>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a45      	ldr	r2, [pc, #276]	; (8001144 <HAL_GPIO_Init+0x300>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d101      	bne.n	8001036 <HAL_GPIO_Init+0x1f2>
 8001032:	2304      	movs	r3, #4
 8001034:	e008      	b.n	8001048 <HAL_GPIO_Init+0x204>
 8001036:	2307      	movs	r3, #7
 8001038:	e006      	b.n	8001048 <HAL_GPIO_Init+0x204>
 800103a:	2303      	movs	r3, #3
 800103c:	e004      	b.n	8001048 <HAL_GPIO_Init+0x204>
 800103e:	2302      	movs	r3, #2
 8001040:	e002      	b.n	8001048 <HAL_GPIO_Init+0x204>
 8001042:	2301      	movs	r3, #1
 8001044:	e000      	b.n	8001048 <HAL_GPIO_Init+0x204>
 8001046:	2300      	movs	r3, #0
 8001048:	69fa      	ldr	r2, [r7, #28]
 800104a:	f002 0203 	and.w	r2, r2, #3
 800104e:	0092      	lsls	r2, r2, #2
 8001050:	4093      	lsls	r3, r2
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	4313      	orrs	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001058:	4935      	ldr	r1, [pc, #212]	; (8001130 <HAL_GPIO_Init+0x2ec>)
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	089b      	lsrs	r3, r3, #2
 800105e:	3302      	adds	r3, #2
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001066:	4b38      	ldr	r3, [pc, #224]	; (8001148 <HAL_GPIO_Init+0x304>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	43db      	mvns	r3, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800108a:	4a2f      	ldr	r2, [pc, #188]	; (8001148 <HAL_GPIO_Init+0x304>)
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001090:	4b2d      	ldr	r3, [pc, #180]	; (8001148 <HAL_GPIO_Init+0x304>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010b4:	4a24      	ldr	r2, [pc, #144]	; (8001148 <HAL_GPIO_Init+0x304>)
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ba:	4b23      	ldr	r3, [pc, #140]	; (8001148 <HAL_GPIO_Init+0x304>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	43db      	mvns	r3, r3
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	4013      	ands	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010de:	4a1a      	ldr	r2, [pc, #104]	; (8001148 <HAL_GPIO_Init+0x304>)
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <HAL_GPIO_Init+0x304>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	43db      	mvns	r3, r3
 80010ee:	69ba      	ldr	r2, [r7, #24]
 80010f0:	4013      	ands	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d003      	beq.n	8001108 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001108:	4a0f      	ldr	r2, [pc, #60]	; (8001148 <HAL_GPIO_Init+0x304>)
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	3301      	adds	r3, #1
 8001112:	61fb      	str	r3, [r7, #28]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	2b0f      	cmp	r3, #15
 8001118:	f67f aea2 	bls.w	8000e60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800111c:	bf00      	nop
 800111e:	bf00      	nop
 8001120:	3724      	adds	r7, #36	; 0x24
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40023800 	.word	0x40023800
 8001130:	40013800 	.word	0x40013800
 8001134:	40020000 	.word	0x40020000
 8001138:	40020400 	.word	0x40020400
 800113c:	40020800 	.word	0x40020800
 8001140:	40020c00 	.word	0x40020c00
 8001144:	40021000 	.word	0x40021000
 8001148:	40013c00 	.word	0x40013c00

0800114c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e267      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	2b00      	cmp	r3, #0
 8001168:	d075      	beq.n	8001256 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800116a:	4b88      	ldr	r3, [pc, #544]	; (800138c <HAL_RCC_OscConfig+0x240>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f003 030c 	and.w	r3, r3, #12
 8001172:	2b04      	cmp	r3, #4
 8001174:	d00c      	beq.n	8001190 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001176:	4b85      	ldr	r3, [pc, #532]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800117e:	2b08      	cmp	r3, #8
 8001180:	d112      	bne.n	80011a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001182:	4b82      	ldr	r3, [pc, #520]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800118a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800118e:	d10b      	bne.n	80011a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001190:	4b7e      	ldr	r3, [pc, #504]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d05b      	beq.n	8001254 <HAL_RCC_OscConfig+0x108>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d157      	bne.n	8001254 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011a4:	2301      	movs	r3, #1
 80011a6:	e242      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011b0:	d106      	bne.n	80011c0 <HAL_RCC_OscConfig+0x74>
 80011b2:	4b76      	ldr	r3, [pc, #472]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a75      	ldr	r2, [pc, #468]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	e01d      	b.n	80011fc <HAL_RCC_OscConfig+0xb0>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011c8:	d10c      	bne.n	80011e4 <HAL_RCC_OscConfig+0x98>
 80011ca:	4b70      	ldr	r3, [pc, #448]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a6f      	ldr	r2, [pc, #444]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	4b6d      	ldr	r3, [pc, #436]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a6c      	ldr	r2, [pc, #432]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e00b      	b.n	80011fc <HAL_RCC_OscConfig+0xb0>
 80011e4:	4b69      	ldr	r3, [pc, #420]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a68      	ldr	r2, [pc, #416]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b66      	ldr	r3, [pc, #408]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a65      	ldr	r2, [pc, #404]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80011f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d013      	beq.n	800122c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001204:	f7ff fd30 	bl	8000c68 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800120c:	f7ff fd2c 	bl	8000c68 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b64      	cmp	r3, #100	; 0x64
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e207      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	4b5b      	ldr	r3, [pc, #364]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0xc0>
 800122a:	e014      	b.n	8001256 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122c:	f7ff fd1c 	bl	8000c68 <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001234:	f7ff fd18 	bl	8000c68 <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b64      	cmp	r3, #100	; 0x64
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e1f3      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	4b51      	ldr	r3, [pc, #324]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0xe8>
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d063      	beq.n	800132a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001262:	4b4a      	ldr	r3, [pc, #296]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00b      	beq.n	8001286 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800126e:	4b47      	ldr	r3, [pc, #284]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001276:	2b08      	cmp	r3, #8
 8001278:	d11c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800127a:	4b44      	ldr	r3, [pc, #272]	; (800138c <HAL_RCC_OscConfig+0x240>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d116      	bne.n	80012b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001286:	4b41      	ldr	r3, [pc, #260]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d005      	beq.n	800129e <HAL_RCC_OscConfig+0x152>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d001      	beq.n	800129e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e1c7      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	4b3b      	ldr	r3, [pc, #236]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	691b      	ldr	r3, [r3, #16]
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4937      	ldr	r1, [pc, #220]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b2:	e03a      	b.n	800132a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d020      	beq.n	80012fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012bc:	4b34      	ldr	r3, [pc, #208]	; (8001390 <HAL_RCC_OscConfig+0x244>)
 80012be:	2201      	movs	r2, #1
 80012c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c2:	f7ff fcd1 	bl	8000c68 <HAL_GetTick>
 80012c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c8:	e008      	b.n	80012dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012ca:	f7ff fccd 	bl	8000c68 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e1a8      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012dc:	4b2b      	ldr	r3, [pc, #172]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0f0      	beq.n	80012ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e8:	4b28      	ldr	r3, [pc, #160]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	691b      	ldr	r3, [r3, #16]
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4925      	ldr	r1, [pc, #148]	; (800138c <HAL_RCC_OscConfig+0x240>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	600b      	str	r3, [r1, #0]
 80012fc:	e015      	b.n	800132a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012fe:	4b24      	ldr	r3, [pc, #144]	; (8001390 <HAL_RCC_OscConfig+0x244>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001304:	f7ff fcb0 	bl	8000c68 <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800130c:	f7ff fcac 	bl	8000c68 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e187      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131e:	4b1b      	ldr	r3, [pc, #108]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	2b00      	cmp	r3, #0
 8001334:	d036      	beq.n	80013a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d016      	beq.n	800136c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800133e:	4b15      	ldr	r3, [pc, #84]	; (8001394 <HAL_RCC_OscConfig+0x248>)
 8001340:	2201      	movs	r2, #1
 8001342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001344:	f7ff fc90 	bl	8000c68 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800134c:	f7ff fc8c 	bl	8000c68 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e167      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135e:	4b0b      	ldr	r3, [pc, #44]	; (800138c <HAL_RCC_OscConfig+0x240>)
 8001360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0x200>
 800136a:	e01b      	b.n	80013a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800136c:	4b09      	ldr	r3, [pc, #36]	; (8001394 <HAL_RCC_OscConfig+0x248>)
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001372:	f7ff fc79 	bl	8000c68 <HAL_GetTick>
 8001376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001378:	e00e      	b.n	8001398 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800137a:	f7ff fc75 	bl	8000c68 <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b02      	cmp	r3, #2
 8001386:	d907      	bls.n	8001398 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e150      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
 800138c:	40023800 	.word	0x40023800
 8001390:	42470000 	.word	0x42470000
 8001394:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001398:	4b88      	ldr	r3, [pc, #544]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 800139a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800139c:	f003 0302 	and.w	r3, r3, #2
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1ea      	bne.n	800137a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0304 	and.w	r3, r3, #4
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	f000 8097 	beq.w	80014e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013b2:	2300      	movs	r3, #0
 80013b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013b6:	4b81      	ldr	r3, [pc, #516]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10f      	bne.n	80013e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	4b7d      	ldr	r3, [pc, #500]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	4a7c      	ldr	r2, [pc, #496]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80013cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d0:	6413      	str	r3, [r2, #64]	; 0x40
 80013d2:	4b7a      	ldr	r3, [pc, #488]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013de:	2301      	movs	r3, #1
 80013e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e2:	4b77      	ldr	r3, [pc, #476]	; (80015c0 <HAL_RCC_OscConfig+0x474>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d118      	bne.n	8001420 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013ee:	4b74      	ldr	r3, [pc, #464]	; (80015c0 <HAL_RCC_OscConfig+0x474>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a73      	ldr	r2, [pc, #460]	; (80015c0 <HAL_RCC_OscConfig+0x474>)
 80013f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013fa:	f7ff fc35 	bl	8000c68 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001400:	e008      	b.n	8001414 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001402:	f7ff fc31 	bl	8000c68 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d901      	bls.n	8001414 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e10c      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001414:	4b6a      	ldr	r3, [pc, #424]	; (80015c0 <HAL_RCC_OscConfig+0x474>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800141c:	2b00      	cmp	r3, #0
 800141e:	d0f0      	beq.n	8001402 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d106      	bne.n	8001436 <HAL_RCC_OscConfig+0x2ea>
 8001428:	4b64      	ldr	r3, [pc, #400]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 800142a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800142c:	4a63      	ldr	r2, [pc, #396]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 800142e:	f043 0301 	orr.w	r3, r3, #1
 8001432:	6713      	str	r3, [r2, #112]	; 0x70
 8001434:	e01c      	b.n	8001470 <HAL_RCC_OscConfig+0x324>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2b05      	cmp	r3, #5
 800143c:	d10c      	bne.n	8001458 <HAL_RCC_OscConfig+0x30c>
 800143e:	4b5f      	ldr	r3, [pc, #380]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 8001440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001442:	4a5e      	ldr	r2, [pc, #376]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 8001444:	f043 0304 	orr.w	r3, r3, #4
 8001448:	6713      	str	r3, [r2, #112]	; 0x70
 800144a:	4b5c      	ldr	r3, [pc, #368]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 800144c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800144e:	4a5b      	ldr	r2, [pc, #364]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	6713      	str	r3, [r2, #112]	; 0x70
 8001456:	e00b      	b.n	8001470 <HAL_RCC_OscConfig+0x324>
 8001458:	4b58      	ldr	r3, [pc, #352]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 800145a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800145c:	4a57      	ldr	r2, [pc, #348]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 800145e:	f023 0301 	bic.w	r3, r3, #1
 8001462:	6713      	str	r3, [r2, #112]	; 0x70
 8001464:	4b55      	ldr	r3, [pc, #340]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 8001466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001468:	4a54      	ldr	r2, [pc, #336]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 800146a:	f023 0304 	bic.w	r3, r3, #4
 800146e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d015      	beq.n	80014a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001478:	f7ff fbf6 	bl	8000c68 <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147e:	e00a      	b.n	8001496 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001480:	f7ff fbf2 	bl	8000c68 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	f241 3288 	movw	r2, #5000	; 0x1388
 800148e:	4293      	cmp	r3, r2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e0cb      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001496:	4b49      	ldr	r3, [pc, #292]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 8001498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0ee      	beq.n	8001480 <HAL_RCC_OscConfig+0x334>
 80014a2:	e014      	b.n	80014ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a4:	f7ff fbe0 	bl	8000c68 <HAL_GetTick>
 80014a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014aa:	e00a      	b.n	80014c2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ac:	f7ff fbdc 	bl	8000c68 <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e0b5      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014c2:	4b3e      	ldr	r3, [pc, #248]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80014c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1ee      	bne.n	80014ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014ce:	7dfb      	ldrb	r3, [r7, #23]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d105      	bne.n	80014e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014d4:	4b39      	ldr	r3, [pc, #228]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	4a38      	ldr	r2, [pc, #224]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80014da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f000 80a1 	beq.w	800162c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014ea:	4b34      	ldr	r3, [pc, #208]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	f003 030c 	and.w	r3, r3, #12
 80014f2:	2b08      	cmp	r3, #8
 80014f4:	d05c      	beq.n	80015b0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d141      	bne.n	8001582 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014fe:	4b31      	ldr	r3, [pc, #196]	; (80015c4 <HAL_RCC_OscConfig+0x478>)
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001504:	f7ff fbb0 	bl	8000c68 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800150c:	f7ff fbac 	bl	8000c68 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e087      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151e:	4b27      	ldr	r3, [pc, #156]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1f0      	bne.n	800150c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	69da      	ldr	r2, [r3, #28]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a1b      	ldr	r3, [r3, #32]
 8001532:	431a      	orrs	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001538:	019b      	lsls	r3, r3, #6
 800153a:	431a      	orrs	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001540:	085b      	lsrs	r3, r3, #1
 8001542:	3b01      	subs	r3, #1
 8001544:	041b      	lsls	r3, r3, #16
 8001546:	431a      	orrs	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800154c:	061b      	lsls	r3, r3, #24
 800154e:	491b      	ldr	r1, [pc, #108]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 8001550:	4313      	orrs	r3, r2
 8001552:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001554:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <HAL_RCC_OscConfig+0x478>)
 8001556:	2201      	movs	r2, #1
 8001558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155a:	f7ff fb85 	bl	8000c68 <HAL_GetTick>
 800155e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001562:	f7ff fb81 	bl	8000c68 <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e05c      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001574:	4b11      	ldr	r3, [pc, #68]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0f0      	beq.n	8001562 <HAL_RCC_OscConfig+0x416>
 8001580:	e054      	b.n	800162c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001582:	4b10      	ldr	r3, [pc, #64]	; (80015c4 <HAL_RCC_OscConfig+0x478>)
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001588:	f7ff fb6e 	bl	8000c68 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001590:	f7ff fb6a 	bl	8000c68 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e045      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <HAL_RCC_OscConfig+0x470>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f0      	bne.n	8001590 <HAL_RCC_OscConfig+0x444>
 80015ae:	e03d      	b.n	800162c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d107      	bne.n	80015c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e038      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
 80015bc:	40023800 	.word	0x40023800
 80015c0:	40007000 	.word	0x40007000
 80015c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015c8:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <HAL_RCC_OscConfig+0x4ec>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d028      	beq.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d121      	bne.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d11a      	bne.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80015f8:	4013      	ands	r3, r2
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001600:	4293      	cmp	r3, r2
 8001602:	d111      	bne.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160e:	085b      	lsrs	r3, r3, #1
 8001610:	3b01      	subs	r3, #1
 8001612:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001614:	429a      	cmp	r2, r3
 8001616:	d107      	bne.n	8001628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001622:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001624:	429a      	cmp	r2, r3
 8001626:	d001      	beq.n	800162c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e000      	b.n	800162e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40023800 	.word	0x40023800

0800163c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d101      	bne.n	8001650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e0cc      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001650:	4b68      	ldr	r3, [pc, #416]	; (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0307 	and.w	r3, r3, #7
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	429a      	cmp	r2, r3
 800165c:	d90c      	bls.n	8001678 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800165e:	4b65      	ldr	r3, [pc, #404]	; (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	b2d2      	uxtb	r2, r2
 8001664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001666:	4b63      	ldr	r3, [pc, #396]	; (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	d001      	beq.n	8001678 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e0b8      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d020      	beq.n	80016c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d005      	beq.n	800169c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001690:	4b59      	ldr	r3, [pc, #356]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	4a58      	ldr	r2, [pc, #352]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800169a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f003 0308 	and.w	r3, r3, #8
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d005      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016a8:	4b53      	ldr	r3, [pc, #332]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	4a52      	ldr	r2, [pc, #328]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016b4:	4b50      	ldr	r3, [pc, #320]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016b6:	689b      	ldr	r3, [r3, #8]
 80016b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	494d      	ldr	r1, [pc, #308]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d044      	beq.n	800175c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016da:	4b47      	ldr	r3, [pc, #284]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d119      	bne.n	800171a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e07f      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d003      	beq.n	80016fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016f6:	2b03      	cmp	r3, #3
 80016f8:	d107      	bne.n	800170a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fa:	4b3f      	ldr	r3, [pc, #252]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d109      	bne.n	800171a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e06f      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800170a:	4b3b      	ldr	r3, [pc, #236]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e067      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800171a:	4b37      	ldr	r3, [pc, #220]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f023 0203 	bic.w	r2, r3, #3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	4934      	ldr	r1, [pc, #208]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001728:	4313      	orrs	r3, r2
 800172a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800172c:	f7ff fa9c 	bl	8000c68 <HAL_GetTick>
 8001730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001732:	e00a      	b.n	800174a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001734:	f7ff fa98 	bl	8000c68 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001742:	4293      	cmp	r3, r2
 8001744:	d901      	bls.n	800174a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e04f      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174a:	4b2b      	ldr	r3, [pc, #172]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f003 020c 	and.w	r2, r3, #12
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	429a      	cmp	r2, r3
 800175a:	d1eb      	bne.n	8001734 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800175c:	4b25      	ldr	r3, [pc, #148]	; (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	429a      	cmp	r2, r3
 8001768:	d20c      	bcs.n	8001784 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176a:	4b22      	ldr	r3, [pc, #136]	; (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001772:	4b20      	ldr	r3, [pc, #128]	; (80017f4 <HAL_RCC_ClockConfig+0x1b8>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d001      	beq.n	8001784 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e032      	b.n	80017ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0304 	and.w	r3, r3, #4
 800178c:	2b00      	cmp	r3, #0
 800178e:	d008      	beq.n	80017a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001790:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	4916      	ldr	r1, [pc, #88]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0308 	and.w	r3, r3, #8
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d009      	beq.n	80017c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	490e      	ldr	r1, [pc, #56]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017c2:	f000 f821 	bl	8001808 <HAL_RCC_GetSysClockFreq>
 80017c6:	4602      	mov	r2, r0
 80017c8:	4b0b      	ldr	r3, [pc, #44]	; (80017f8 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	091b      	lsrs	r3, r3, #4
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	490a      	ldr	r1, [pc, #40]	; (80017fc <HAL_RCC_ClockConfig+0x1c0>)
 80017d4:	5ccb      	ldrb	r3, [r1, r3]
 80017d6:	fa22 f303 	lsr.w	r3, r2, r3
 80017da:	4a09      	ldr	r2, [pc, #36]	; (8001800 <HAL_RCC_ClockConfig+0x1c4>)
 80017dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_RCC_ClockConfig+0x1c8>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff f8b2 	bl	800094c <HAL_InitTick>

  return HAL_OK;
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023c00 	.word	0x40023c00
 80017f8:	40023800 	.word	0x40023800
 80017fc:	08005f3c 	.word	0x08005f3c
 8001800:	20000000 	.word	0x20000000
 8001804:	20000004 	.word	0x20000004

08001808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800180c:	b090      	sub	sp, #64	; 0x40
 800180e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	637b      	str	r3, [r7, #52]	; 0x34
 8001814:	2300      	movs	r3, #0
 8001816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001818:	2300      	movs	r3, #0
 800181a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800181c:	2300      	movs	r3, #0
 800181e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001820:	4b59      	ldr	r3, [pc, #356]	; (8001988 <HAL_RCC_GetSysClockFreq+0x180>)
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f003 030c 	and.w	r3, r3, #12
 8001828:	2b08      	cmp	r3, #8
 800182a:	d00d      	beq.n	8001848 <HAL_RCC_GetSysClockFreq+0x40>
 800182c:	2b08      	cmp	r3, #8
 800182e:	f200 80a1 	bhi.w	8001974 <HAL_RCC_GetSysClockFreq+0x16c>
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <HAL_RCC_GetSysClockFreq+0x34>
 8001836:	2b04      	cmp	r3, #4
 8001838:	d003      	beq.n	8001842 <HAL_RCC_GetSysClockFreq+0x3a>
 800183a:	e09b      	b.n	8001974 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800183c:	4b53      	ldr	r3, [pc, #332]	; (800198c <HAL_RCC_GetSysClockFreq+0x184>)
 800183e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001840:	e09b      	b.n	800197a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001842:	4b53      	ldr	r3, [pc, #332]	; (8001990 <HAL_RCC_GetSysClockFreq+0x188>)
 8001844:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001846:	e098      	b.n	800197a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001848:	4b4f      	ldr	r3, [pc, #316]	; (8001988 <HAL_RCC_GetSysClockFreq+0x180>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001850:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001852:	4b4d      	ldr	r3, [pc, #308]	; (8001988 <HAL_RCC_GetSysClockFreq+0x180>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d028      	beq.n	80018b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800185e:	4b4a      	ldr	r3, [pc, #296]	; (8001988 <HAL_RCC_GetSysClockFreq+0x180>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	099b      	lsrs	r3, r3, #6
 8001864:	2200      	movs	r2, #0
 8001866:	623b      	str	r3, [r7, #32]
 8001868:	627a      	str	r2, [r7, #36]	; 0x24
 800186a:	6a3b      	ldr	r3, [r7, #32]
 800186c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001870:	2100      	movs	r1, #0
 8001872:	4b47      	ldr	r3, [pc, #284]	; (8001990 <HAL_RCC_GetSysClockFreq+0x188>)
 8001874:	fb03 f201 	mul.w	r2, r3, r1
 8001878:	2300      	movs	r3, #0
 800187a:	fb00 f303 	mul.w	r3, r0, r3
 800187e:	4413      	add	r3, r2
 8001880:	4a43      	ldr	r2, [pc, #268]	; (8001990 <HAL_RCC_GetSysClockFreq+0x188>)
 8001882:	fba0 1202 	umull	r1, r2, r0, r2
 8001886:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001888:	460a      	mov	r2, r1
 800188a:	62ba      	str	r2, [r7, #40]	; 0x28
 800188c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800188e:	4413      	add	r3, r2
 8001890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001894:	2200      	movs	r2, #0
 8001896:	61bb      	str	r3, [r7, #24]
 8001898:	61fa      	str	r2, [r7, #28]
 800189a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800189e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80018a2:	f7fe fced 	bl	8000280 <__aeabi_uldivmod>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4613      	mov	r3, r2
 80018ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018ae:	e053      	b.n	8001958 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018b0:	4b35      	ldr	r3, [pc, #212]	; (8001988 <HAL_RCC_GetSysClockFreq+0x180>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	099b      	lsrs	r3, r3, #6
 80018b6:	2200      	movs	r2, #0
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	617a      	str	r2, [r7, #20]
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80018c2:	f04f 0b00 	mov.w	fp, #0
 80018c6:	4652      	mov	r2, sl
 80018c8:	465b      	mov	r3, fp
 80018ca:	f04f 0000 	mov.w	r0, #0
 80018ce:	f04f 0100 	mov.w	r1, #0
 80018d2:	0159      	lsls	r1, r3, #5
 80018d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018d8:	0150      	lsls	r0, r2, #5
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	ebb2 080a 	subs.w	r8, r2, sl
 80018e2:	eb63 090b 	sbc.w	r9, r3, fp
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	f04f 0300 	mov.w	r3, #0
 80018ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80018f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80018f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80018fa:	ebb2 0408 	subs.w	r4, r2, r8
 80018fe:	eb63 0509 	sbc.w	r5, r3, r9
 8001902:	f04f 0200 	mov.w	r2, #0
 8001906:	f04f 0300 	mov.w	r3, #0
 800190a:	00eb      	lsls	r3, r5, #3
 800190c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001910:	00e2      	lsls	r2, r4, #3
 8001912:	4614      	mov	r4, r2
 8001914:	461d      	mov	r5, r3
 8001916:	eb14 030a 	adds.w	r3, r4, sl
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	eb45 030b 	adc.w	r3, r5, fp
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	f04f 0200 	mov.w	r2, #0
 8001926:	f04f 0300 	mov.w	r3, #0
 800192a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800192e:	4629      	mov	r1, r5
 8001930:	028b      	lsls	r3, r1, #10
 8001932:	4621      	mov	r1, r4
 8001934:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001938:	4621      	mov	r1, r4
 800193a:	028a      	lsls	r2, r1, #10
 800193c:	4610      	mov	r0, r2
 800193e:	4619      	mov	r1, r3
 8001940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001942:	2200      	movs	r2, #0
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	60fa      	str	r2, [r7, #12]
 8001948:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800194c:	f7fe fc98 	bl	8000280 <__aeabi_uldivmod>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4613      	mov	r3, r2
 8001956:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001958:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <HAL_RCC_GetSysClockFreq+0x180>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	0c1b      	lsrs	r3, r3, #16
 800195e:	f003 0303 	and.w	r3, r3, #3
 8001962:	3301      	adds	r3, #1
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001968:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800196a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800196c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001970:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001972:	e002      	b.n	800197a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001974:	4b05      	ldr	r3, [pc, #20]	; (800198c <HAL_RCC_GetSysClockFreq+0x184>)
 8001976:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800197a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800197c:	4618      	mov	r0, r3
 800197e:	3740      	adds	r7, #64	; 0x40
 8001980:	46bd      	mov	sp, r7
 8001982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001986:	bf00      	nop
 8001988:	40023800 	.word	0x40023800
 800198c:	00f42400 	.word	0x00f42400
 8001990:	017d7840 	.word	0x017d7840

08001994 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001998:	4b03      	ldr	r3, [pc, #12]	; (80019a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800199a:	681b      	ldr	r3, [r3, #0]
}
 800199c:	4618      	mov	r0, r3
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000000 	.word	0x20000000

080019ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019b0:	f7ff fff0 	bl	8001994 <HAL_RCC_GetHCLKFreq>
 80019b4:	4602      	mov	r2, r0
 80019b6:	4b05      	ldr	r3, [pc, #20]	; (80019cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	0a9b      	lsrs	r3, r3, #10
 80019bc:	f003 0307 	and.w	r3, r3, #7
 80019c0:	4903      	ldr	r1, [pc, #12]	; (80019d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019c2:	5ccb      	ldrb	r3, [r1, r3]
 80019c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40023800 	.word	0x40023800
 80019d0:	08005f4c 	.word	0x08005f4c

080019d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019d8:	f7ff ffdc 	bl	8001994 <HAL_RCC_GetHCLKFreq>
 80019dc:	4602      	mov	r2, r0
 80019de:	4b05      	ldr	r3, [pc, #20]	; (80019f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	0b5b      	lsrs	r3, r3, #13
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	4903      	ldr	r1, [pc, #12]	; (80019f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019ea:	5ccb      	ldrb	r3, [r1, r3]
 80019ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40023800 	.word	0x40023800
 80019f8:	08005f4c 	.word	0x08005f4c

080019fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	220f      	movs	r2, #15
 8001a0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <HAL_RCC_GetClockConfig+0x5c>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f003 0203 	and.w	r2, r3, #3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a18:	4b0f      	ldr	r3, [pc, #60]	; (8001a58 <HAL_RCC_GetClockConfig+0x5c>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a24:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <HAL_RCC_GetClockConfig+0x5c>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a30:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <HAL_RCC_GetClockConfig+0x5c>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	08db      	lsrs	r3, r3, #3
 8001a36:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a3e:	4b07      	ldr	r3, [pc, #28]	; (8001a5c <HAL_RCC_GetClockConfig+0x60>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0207 	and.w	r2, r3, #7
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	601a      	str	r2, [r3, #0]
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	40023c00 	.word	0x40023c00

08001a60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d101      	bne.n	8001a72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e041      	b.n	8001af6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d106      	bne.n	8001a8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f000 f839 	bl	8001afe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2202      	movs	r2, #2
 8001a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	3304      	adds	r3, #4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4610      	mov	r0, r2
 8001aa0:	f000 f9ca 	bl	8001e38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2201      	movs	r2, #1
 8001af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b06:	bf00      	nop
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d001      	beq.n	8001b2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e044      	b.n	8001bb6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68da      	ldr	r2, [r3, #12]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f042 0201 	orr.w	r2, r2, #1
 8001b42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a1e      	ldr	r2, [pc, #120]	; (8001bc4 <HAL_TIM_Base_Start_IT+0xb0>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d018      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x6c>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b56:	d013      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x6c>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a1a      	ldr	r2, [pc, #104]	; (8001bc8 <HAL_TIM_Base_Start_IT+0xb4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d00e      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x6c>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a19      	ldr	r2, [pc, #100]	; (8001bcc <HAL_TIM_Base_Start_IT+0xb8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d009      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x6c>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a17      	ldr	r2, [pc, #92]	; (8001bd0 <HAL_TIM_Base_Start_IT+0xbc>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d004      	beq.n	8001b80 <HAL_TIM_Base_Start_IT+0x6c>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a16      	ldr	r2, [pc, #88]	; (8001bd4 <HAL_TIM_Base_Start_IT+0xc0>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d111      	bne.n	8001ba4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d010      	beq.n	8001bb4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f042 0201 	orr.w	r2, r2, #1
 8001ba0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba2:	e007      	b.n	8001bb4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f042 0201 	orr.w	r2, r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3714      	adds	r7, #20
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40010000 	.word	0x40010000
 8001bc8:	40000400 	.word	0x40000400
 8001bcc:	40000800 	.word	0x40000800
 8001bd0:	40000c00 	.word	0x40000c00
 8001bd4:	40014000 	.word	0x40014000

08001bd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	f003 0302 	and.w	r3, r3, #2
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d122      	bne.n	8001c34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b02      	cmp	r3, #2
 8001bfa:	d11b      	bne.n	8001c34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f06f 0202 	mvn.w	r2, #2
 8001c04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	f003 0303 	and.w	r3, r3, #3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f000 f8ee 	bl	8001dfc <HAL_TIM_IC_CaptureCallback>
 8001c20:	e005      	b.n	8001c2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 f8e0 	bl	8001de8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f8f1 	bl	8001e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	f003 0304 	and.w	r3, r3, #4
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d122      	bne.n	8001c88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	2b04      	cmp	r3, #4
 8001c4e:	d11b      	bne.n	8001c88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f06f 0204 	mvn.w	r2, #4
 8001c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d003      	beq.n	8001c76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f8c4 	bl	8001dfc <HAL_TIM_IC_CaptureCallback>
 8001c74:	e005      	b.n	8001c82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f000 f8b6 	bl	8001de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f000 f8c7 	bl	8001e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	f003 0308 	and.w	r3, r3, #8
 8001c92:	2b08      	cmp	r3, #8
 8001c94:	d122      	bne.n	8001cdc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	f003 0308 	and.w	r3, r3, #8
 8001ca0:	2b08      	cmp	r3, #8
 8001ca2:	d11b      	bne.n	8001cdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f06f 0208 	mvn.w	r2, #8
 8001cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2204      	movs	r2, #4
 8001cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d003      	beq.n	8001cca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 f89a 	bl	8001dfc <HAL_TIM_IC_CaptureCallback>
 8001cc8:	e005      	b.n	8001cd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f000 f88c 	bl	8001de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f000 f89d 	bl	8001e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	691b      	ldr	r3, [r3, #16]
 8001ce2:	f003 0310 	and.w	r3, r3, #16
 8001ce6:	2b10      	cmp	r3, #16
 8001ce8:	d122      	bne.n	8001d30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	68db      	ldr	r3, [r3, #12]
 8001cf0:	f003 0310 	and.w	r3, r3, #16
 8001cf4:	2b10      	cmp	r3, #16
 8001cf6:	d11b      	bne.n	8001d30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f06f 0210 	mvn.w	r2, #16
 8001d00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2208      	movs	r2, #8
 8001d06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	69db      	ldr	r3, [r3, #28]
 8001d0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d003      	beq.n	8001d1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 f870 	bl	8001dfc <HAL_TIM_IC_CaptureCallback>
 8001d1c:	e005      	b.n	8001d2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 f862 	bl	8001de8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f000 f873 	bl	8001e10 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d10e      	bne.n	8001d5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	f003 0301 	and.w	r3, r3, #1
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d107      	bne.n	8001d5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f06f 0201 	mvn.w	r2, #1
 8001d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	f7fe fd6c 	bl	8000834 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d66:	2b80      	cmp	r3, #128	; 0x80
 8001d68:	d10e      	bne.n	8001d88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d74:	2b80      	cmp	r3, #128	; 0x80
 8001d76:	d107      	bne.n	8001d88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f000 f8e2 	bl	8001f4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d92:	2b40      	cmp	r3, #64	; 0x40
 8001d94:	d10e      	bne.n	8001db4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001da0:	2b40      	cmp	r3, #64	; 0x40
 8001da2:	d107      	bne.n	8001db4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f000 f838 	bl	8001e24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	f003 0320 	and.w	r3, r3, #32
 8001dbe:	2b20      	cmp	r3, #32
 8001dc0:	d10e      	bne.n	8001de0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	f003 0320 	and.w	r3, r3, #32
 8001dcc:	2b20      	cmp	r3, #32
 8001dce:	d107      	bne.n	8001de0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f06f 0220 	mvn.w	r2, #32
 8001dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f8ac 	bl	8001f38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e18:	bf00      	nop
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a34      	ldr	r2, [pc, #208]	; (8001f1c <TIM_Base_SetConfig+0xe4>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d00f      	beq.n	8001e70 <TIM_Base_SetConfig+0x38>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e56:	d00b      	beq.n	8001e70 <TIM_Base_SetConfig+0x38>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a31      	ldr	r2, [pc, #196]	; (8001f20 <TIM_Base_SetConfig+0xe8>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d007      	beq.n	8001e70 <TIM_Base_SetConfig+0x38>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a30      	ldr	r2, [pc, #192]	; (8001f24 <TIM_Base_SetConfig+0xec>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d003      	beq.n	8001e70 <TIM_Base_SetConfig+0x38>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a2f      	ldr	r2, [pc, #188]	; (8001f28 <TIM_Base_SetConfig+0xf0>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d108      	bne.n	8001e82 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a25      	ldr	r2, [pc, #148]	; (8001f1c <TIM_Base_SetConfig+0xe4>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d01b      	beq.n	8001ec2 <TIM_Base_SetConfig+0x8a>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e90:	d017      	beq.n	8001ec2 <TIM_Base_SetConfig+0x8a>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a22      	ldr	r2, [pc, #136]	; (8001f20 <TIM_Base_SetConfig+0xe8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d013      	beq.n	8001ec2 <TIM_Base_SetConfig+0x8a>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a21      	ldr	r2, [pc, #132]	; (8001f24 <TIM_Base_SetConfig+0xec>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d00f      	beq.n	8001ec2 <TIM_Base_SetConfig+0x8a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a20      	ldr	r2, [pc, #128]	; (8001f28 <TIM_Base_SetConfig+0xf0>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d00b      	beq.n	8001ec2 <TIM_Base_SetConfig+0x8a>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a1f      	ldr	r2, [pc, #124]	; (8001f2c <TIM_Base_SetConfig+0xf4>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d007      	beq.n	8001ec2 <TIM_Base_SetConfig+0x8a>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a1e      	ldr	r2, [pc, #120]	; (8001f30 <TIM_Base_SetConfig+0xf8>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d003      	beq.n	8001ec2 <TIM_Base_SetConfig+0x8a>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a1d      	ldr	r2, [pc, #116]	; (8001f34 <TIM_Base_SetConfig+0xfc>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d108      	bne.n	8001ed4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ec8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	68fa      	ldr	r2, [r7, #12]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	4a08      	ldr	r2, [pc, #32]	; (8001f1c <TIM_Base_SetConfig+0xe4>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d103      	bne.n	8001f08 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	691a      	ldr	r2, [r3, #16]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	615a      	str	r2, [r3, #20]
}
 8001f0e:	bf00      	nop
 8001f10:	3714      	adds	r7, #20
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	40010000 	.word	0x40010000
 8001f20:	40000400 	.word	0x40000400
 8001f24:	40000800 	.word	0x40000800
 8001f28:	40000c00 	.word	0x40000c00
 8001f2c:	40014000 	.word	0x40014000
 8001f30:	40014400 	.word	0x40014400
 8001f34:	40014800 	.word	0x40014800

08001f38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f54:	bf00      	nop
 8001f56:	370c      	adds	r7, #12
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e03f      	b.n	8001ff2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d106      	bne.n	8001f8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7fe fc98 	bl	80008bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2224      	movs	r2, #36	; 0x24
 8001f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001fa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f000 f829 	bl	8001ffc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	691a      	ldr	r2, [r3, #16]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001fb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	695a      	ldr	r2, [r3, #20]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001fc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68da      	ldr	r2, [r3, #12]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001fd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2220      	movs	r2, #32
 8001fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ffc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002000:	b0c0      	sub	sp, #256	; 0x100
 8002002:	af00      	add	r7, sp, #0
 8002004:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	691b      	ldr	r3, [r3, #16]
 8002010:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002018:	68d9      	ldr	r1, [r3, #12]
 800201a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	ea40 0301 	orr.w	r3, r0, r1
 8002024:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	431a      	orrs	r2, r3
 8002034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	431a      	orrs	r2, r3
 800203c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	4313      	orrs	r3, r2
 8002044:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002054:	f021 010c 	bic.w	r1, r1, #12
 8002058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002062:	430b      	orrs	r3, r1
 8002064:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002076:	6999      	ldr	r1, [r3, #24]
 8002078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	ea40 0301 	orr.w	r3, r0, r1
 8002082:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	4b8f      	ldr	r3, [pc, #572]	; (80022c8 <UART_SetConfig+0x2cc>)
 800208c:	429a      	cmp	r2, r3
 800208e:	d005      	beq.n	800209c <UART_SetConfig+0xa0>
 8002090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	4b8d      	ldr	r3, [pc, #564]	; (80022cc <UART_SetConfig+0x2d0>)
 8002098:	429a      	cmp	r2, r3
 800209a:	d104      	bne.n	80020a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800209c:	f7ff fc9a 	bl	80019d4 <HAL_RCC_GetPCLK2Freq>
 80020a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80020a4:	e003      	b.n	80020ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80020a6:	f7ff fc81 	bl	80019ac <HAL_RCC_GetPCLK1Freq>
 80020aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80020ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b2:	69db      	ldr	r3, [r3, #28]
 80020b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80020b8:	f040 810c 	bne.w	80022d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020c0:	2200      	movs	r2, #0
 80020c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80020c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80020ce:	4622      	mov	r2, r4
 80020d0:	462b      	mov	r3, r5
 80020d2:	1891      	adds	r1, r2, r2
 80020d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80020d6:	415b      	adcs	r3, r3
 80020d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80020de:	4621      	mov	r1, r4
 80020e0:	eb12 0801 	adds.w	r8, r2, r1
 80020e4:	4629      	mov	r1, r5
 80020e6:	eb43 0901 	adc.w	r9, r3, r1
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	f04f 0300 	mov.w	r3, #0
 80020f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020fe:	4690      	mov	r8, r2
 8002100:	4699      	mov	r9, r3
 8002102:	4623      	mov	r3, r4
 8002104:	eb18 0303 	adds.w	r3, r8, r3
 8002108:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800210c:	462b      	mov	r3, r5
 800210e:	eb49 0303 	adc.w	r3, r9, r3
 8002112:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002122:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002126:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800212a:	460b      	mov	r3, r1
 800212c:	18db      	adds	r3, r3, r3
 800212e:	653b      	str	r3, [r7, #80]	; 0x50
 8002130:	4613      	mov	r3, r2
 8002132:	eb42 0303 	adc.w	r3, r2, r3
 8002136:	657b      	str	r3, [r7, #84]	; 0x54
 8002138:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800213c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002140:	f7fe f89e 	bl	8000280 <__aeabi_uldivmod>
 8002144:	4602      	mov	r2, r0
 8002146:	460b      	mov	r3, r1
 8002148:	4b61      	ldr	r3, [pc, #388]	; (80022d0 <UART_SetConfig+0x2d4>)
 800214a:	fba3 2302 	umull	r2, r3, r3, r2
 800214e:	095b      	lsrs	r3, r3, #5
 8002150:	011c      	lsls	r4, r3, #4
 8002152:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002156:	2200      	movs	r2, #0
 8002158:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800215c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002160:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002164:	4642      	mov	r2, r8
 8002166:	464b      	mov	r3, r9
 8002168:	1891      	adds	r1, r2, r2
 800216a:	64b9      	str	r1, [r7, #72]	; 0x48
 800216c:	415b      	adcs	r3, r3
 800216e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002170:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002174:	4641      	mov	r1, r8
 8002176:	eb12 0a01 	adds.w	sl, r2, r1
 800217a:	4649      	mov	r1, r9
 800217c:	eb43 0b01 	adc.w	fp, r3, r1
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	f04f 0300 	mov.w	r3, #0
 8002188:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800218c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002190:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002194:	4692      	mov	sl, r2
 8002196:	469b      	mov	fp, r3
 8002198:	4643      	mov	r3, r8
 800219a:	eb1a 0303 	adds.w	r3, sl, r3
 800219e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80021a2:	464b      	mov	r3, r9
 80021a4:	eb4b 0303 	adc.w	r3, fp, r3
 80021a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80021ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80021b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80021bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80021c0:	460b      	mov	r3, r1
 80021c2:	18db      	adds	r3, r3, r3
 80021c4:	643b      	str	r3, [r7, #64]	; 0x40
 80021c6:	4613      	mov	r3, r2
 80021c8:	eb42 0303 	adc.w	r3, r2, r3
 80021cc:	647b      	str	r3, [r7, #68]	; 0x44
 80021ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80021d6:	f7fe f853 	bl	8000280 <__aeabi_uldivmod>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4611      	mov	r1, r2
 80021e0:	4b3b      	ldr	r3, [pc, #236]	; (80022d0 <UART_SetConfig+0x2d4>)
 80021e2:	fba3 2301 	umull	r2, r3, r3, r1
 80021e6:	095b      	lsrs	r3, r3, #5
 80021e8:	2264      	movs	r2, #100	; 0x64
 80021ea:	fb02 f303 	mul.w	r3, r2, r3
 80021ee:	1acb      	subs	r3, r1, r3
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80021f6:	4b36      	ldr	r3, [pc, #216]	; (80022d0 <UART_SetConfig+0x2d4>)
 80021f8:	fba3 2302 	umull	r2, r3, r3, r2
 80021fc:	095b      	lsrs	r3, r3, #5
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002204:	441c      	add	r4, r3
 8002206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800220a:	2200      	movs	r2, #0
 800220c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002210:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002214:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002218:	4642      	mov	r2, r8
 800221a:	464b      	mov	r3, r9
 800221c:	1891      	adds	r1, r2, r2
 800221e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002220:	415b      	adcs	r3, r3
 8002222:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002224:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002228:	4641      	mov	r1, r8
 800222a:	1851      	adds	r1, r2, r1
 800222c:	6339      	str	r1, [r7, #48]	; 0x30
 800222e:	4649      	mov	r1, r9
 8002230:	414b      	adcs	r3, r1
 8002232:	637b      	str	r3, [r7, #52]	; 0x34
 8002234:	f04f 0200 	mov.w	r2, #0
 8002238:	f04f 0300 	mov.w	r3, #0
 800223c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002240:	4659      	mov	r1, fp
 8002242:	00cb      	lsls	r3, r1, #3
 8002244:	4651      	mov	r1, sl
 8002246:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800224a:	4651      	mov	r1, sl
 800224c:	00ca      	lsls	r2, r1, #3
 800224e:	4610      	mov	r0, r2
 8002250:	4619      	mov	r1, r3
 8002252:	4603      	mov	r3, r0
 8002254:	4642      	mov	r2, r8
 8002256:	189b      	adds	r3, r3, r2
 8002258:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800225c:	464b      	mov	r3, r9
 800225e:	460a      	mov	r2, r1
 8002260:	eb42 0303 	adc.w	r3, r2, r3
 8002264:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002274:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002278:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800227c:	460b      	mov	r3, r1
 800227e:	18db      	adds	r3, r3, r3
 8002280:	62bb      	str	r3, [r7, #40]	; 0x28
 8002282:	4613      	mov	r3, r2
 8002284:	eb42 0303 	adc.w	r3, r2, r3
 8002288:	62fb      	str	r3, [r7, #44]	; 0x2c
 800228a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800228e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002292:	f7fd fff5 	bl	8000280 <__aeabi_uldivmod>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	4b0d      	ldr	r3, [pc, #52]	; (80022d0 <UART_SetConfig+0x2d4>)
 800229c:	fba3 1302 	umull	r1, r3, r3, r2
 80022a0:	095b      	lsrs	r3, r3, #5
 80022a2:	2164      	movs	r1, #100	; 0x64
 80022a4:	fb01 f303 	mul.w	r3, r1, r3
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	3332      	adds	r3, #50	; 0x32
 80022ae:	4a08      	ldr	r2, [pc, #32]	; (80022d0 <UART_SetConfig+0x2d4>)
 80022b0:	fba2 2303 	umull	r2, r3, r2, r3
 80022b4:	095b      	lsrs	r3, r3, #5
 80022b6:	f003 0207 	and.w	r2, r3, #7
 80022ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4422      	add	r2, r4
 80022c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80022c4:	e105      	b.n	80024d2 <UART_SetConfig+0x4d6>
 80022c6:	bf00      	nop
 80022c8:	40011000 	.word	0x40011000
 80022cc:	40011400 	.word	0x40011400
 80022d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022d8:	2200      	movs	r2, #0
 80022da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80022de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80022e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80022e6:	4642      	mov	r2, r8
 80022e8:	464b      	mov	r3, r9
 80022ea:	1891      	adds	r1, r2, r2
 80022ec:	6239      	str	r1, [r7, #32]
 80022ee:	415b      	adcs	r3, r3
 80022f0:	627b      	str	r3, [r7, #36]	; 0x24
 80022f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022f6:	4641      	mov	r1, r8
 80022f8:	1854      	adds	r4, r2, r1
 80022fa:	4649      	mov	r1, r9
 80022fc:	eb43 0501 	adc.w	r5, r3, r1
 8002300:	f04f 0200 	mov.w	r2, #0
 8002304:	f04f 0300 	mov.w	r3, #0
 8002308:	00eb      	lsls	r3, r5, #3
 800230a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800230e:	00e2      	lsls	r2, r4, #3
 8002310:	4614      	mov	r4, r2
 8002312:	461d      	mov	r5, r3
 8002314:	4643      	mov	r3, r8
 8002316:	18e3      	adds	r3, r4, r3
 8002318:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800231c:	464b      	mov	r3, r9
 800231e:	eb45 0303 	adc.w	r3, r5, r3
 8002322:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002332:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	f04f 0300 	mov.w	r3, #0
 800233e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002342:	4629      	mov	r1, r5
 8002344:	008b      	lsls	r3, r1, #2
 8002346:	4621      	mov	r1, r4
 8002348:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800234c:	4621      	mov	r1, r4
 800234e:	008a      	lsls	r2, r1, #2
 8002350:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002354:	f7fd ff94 	bl	8000280 <__aeabi_uldivmod>
 8002358:	4602      	mov	r2, r0
 800235a:	460b      	mov	r3, r1
 800235c:	4b60      	ldr	r3, [pc, #384]	; (80024e0 <UART_SetConfig+0x4e4>)
 800235e:	fba3 2302 	umull	r2, r3, r3, r2
 8002362:	095b      	lsrs	r3, r3, #5
 8002364:	011c      	lsls	r4, r3, #4
 8002366:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800236a:	2200      	movs	r2, #0
 800236c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002370:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002374:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002378:	4642      	mov	r2, r8
 800237a:	464b      	mov	r3, r9
 800237c:	1891      	adds	r1, r2, r2
 800237e:	61b9      	str	r1, [r7, #24]
 8002380:	415b      	adcs	r3, r3
 8002382:	61fb      	str	r3, [r7, #28]
 8002384:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002388:	4641      	mov	r1, r8
 800238a:	1851      	adds	r1, r2, r1
 800238c:	6139      	str	r1, [r7, #16]
 800238e:	4649      	mov	r1, r9
 8002390:	414b      	adcs	r3, r1
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	f04f 0200 	mov.w	r2, #0
 8002398:	f04f 0300 	mov.w	r3, #0
 800239c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80023a0:	4659      	mov	r1, fp
 80023a2:	00cb      	lsls	r3, r1, #3
 80023a4:	4651      	mov	r1, sl
 80023a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023aa:	4651      	mov	r1, sl
 80023ac:	00ca      	lsls	r2, r1, #3
 80023ae:	4610      	mov	r0, r2
 80023b0:	4619      	mov	r1, r3
 80023b2:	4603      	mov	r3, r0
 80023b4:	4642      	mov	r2, r8
 80023b6:	189b      	adds	r3, r3, r2
 80023b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80023bc:	464b      	mov	r3, r9
 80023be:	460a      	mov	r2, r1
 80023c0:	eb42 0303 	adc.w	r3, r2, r3
 80023c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80023c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80023d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80023d4:	f04f 0200 	mov.w	r2, #0
 80023d8:	f04f 0300 	mov.w	r3, #0
 80023dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80023e0:	4649      	mov	r1, r9
 80023e2:	008b      	lsls	r3, r1, #2
 80023e4:	4641      	mov	r1, r8
 80023e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023ea:	4641      	mov	r1, r8
 80023ec:	008a      	lsls	r2, r1, #2
 80023ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80023f2:	f7fd ff45 	bl	8000280 <__aeabi_uldivmod>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	4b39      	ldr	r3, [pc, #228]	; (80024e0 <UART_SetConfig+0x4e4>)
 80023fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002400:	095b      	lsrs	r3, r3, #5
 8002402:	2164      	movs	r1, #100	; 0x64
 8002404:	fb01 f303 	mul.w	r3, r1, r3
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	011b      	lsls	r3, r3, #4
 800240c:	3332      	adds	r3, #50	; 0x32
 800240e:	4a34      	ldr	r2, [pc, #208]	; (80024e0 <UART_SetConfig+0x4e4>)
 8002410:	fba2 2303 	umull	r2, r3, r2, r3
 8002414:	095b      	lsrs	r3, r3, #5
 8002416:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800241a:	441c      	add	r4, r3
 800241c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002420:	2200      	movs	r2, #0
 8002422:	673b      	str	r3, [r7, #112]	; 0x70
 8002424:	677a      	str	r2, [r7, #116]	; 0x74
 8002426:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800242a:	4642      	mov	r2, r8
 800242c:	464b      	mov	r3, r9
 800242e:	1891      	adds	r1, r2, r2
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	415b      	adcs	r3, r3
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800243a:	4641      	mov	r1, r8
 800243c:	1851      	adds	r1, r2, r1
 800243e:	6039      	str	r1, [r7, #0]
 8002440:	4649      	mov	r1, r9
 8002442:	414b      	adcs	r3, r1
 8002444:	607b      	str	r3, [r7, #4]
 8002446:	f04f 0200 	mov.w	r2, #0
 800244a:	f04f 0300 	mov.w	r3, #0
 800244e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002452:	4659      	mov	r1, fp
 8002454:	00cb      	lsls	r3, r1, #3
 8002456:	4651      	mov	r1, sl
 8002458:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800245c:	4651      	mov	r1, sl
 800245e:	00ca      	lsls	r2, r1, #3
 8002460:	4610      	mov	r0, r2
 8002462:	4619      	mov	r1, r3
 8002464:	4603      	mov	r3, r0
 8002466:	4642      	mov	r2, r8
 8002468:	189b      	adds	r3, r3, r2
 800246a:	66bb      	str	r3, [r7, #104]	; 0x68
 800246c:	464b      	mov	r3, r9
 800246e:	460a      	mov	r2, r1
 8002470:	eb42 0303 	adc.w	r3, r2, r3
 8002474:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	663b      	str	r3, [r7, #96]	; 0x60
 8002480:	667a      	str	r2, [r7, #100]	; 0x64
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	f04f 0300 	mov.w	r3, #0
 800248a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800248e:	4649      	mov	r1, r9
 8002490:	008b      	lsls	r3, r1, #2
 8002492:	4641      	mov	r1, r8
 8002494:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002498:	4641      	mov	r1, r8
 800249a:	008a      	lsls	r2, r1, #2
 800249c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80024a0:	f7fd feee 	bl	8000280 <__aeabi_uldivmod>
 80024a4:	4602      	mov	r2, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	4b0d      	ldr	r3, [pc, #52]	; (80024e0 <UART_SetConfig+0x4e4>)
 80024aa:	fba3 1302 	umull	r1, r3, r3, r2
 80024ae:	095b      	lsrs	r3, r3, #5
 80024b0:	2164      	movs	r1, #100	; 0x64
 80024b2:	fb01 f303 	mul.w	r3, r1, r3
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	011b      	lsls	r3, r3, #4
 80024ba:	3332      	adds	r3, #50	; 0x32
 80024bc:	4a08      	ldr	r2, [pc, #32]	; (80024e0 <UART_SetConfig+0x4e4>)
 80024be:	fba2 2303 	umull	r2, r3, r2, r3
 80024c2:	095b      	lsrs	r3, r3, #5
 80024c4:	f003 020f 	and.w	r2, r3, #15
 80024c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4422      	add	r2, r4
 80024d0:	609a      	str	r2, [r3, #8]
}
 80024d2:	bf00      	nop
 80024d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80024d8:	46bd      	mov	sp, r7
 80024da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024de:	bf00      	nop
 80024e0:	51eb851f 	.word	0x51eb851f

080024e4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80024e8:	4b05      	ldr	r3, [pc, #20]	; (8002500 <SysTick_Handler+0x1c>)
 80024ea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80024ec:	f001 fc2c 	bl	8003d48 <xTaskGetSchedulerState>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d001      	beq.n	80024fa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80024f6:	f002 fa17 	bl	8004928 <xPortSysTickHandler>
  }
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	e000e010 	.word	0xe000e010

08002504 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	60f8      	str	r0, [r7, #12]
 800250c:	60b9      	str	r1, [r7, #8]
 800250e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	4a07      	ldr	r2, [pc, #28]	; (8002530 <vApplicationGetIdleTaskMemory+0x2c>)
 8002514:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	4a06      	ldr	r2, [pc, #24]	; (8002534 <vApplicationGetIdleTaskMemory+0x30>)
 800251a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2280      	movs	r2, #128	; 0x80
 8002520:	601a      	str	r2, [r3, #0]
}
 8002522:	bf00      	nop
 8002524:	3714      	adds	r7, #20
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	20000138 	.word	0x20000138
 8002534:	200001f4 	.word	0x200001f4

08002538 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	4a07      	ldr	r2, [pc, #28]	; (8002564 <vApplicationGetTimerTaskMemory+0x2c>)
 8002548:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	4a06      	ldr	r2, [pc, #24]	; (8002568 <vApplicationGetTimerTaskMemory+0x30>)
 800254e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002556:	601a      	str	r2, [r3, #0]
}
 8002558:	bf00      	nop
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	200003f4 	.word	0x200003f4
 8002568:	200004b0 	.word	0x200004b0

0800256c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f103 0208 	add.w	r2, r3, #8
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002584:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f103 0208 	add.w	r2, r3, #8
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f103 0208 	add.w	r2, r3, #8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80025c6:	b480      	push	{r7}
 80025c8:	b085      	sub	sp, #20
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
 80025ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	683a      	ldr	r2, [r7, #0]
 80025ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	1c5a      	adds	r2, r3, #1
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	601a      	str	r2, [r3, #0]
}
 8002602:	bf00      	nop
 8002604:	3714      	adds	r7, #20
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800260e:	b480      	push	{r7}
 8002610:	b085      	sub	sp, #20
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002624:	d103      	bne.n	800262e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	e00c      	b.n	8002648 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3308      	adds	r3, #8
 8002632:	60fb      	str	r3, [r7, #12]
 8002634:	e002      	b.n	800263c <vListInsert+0x2e>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	429a      	cmp	r2, r3
 8002646:	d2f6      	bcs.n	8002636 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	1c5a      	adds	r2, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	601a      	str	r2, [r3, #0]
}
 8002674:	bf00      	nop
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6892      	ldr	r2, [r2, #8]
 8002696:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6852      	ldr	r2, [r2, #4]
 80026a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d103      	bne.n	80026b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689a      	ldr	r2, [r3, #8]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	1e5a      	subs	r2, r3, #1
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10a      	bne.n	80026fe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80026e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ec:	f383 8811 	msr	BASEPRI, r3
 80026f0:	f3bf 8f6f 	isb	sy
 80026f4:	f3bf 8f4f 	dsb	sy
 80026f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80026fa:	bf00      	nop
 80026fc:	e7fe      	b.n	80026fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80026fe:	f002 f881 	bl	8004804 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800270a:	68f9      	ldr	r1, [r7, #12]
 800270c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800270e:	fb01 f303 	mul.w	r3, r1, r3
 8002712:	441a      	add	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800272e:	3b01      	subs	r3, #1
 8002730:	68f9      	ldr	r1, [r7, #12]
 8002732:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002734:	fb01 f303 	mul.w	r3, r1, r3
 8002738:	441a      	add	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	22ff      	movs	r2, #255	; 0xff
 8002742:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	22ff      	movs	r2, #255	; 0xff
 800274a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d114      	bne.n	800277e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	691b      	ldr	r3, [r3, #16]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01a      	beq.n	8002792 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	3310      	adds	r3, #16
 8002760:	4618      	mov	r0, r3
 8002762:	f001 f92f 	bl	80039c4 <xTaskRemoveFromEventList>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d012      	beq.n	8002792 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800276c:	4b0c      	ldr	r3, [pc, #48]	; (80027a0 <xQueueGenericReset+0xcc>)
 800276e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002772:	601a      	str	r2, [r3, #0]
 8002774:	f3bf 8f4f 	dsb	sy
 8002778:	f3bf 8f6f 	isb	sy
 800277c:	e009      	b.n	8002792 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	3310      	adds	r3, #16
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff fef2 	bl	800256c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	3324      	adds	r3, #36	; 0x24
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff feed 	bl	800256c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002792:	f002 f867 	bl	8004864 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002796:	2301      	movs	r3, #1
}
 8002798:	4618      	mov	r0, r3
 800279a:	3710      	adds	r7, #16
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	e000ed04 	.word	0xe000ed04

080027a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08e      	sub	sp, #56	; 0x38
 80027a8:	af02      	add	r7, sp, #8
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10a      	bne.n	80027ce <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80027b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027bc:	f383 8811 	msr	BASEPRI, r3
 80027c0:	f3bf 8f6f 	isb	sy
 80027c4:	f3bf 8f4f 	dsb	sy
 80027c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80027ca:	bf00      	nop
 80027cc:	e7fe      	b.n	80027cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10a      	bne.n	80027ea <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80027d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d8:	f383 8811 	msr	BASEPRI, r3
 80027dc:	f3bf 8f6f 	isb	sy
 80027e0:	f3bf 8f4f 	dsb	sy
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80027e6:	bf00      	nop
 80027e8:	e7fe      	b.n	80027e8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d002      	beq.n	80027f6 <xQueueGenericCreateStatic+0x52>
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <xQueueGenericCreateStatic+0x56>
 80027f6:	2301      	movs	r3, #1
 80027f8:	e000      	b.n	80027fc <xQueueGenericCreateStatic+0x58>
 80027fa:	2300      	movs	r3, #0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d10a      	bne.n	8002816 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002804:	f383 8811 	msr	BASEPRI, r3
 8002808:	f3bf 8f6f 	isb	sy
 800280c:	f3bf 8f4f 	dsb	sy
 8002810:	623b      	str	r3, [r7, #32]
}
 8002812:	bf00      	nop
 8002814:	e7fe      	b.n	8002814 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d102      	bne.n	8002822 <xQueueGenericCreateStatic+0x7e>
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d101      	bne.n	8002826 <xQueueGenericCreateStatic+0x82>
 8002822:	2301      	movs	r3, #1
 8002824:	e000      	b.n	8002828 <xQueueGenericCreateStatic+0x84>
 8002826:	2300      	movs	r3, #0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d10a      	bne.n	8002842 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800282c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002830:	f383 8811 	msr	BASEPRI, r3
 8002834:	f3bf 8f6f 	isb	sy
 8002838:	f3bf 8f4f 	dsb	sy
 800283c:	61fb      	str	r3, [r7, #28]
}
 800283e:	bf00      	nop
 8002840:	e7fe      	b.n	8002840 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002842:	2350      	movs	r3, #80	; 0x50
 8002844:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	2b50      	cmp	r3, #80	; 0x50
 800284a:	d00a      	beq.n	8002862 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800284c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002850:	f383 8811 	msr	BASEPRI, r3
 8002854:	f3bf 8f6f 	isb	sy
 8002858:	f3bf 8f4f 	dsb	sy
 800285c:	61bb      	str	r3, [r7, #24]
}
 800285e:	bf00      	nop
 8002860:	e7fe      	b.n	8002860 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002862:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800286a:	2b00      	cmp	r3, #0
 800286c:	d00d      	beq.n	800288a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800286e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002870:	2201      	movs	r2, #1
 8002872:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002876:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800287a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	4613      	mov	r3, r2
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	68b9      	ldr	r1, [r7, #8]
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 f83f 	bl	8002908 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800288a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800288c:	4618      	mov	r0, r3
 800288e:	3730      	adds	r7, #48	; 0x30
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}

08002894 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08a      	sub	sp, #40	; 0x28
 8002898:	af02      	add	r7, sp, #8
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	4613      	mov	r3, r2
 80028a0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d10a      	bne.n	80028be <xQueueGenericCreate+0x2a>
	__asm volatile
 80028a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ac:	f383 8811 	msr	BASEPRI, r3
 80028b0:	f3bf 8f6f 	isb	sy
 80028b4:	f3bf 8f4f 	dsb	sy
 80028b8:	613b      	str	r3, [r7, #16]
}
 80028ba:	bf00      	nop
 80028bc:	e7fe      	b.n	80028bc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	fb02 f303 	mul.w	r3, r2, r3
 80028c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	3350      	adds	r3, #80	; 0x50
 80028cc:	4618      	mov	r0, r3
 80028ce:	f002 f8bb 	bl	8004a48 <pvPortMalloc>
 80028d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d011      	beq.n	80028fe <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	3350      	adds	r3, #80	; 0x50
 80028e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80028ec:	79fa      	ldrb	r2, [r7, #7]
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	9300      	str	r3, [sp, #0]
 80028f2:	4613      	mov	r3, r2
 80028f4:	697a      	ldr	r2, [r7, #20]
 80028f6:	68b9      	ldr	r1, [r7, #8]
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 f805 	bl	8002908 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80028fe:	69bb      	ldr	r3, [r7, #24]
	}
 8002900:	4618      	mov	r0, r3
 8002902:	3720      	adds	r7, #32
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
 8002914:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d103      	bne.n	8002924 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	e002      	b.n	800292a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002936:	2101      	movs	r1, #1
 8002938:	69b8      	ldr	r0, [r7, #24]
 800293a:	f7ff fecb 	bl	80026d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	78fa      	ldrb	r2, [r7, #3]
 8002942:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002946:	bf00      	nop
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08e      	sub	sp, #56	; 0x38
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
 800295c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800295e:	2300      	movs	r3, #0
 8002960:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10a      	bne.n	8002982 <xQueueGenericSend+0x32>
	__asm volatile
 800296c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002970:	f383 8811 	msr	BASEPRI, r3
 8002974:	f3bf 8f6f 	isb	sy
 8002978:	f3bf 8f4f 	dsb	sy
 800297c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800297e:	bf00      	nop
 8002980:	e7fe      	b.n	8002980 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d103      	bne.n	8002990 <xQueueGenericSend+0x40>
 8002988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800298a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <xQueueGenericSend+0x44>
 8002990:	2301      	movs	r3, #1
 8002992:	e000      	b.n	8002996 <xQueueGenericSend+0x46>
 8002994:	2300      	movs	r3, #0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10a      	bne.n	80029b0 <xQueueGenericSend+0x60>
	__asm volatile
 800299a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800299e:	f383 8811 	msr	BASEPRI, r3
 80029a2:	f3bf 8f6f 	isb	sy
 80029a6:	f3bf 8f4f 	dsb	sy
 80029aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80029ac:	bf00      	nop
 80029ae:	e7fe      	b.n	80029ae <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d103      	bne.n	80029be <xQueueGenericSend+0x6e>
 80029b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d101      	bne.n	80029c2 <xQueueGenericSend+0x72>
 80029be:	2301      	movs	r3, #1
 80029c0:	e000      	b.n	80029c4 <xQueueGenericSend+0x74>
 80029c2:	2300      	movs	r3, #0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10a      	bne.n	80029de <xQueueGenericSend+0x8e>
	__asm volatile
 80029c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029cc:	f383 8811 	msr	BASEPRI, r3
 80029d0:	f3bf 8f6f 	isb	sy
 80029d4:	f3bf 8f4f 	dsb	sy
 80029d8:	623b      	str	r3, [r7, #32]
}
 80029da:	bf00      	nop
 80029dc:	e7fe      	b.n	80029dc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80029de:	f001 f9b3 	bl	8003d48 <xTaskGetSchedulerState>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d102      	bne.n	80029ee <xQueueGenericSend+0x9e>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <xQueueGenericSend+0xa2>
 80029ee:	2301      	movs	r3, #1
 80029f0:	e000      	b.n	80029f4 <xQueueGenericSend+0xa4>
 80029f2:	2300      	movs	r3, #0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d10a      	bne.n	8002a0e <xQueueGenericSend+0xbe>
	__asm volatile
 80029f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029fc:	f383 8811 	msr	BASEPRI, r3
 8002a00:	f3bf 8f6f 	isb	sy
 8002a04:	f3bf 8f4f 	dsb	sy
 8002a08:	61fb      	str	r3, [r7, #28]
}
 8002a0a:	bf00      	nop
 8002a0c:	e7fe      	b.n	8002a0c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002a0e:	f001 fef9 	bl	8004804 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d302      	bcc.n	8002a24 <xQueueGenericSend+0xd4>
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d129      	bne.n	8002a78 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	68b9      	ldr	r1, [r7, #8]
 8002a28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a2a:	f000 fa0b 	bl	8002e44 <prvCopyDataToQueue>
 8002a2e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d010      	beq.n	8002a5a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a3a:	3324      	adds	r3, #36	; 0x24
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f000 ffc1 	bl	80039c4 <xTaskRemoveFromEventList>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d013      	beq.n	8002a70 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002a48:	4b3f      	ldr	r3, [pc, #252]	; (8002b48 <xQueueGenericSend+0x1f8>)
 8002a4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	f3bf 8f4f 	dsb	sy
 8002a54:	f3bf 8f6f 	isb	sy
 8002a58:	e00a      	b.n	8002a70 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d007      	beq.n	8002a70 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002a60:	4b39      	ldr	r3, [pc, #228]	; (8002b48 <xQueueGenericSend+0x1f8>)
 8002a62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	f3bf 8f4f 	dsb	sy
 8002a6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002a70:	f001 fef8 	bl	8004864 <vPortExitCritical>
				return pdPASS;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e063      	b.n	8002b40 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d103      	bne.n	8002a86 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002a7e:	f001 fef1 	bl	8004864 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002a82:	2300      	movs	r3, #0
 8002a84:	e05c      	b.n	8002b40 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d106      	bne.n	8002a9a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002a8c:	f107 0314 	add.w	r3, r7, #20
 8002a90:	4618      	mov	r0, r3
 8002a92:	f000 fffb 	bl	8003a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002a96:	2301      	movs	r3, #1
 8002a98:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002a9a:	f001 fee3 	bl	8004864 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002a9e:	f000 fd67 	bl	8003570 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002aa2:	f001 feaf 	bl	8004804 <vPortEnterCritical>
 8002aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aa8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002aac:	b25b      	sxtb	r3, r3
 8002aae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ab2:	d103      	bne.n	8002abc <xQueueGenericSend+0x16c>
 8002ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002abe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ac2:	b25b      	sxtb	r3, r3
 8002ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ac8:	d103      	bne.n	8002ad2 <xQueueGenericSend+0x182>
 8002aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ad2:	f001 fec7 	bl	8004864 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ad6:	1d3a      	adds	r2, r7, #4
 8002ad8:	f107 0314 	add.w	r3, r7, #20
 8002adc:	4611      	mov	r1, r2
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 ffea 	bl	8003ab8 <xTaskCheckForTimeOut>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d124      	bne.n	8002b34 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002aea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002aec:	f000 faa2 	bl	8003034 <prvIsQueueFull>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d018      	beq.n	8002b28 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af8:	3310      	adds	r3, #16
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	4611      	mov	r1, r2
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 ff10 	bl	8003924 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002b04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b06:	f000 fa2d 	bl	8002f64 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002b0a:	f000 fd3f 	bl	800358c <xTaskResumeAll>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f47f af7c 	bne.w	8002a0e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002b16:	4b0c      	ldr	r3, [pc, #48]	; (8002b48 <xQueueGenericSend+0x1f8>)
 8002b18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	f3bf 8f4f 	dsb	sy
 8002b22:	f3bf 8f6f 	isb	sy
 8002b26:	e772      	b.n	8002a0e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002b28:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b2a:	f000 fa1b 	bl	8002f64 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b2e:	f000 fd2d 	bl	800358c <xTaskResumeAll>
 8002b32:	e76c      	b.n	8002a0e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002b34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002b36:	f000 fa15 	bl	8002f64 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002b3a:	f000 fd27 	bl	800358c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002b3e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3738      	adds	r7, #56	; 0x38
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	e000ed04 	.word	0xe000ed04

08002b4c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b090      	sub	sp, #64	; 0x40
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
 8002b58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8002b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d10a      	bne.n	8002b7a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8002b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b68:	f383 8811 	msr	BASEPRI, r3
 8002b6c:	f3bf 8f6f 	isb	sy
 8002b70:	f3bf 8f4f 	dsb	sy
 8002b74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002b76:	bf00      	nop
 8002b78:	e7fe      	b.n	8002b78 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d103      	bne.n	8002b88 <xQueueGenericSendFromISR+0x3c>
 8002b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <xQueueGenericSendFromISR+0x40>
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e000      	b.n	8002b8e <xQueueGenericSendFromISR+0x42>
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10a      	bne.n	8002ba8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8002b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b96:	f383 8811 	msr	BASEPRI, r3
 8002b9a:	f3bf 8f6f 	isb	sy
 8002b9e:	f3bf 8f4f 	dsb	sy
 8002ba2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002ba4:	bf00      	nop
 8002ba6:	e7fe      	b.n	8002ba6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d103      	bne.n	8002bb6 <xQueueGenericSendFromISR+0x6a>
 8002bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d101      	bne.n	8002bba <xQueueGenericSendFromISR+0x6e>
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e000      	b.n	8002bbc <xQueueGenericSendFromISR+0x70>
 8002bba:	2300      	movs	r3, #0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10a      	bne.n	8002bd6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bc4:	f383 8811 	msr	BASEPRI, r3
 8002bc8:	f3bf 8f6f 	isb	sy
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	623b      	str	r3, [r7, #32]
}
 8002bd2:	bf00      	nop
 8002bd4:	e7fe      	b.n	8002bd4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002bd6:	f001 fef7 	bl	80049c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002bda:	f3ef 8211 	mrs	r2, BASEPRI
 8002bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002be2:	f383 8811 	msr	BASEPRI, r3
 8002be6:	f3bf 8f6f 	isb	sy
 8002bea:	f3bf 8f4f 	dsb	sy
 8002bee:	61fa      	str	r2, [r7, #28]
 8002bf0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002bf2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002bf4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d302      	bcc.n	8002c08 <xQueueGenericSendFromISR+0xbc>
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d12f      	bne.n	8002c68 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c16:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	68b9      	ldr	r1, [r7, #8]
 8002c1c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002c1e:	f000 f911 	bl	8002e44 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002c22:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002c26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c2a:	d112      	bne.n	8002c52 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d016      	beq.n	8002c62 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c36:	3324      	adds	r3, #36	; 0x24
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f000 fec3 	bl	80039c4 <xTaskRemoveFromEventList>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00e      	beq.n	8002c62 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00b      	beq.n	8002c62 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	e007      	b.n	8002c62 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002c52:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002c56:	3301      	adds	r3, #1
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	b25a      	sxtb	r2, r3
 8002c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002c62:	2301      	movs	r3, #1
 8002c64:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002c66:	e001      	b.n	8002c6c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c6e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002c76:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002c78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3740      	adds	r7, #64	; 0x40
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
	...

08002c84 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08c      	sub	sp, #48	; 0x30
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	60f8      	str	r0, [r7, #12]
 8002c8c:	60b9      	str	r1, [r7, #8]
 8002c8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002c90:	2300      	movs	r3, #0
 8002c92:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10a      	bne.n	8002cb4 <xQueueReceive+0x30>
	__asm volatile
 8002c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ca2:	f383 8811 	msr	BASEPRI, r3
 8002ca6:	f3bf 8f6f 	isb	sy
 8002caa:	f3bf 8f4f 	dsb	sy
 8002cae:	623b      	str	r3, [r7, #32]
}
 8002cb0:	bf00      	nop
 8002cb2:	e7fe      	b.n	8002cb2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d103      	bne.n	8002cc2 <xQueueReceive+0x3e>
 8002cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <xQueueReceive+0x42>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e000      	b.n	8002cc8 <xQueueReceive+0x44>
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10a      	bne.n	8002ce2 <xQueueReceive+0x5e>
	__asm volatile
 8002ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cd0:	f383 8811 	msr	BASEPRI, r3
 8002cd4:	f3bf 8f6f 	isb	sy
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	61fb      	str	r3, [r7, #28]
}
 8002cde:	bf00      	nop
 8002ce0:	e7fe      	b.n	8002ce0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ce2:	f001 f831 	bl	8003d48 <xTaskGetSchedulerState>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d102      	bne.n	8002cf2 <xQueueReceive+0x6e>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <xQueueReceive+0x72>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <xQueueReceive+0x74>
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10a      	bne.n	8002d12 <xQueueReceive+0x8e>
	__asm volatile
 8002cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d00:	f383 8811 	msr	BASEPRI, r3
 8002d04:	f3bf 8f6f 	isb	sy
 8002d08:	f3bf 8f4f 	dsb	sy
 8002d0c:	61bb      	str	r3, [r7, #24]
}
 8002d0e:	bf00      	nop
 8002d10:	e7fe      	b.n	8002d10 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d12:	f001 fd77 	bl	8004804 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d01f      	beq.n	8002d62 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002d22:	68b9      	ldr	r1, [r7, #8]
 8002d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002d26:	f000 f8f7 	bl	8002f18 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2c:	1e5a      	subs	r2, r3, #1
 8002d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d30:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00f      	beq.n	8002d5a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d3c:	3310      	adds	r3, #16
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f000 fe40 	bl	80039c4 <xTaskRemoveFromEventList>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d007      	beq.n	8002d5a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002d4a:	4b3d      	ldr	r3, [pc, #244]	; (8002e40 <xQueueReceive+0x1bc>)
 8002d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	f3bf 8f4f 	dsb	sy
 8002d56:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002d5a:	f001 fd83 	bl	8004864 <vPortExitCritical>
				return pdPASS;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e069      	b.n	8002e36 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d103      	bne.n	8002d70 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d68:	f001 fd7c 	bl	8004864 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	e062      	b.n	8002e36 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d76:	f107 0310 	add.w	r3, r7, #16
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fe86 	bl	8003a8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d80:	2301      	movs	r3, #1
 8002d82:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d84:	f001 fd6e 	bl	8004864 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d88:	f000 fbf2 	bl	8003570 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d8c:	f001 fd3a 	bl	8004804 <vPortEnterCritical>
 8002d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d92:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002d96:	b25b      	sxtb	r3, r3
 8002d98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d9c:	d103      	bne.n	8002da6 <xQueueReceive+0x122>
 8002d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002da8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dac:	b25b      	sxtb	r3, r3
 8002dae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002db2:	d103      	bne.n	8002dbc <xQueueReceive+0x138>
 8002db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002dbc:	f001 fd52 	bl	8004864 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002dc0:	1d3a      	adds	r2, r7, #4
 8002dc2:	f107 0310 	add.w	r3, r7, #16
 8002dc6:	4611      	mov	r1, r2
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f000 fe75 	bl	8003ab8 <xTaskCheckForTimeOut>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d123      	bne.n	8002e1c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002dd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002dd6:	f000 f917 	bl	8003008 <prvIsQueueEmpty>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d017      	beq.n	8002e10 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de2:	3324      	adds	r3, #36	; 0x24
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	4611      	mov	r1, r2
 8002de8:	4618      	mov	r0, r3
 8002dea:	f000 fd9b 	bl	8003924 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002dee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002df0:	f000 f8b8 	bl	8002f64 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002df4:	f000 fbca 	bl	800358c <xTaskResumeAll>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d189      	bne.n	8002d12 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002dfe:	4b10      	ldr	r3, [pc, #64]	; (8002e40 <xQueueReceive+0x1bc>)
 8002e00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	f3bf 8f4f 	dsb	sy
 8002e0a:	f3bf 8f6f 	isb	sy
 8002e0e:	e780      	b.n	8002d12 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002e10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002e12:	f000 f8a7 	bl	8002f64 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e16:	f000 fbb9 	bl	800358c <xTaskResumeAll>
 8002e1a:	e77a      	b.n	8002d12 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002e1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002e1e:	f000 f8a1 	bl	8002f64 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e22:	f000 fbb3 	bl	800358c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002e26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002e28:	f000 f8ee 	bl	8003008 <prvIsQueueEmpty>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f43f af6f 	beq.w	8002d12 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002e34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3730      	adds	r7, #48	; 0x30
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	e000ed04 	.word	0xe000ed04

08002e44 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002e50:	2300      	movs	r3, #0
 8002e52:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e58:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10d      	bne.n	8002e7e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d14d      	bne.n	8002f06 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f000 ff88 	bl	8003d84 <xTaskPriorityDisinherit>
 8002e74:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	609a      	str	r2, [r3, #8]
 8002e7c:	e043      	b.n	8002f06 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d119      	bne.n	8002eb8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6858      	ldr	r0, [r3, #4]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	68b9      	ldr	r1, [r7, #8]
 8002e90:	f002 f8e7 	bl	8005062 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	685a      	ldr	r2, [r3, #4]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9c:	441a      	add	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d32b      	bcc.n	8002f06 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	605a      	str	r2, [r3, #4]
 8002eb6:	e026      	b.n	8002f06 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	68d8      	ldr	r0, [r3, #12]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	68b9      	ldr	r1, [r7, #8]
 8002ec4:	f002 f8cd 	bl	8005062 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	68da      	ldr	r2, [r3, #12]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed0:	425b      	negs	r3, r3
 8002ed2:	441a      	add	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	68da      	ldr	r2, [r3, #12]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d207      	bcs.n	8002ef4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	689a      	ldr	r2, [r3, #8]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eec:	425b      	negs	r3, r3
 8002eee:	441a      	add	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d105      	bne.n	8002f06 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d002      	beq.n	8002f06 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	3b01      	subs	r3, #1
 8002f04:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	1c5a      	adds	r2, r3, #1
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002f0e:	697b      	ldr	r3, [r7, #20]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d018      	beq.n	8002f5c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68da      	ldr	r2, [r3, #12]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f32:	441a      	add	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68da      	ldr	r2, [r3, #12]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d303      	bcc.n	8002f4c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	68d9      	ldr	r1, [r3, #12]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f54:	461a      	mov	r2, r3
 8002f56:	6838      	ldr	r0, [r7, #0]
 8002f58:	f002 f883 	bl	8005062 <memcpy>
	}
}
 8002f5c:	bf00      	nop
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002f6c:	f001 fc4a 	bl	8004804 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f76:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f78:	e011      	b.n	8002f9e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d012      	beq.n	8002fa8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	3324      	adds	r3, #36	; 0x24
 8002f86:	4618      	mov	r0, r3
 8002f88:	f000 fd1c 	bl	80039c4 <xTaskRemoveFromEventList>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002f92:	f000 fdf3 	bl	8003b7c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002f96:	7bfb      	ldrb	r3, [r7, #15]
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	dce9      	bgt.n	8002f7a <prvUnlockQueue+0x16>
 8002fa6:	e000      	b.n	8002faa <prvUnlockQueue+0x46>
					break;
 8002fa8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	22ff      	movs	r2, #255	; 0xff
 8002fae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002fb2:	f001 fc57 	bl	8004864 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002fb6:	f001 fc25 	bl	8004804 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002fc0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002fc2:	e011      	b.n	8002fe8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d012      	beq.n	8002ff2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	3310      	adds	r3, #16
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 fcf7 	bl	80039c4 <xTaskRemoveFromEventList>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002fdc:	f000 fdce 	bl	8003b7c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002fe0:	7bbb      	ldrb	r3, [r7, #14]
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002fe8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	dce9      	bgt.n	8002fc4 <prvUnlockQueue+0x60>
 8002ff0:	e000      	b.n	8002ff4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002ff2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	22ff      	movs	r2, #255	; 0xff
 8002ff8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002ffc:	f001 fc32 	bl	8004864 <vPortExitCritical>
}
 8003000:	bf00      	nop
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003010:	f001 fbf8 	bl	8004804 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003018:	2b00      	cmp	r3, #0
 800301a:	d102      	bne.n	8003022 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800301c:	2301      	movs	r3, #1
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	e001      	b.n	8003026 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003022:	2300      	movs	r3, #0
 8003024:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003026:	f001 fc1d 	bl	8004864 <vPortExitCritical>

	return xReturn;
 800302a:	68fb      	ldr	r3, [r7, #12]
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800303c:	f001 fbe2 	bl	8004804 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003048:	429a      	cmp	r2, r3
 800304a:	d102      	bne.n	8003052 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800304c:	2301      	movs	r3, #1
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	e001      	b.n	8003056 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003052:	2300      	movs	r3, #0
 8003054:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003056:	f001 fc05 	bl	8004864 <vPortExitCritical>

	return xReturn;
 800305a:	68fb      	ldr	r3, [r7, #12]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800306e:	2300      	movs	r3, #0
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	e014      	b.n	800309e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003074:	4a0f      	ldr	r2, [pc, #60]	; (80030b4 <vQueueAddToRegistry+0x50>)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10b      	bne.n	8003098 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003080:	490c      	ldr	r1, [pc, #48]	; (80030b4 <vQueueAddToRegistry+0x50>)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800308a:	4a0a      	ldr	r2, [pc, #40]	; (80030b4 <vQueueAddToRegistry+0x50>)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4413      	add	r3, r2
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003096:	e006      	b.n	80030a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	3301      	adds	r3, #1
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2b07      	cmp	r3, #7
 80030a2:	d9e7      	bls.n	8003074 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80030a4:	bf00      	nop
 80030a6:	bf00      	nop
 80030a8:	3714      	adds	r7, #20
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	200008b0 	.word	0x200008b0

080030b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80030c8:	f001 fb9c 	bl	8004804 <vPortEnterCritical>
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80030d2:	b25b      	sxtb	r3, r3
 80030d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030d8:	d103      	bne.n	80030e2 <vQueueWaitForMessageRestricted+0x2a>
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030e8:	b25b      	sxtb	r3, r3
 80030ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030ee:	d103      	bne.n	80030f8 <vQueueWaitForMessageRestricted+0x40>
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030f8:	f001 fbb4 	bl	8004864 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003100:	2b00      	cmp	r3, #0
 8003102:	d106      	bne.n	8003112 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	3324      	adds	r3, #36	; 0x24
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	68b9      	ldr	r1, [r7, #8]
 800310c:	4618      	mov	r0, r3
 800310e:	f000 fc2d 	bl	800396c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003112:	6978      	ldr	r0, [r7, #20]
 8003114:	f7ff ff26 	bl	8002f64 <prvUnlockQueue>
	}
 8003118:	bf00      	nop
 800311a:	3718      	adds	r7, #24
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003120:	b580      	push	{r7, lr}
 8003122:	b08e      	sub	sp, #56	; 0x38
 8003124:	af04      	add	r7, sp, #16
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
 800312c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800312e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10a      	bne.n	800314a <xTaskCreateStatic+0x2a>
	__asm volatile
 8003134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003138:	f383 8811 	msr	BASEPRI, r3
 800313c:	f3bf 8f6f 	isb	sy
 8003140:	f3bf 8f4f 	dsb	sy
 8003144:	623b      	str	r3, [r7, #32]
}
 8003146:	bf00      	nop
 8003148:	e7fe      	b.n	8003148 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800314a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10a      	bne.n	8003166 <xTaskCreateStatic+0x46>
	__asm volatile
 8003150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003154:	f383 8811 	msr	BASEPRI, r3
 8003158:	f3bf 8f6f 	isb	sy
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	61fb      	str	r3, [r7, #28]
}
 8003162:	bf00      	nop
 8003164:	e7fe      	b.n	8003164 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003166:	23bc      	movs	r3, #188	; 0xbc
 8003168:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	2bbc      	cmp	r3, #188	; 0xbc
 800316e:	d00a      	beq.n	8003186 <xTaskCreateStatic+0x66>
	__asm volatile
 8003170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003174:	f383 8811 	msr	BASEPRI, r3
 8003178:	f3bf 8f6f 	isb	sy
 800317c:	f3bf 8f4f 	dsb	sy
 8003180:	61bb      	str	r3, [r7, #24]
}
 8003182:	bf00      	nop
 8003184:	e7fe      	b.n	8003184 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003186:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800318a:	2b00      	cmp	r3, #0
 800318c:	d01e      	beq.n	80031cc <xTaskCreateStatic+0xac>
 800318e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01b      	beq.n	80031cc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003196:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800319c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800319e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a0:	2202      	movs	r2, #2
 80031a2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80031a6:	2300      	movs	r3, #0
 80031a8:	9303      	str	r3, [sp, #12]
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	9302      	str	r3, [sp, #8]
 80031ae:	f107 0314 	add.w	r3, r7, #20
 80031b2:	9301      	str	r3, [sp, #4]
 80031b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	68b9      	ldr	r1, [r7, #8]
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f850 	bl	8003264 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80031c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031c6:	f000 f8f3 	bl	80033b0 <prvAddNewTaskToReadyList>
 80031ca:	e001      	b.n	80031d0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80031cc:	2300      	movs	r3, #0
 80031ce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80031d0:	697b      	ldr	r3, [r7, #20]
	}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3728      	adds	r7, #40	; 0x28
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b08c      	sub	sp, #48	; 0x30
 80031de:	af04      	add	r7, sp, #16
 80031e0:	60f8      	str	r0, [r7, #12]
 80031e2:	60b9      	str	r1, [r7, #8]
 80031e4:	603b      	str	r3, [r7, #0]
 80031e6:	4613      	mov	r3, r2
 80031e8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80031ea:	88fb      	ldrh	r3, [r7, #6]
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4618      	mov	r0, r3
 80031f0:	f001 fc2a 	bl	8004a48 <pvPortMalloc>
 80031f4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00e      	beq.n	800321a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80031fc:	20bc      	movs	r0, #188	; 0xbc
 80031fe:	f001 fc23 	bl	8004a48 <pvPortMalloc>
 8003202:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d003      	beq.n	8003212 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	631a      	str	r2, [r3, #48]	; 0x30
 8003210:	e005      	b.n	800321e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003212:	6978      	ldr	r0, [r7, #20]
 8003214:	f001 fce4 	bl	8004be0 <vPortFree>
 8003218:	e001      	b.n	800321e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800321a:	2300      	movs	r3, #0
 800321c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800321e:	69fb      	ldr	r3, [r7, #28]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d017      	beq.n	8003254 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800322c:	88fa      	ldrh	r2, [r7, #6]
 800322e:	2300      	movs	r3, #0
 8003230:	9303      	str	r3, [sp, #12]
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	9302      	str	r3, [sp, #8]
 8003236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003238:	9301      	str	r3, [sp, #4]
 800323a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800323c:	9300      	str	r3, [sp, #0]
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	68b9      	ldr	r1, [r7, #8]
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f000 f80e 	bl	8003264 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003248:	69f8      	ldr	r0, [r7, #28]
 800324a:	f000 f8b1 	bl	80033b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800324e:	2301      	movs	r3, #1
 8003250:	61bb      	str	r3, [r7, #24]
 8003252:	e002      	b.n	800325a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003254:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003258:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800325a:	69bb      	ldr	r3, [r7, #24]
	}
 800325c:	4618      	mov	r0, r3
 800325e:	3720      	adds	r7, #32
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b088      	sub	sp, #32
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
 8003270:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003274:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	461a      	mov	r2, r3
 800327c:	21a5      	movs	r1, #165	; 0xa5
 800327e:	f001 fefe 	bl	800507e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800328c:	3b01      	subs	r3, #1
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4413      	add	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	f023 0307 	bic.w	r3, r3, #7
 800329a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00a      	beq.n	80032bc <prvInitialiseNewTask+0x58>
	__asm volatile
 80032a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032aa:	f383 8811 	msr	BASEPRI, r3
 80032ae:	f3bf 8f6f 	isb	sy
 80032b2:	f3bf 8f4f 	dsb	sy
 80032b6:	617b      	str	r3, [r7, #20]
}
 80032b8:	bf00      	nop
 80032ba:	e7fe      	b.n	80032ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d01f      	beq.n	8003302 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032c2:	2300      	movs	r3, #0
 80032c4:	61fb      	str	r3, [r7, #28]
 80032c6:	e012      	b.n	80032ee <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80032c8:	68ba      	ldr	r2, [r7, #8]
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	4413      	add	r3, r2
 80032ce:	7819      	ldrb	r1, [r3, #0]
 80032d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	4413      	add	r3, r2
 80032d6:	3334      	adds	r3, #52	; 0x34
 80032d8:	460a      	mov	r2, r1
 80032da:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	4413      	add	r3, r2
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d006      	beq.n	80032f6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	3301      	adds	r3, #1
 80032ec:	61fb      	str	r3, [r7, #28]
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	2b0f      	cmp	r3, #15
 80032f2:	d9e9      	bls.n	80032c8 <prvInitialiseNewTask+0x64>
 80032f4:	e000      	b.n	80032f8 <prvInitialiseNewTask+0x94>
			{
				break;
 80032f6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80032f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fa:	2200      	movs	r2, #0
 80032fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003300:	e003      	b.n	800330a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330c:	2b37      	cmp	r3, #55	; 0x37
 800330e:	d901      	bls.n	8003314 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003310:	2337      	movs	r3, #55	; 0x37
 8003312:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003316:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003318:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800331a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800331e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003322:	2200      	movs	r2, #0
 8003324:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003328:	3304      	adds	r3, #4
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff f93e 	bl	80025ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003332:	3318      	adds	r3, #24
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff f939 	bl	80025ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800333a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800333c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800333e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003340:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003342:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003348:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800334a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800334e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003352:	2200      	movs	r2, #0
 8003354:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800335a:	2200      	movs	r2, #0
 800335c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003362:	3354      	adds	r3, #84	; 0x54
 8003364:	2260      	movs	r2, #96	; 0x60
 8003366:	2100      	movs	r1, #0
 8003368:	4618      	mov	r0, r3
 800336a:	f001 fe88 	bl	800507e <memset>
 800336e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003370:	4a0c      	ldr	r2, [pc, #48]	; (80033a4 <prvInitialiseNewTask+0x140>)
 8003372:	659a      	str	r2, [r3, #88]	; 0x58
 8003374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003376:	4a0c      	ldr	r2, [pc, #48]	; (80033a8 <prvInitialiseNewTask+0x144>)
 8003378:	65da      	str	r2, [r3, #92]	; 0x5c
 800337a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800337c:	4a0b      	ldr	r2, [pc, #44]	; (80033ac <prvInitialiseNewTask+0x148>)
 800337e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	68f9      	ldr	r1, [r7, #12]
 8003384:	69b8      	ldr	r0, [r7, #24]
 8003386:	f001 f90d 	bl	80045a4 <pxPortInitialiseStack>
 800338a:	4602      	mov	r2, r0
 800338c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800338e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003392:	2b00      	cmp	r3, #0
 8003394:	d002      	beq.n	800339c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003398:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800339a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800339c:	bf00      	nop
 800339e:	3720      	adds	r7, #32
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	08005f74 	.word	0x08005f74
 80033a8:	08005f94 	.word	0x08005f94
 80033ac:	08005f54 	.word	0x08005f54

080033b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80033b8:	f001 fa24 	bl	8004804 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80033bc:	4b2d      	ldr	r3, [pc, #180]	; (8003474 <prvAddNewTaskToReadyList+0xc4>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	3301      	adds	r3, #1
 80033c2:	4a2c      	ldr	r2, [pc, #176]	; (8003474 <prvAddNewTaskToReadyList+0xc4>)
 80033c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80033c6:	4b2c      	ldr	r3, [pc, #176]	; (8003478 <prvAddNewTaskToReadyList+0xc8>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d109      	bne.n	80033e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80033ce:	4a2a      	ldr	r2, [pc, #168]	; (8003478 <prvAddNewTaskToReadyList+0xc8>)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80033d4:	4b27      	ldr	r3, [pc, #156]	; (8003474 <prvAddNewTaskToReadyList+0xc4>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d110      	bne.n	80033fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80033dc:	f000 fbf2 	bl	8003bc4 <prvInitialiseTaskLists>
 80033e0:	e00d      	b.n	80033fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80033e2:	4b26      	ldr	r3, [pc, #152]	; (800347c <prvAddNewTaskToReadyList+0xcc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d109      	bne.n	80033fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80033ea:	4b23      	ldr	r3, [pc, #140]	; (8003478 <prvAddNewTaskToReadyList+0xc8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d802      	bhi.n	80033fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80033f8:	4a1f      	ldr	r2, [pc, #124]	; (8003478 <prvAddNewTaskToReadyList+0xc8>)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80033fe:	4b20      	ldr	r3, [pc, #128]	; (8003480 <prvAddNewTaskToReadyList+0xd0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	3301      	adds	r3, #1
 8003404:	4a1e      	ldr	r2, [pc, #120]	; (8003480 <prvAddNewTaskToReadyList+0xd0>)
 8003406:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003408:	4b1d      	ldr	r3, [pc, #116]	; (8003480 <prvAddNewTaskToReadyList+0xd0>)
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003414:	4b1b      	ldr	r3, [pc, #108]	; (8003484 <prvAddNewTaskToReadyList+0xd4>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	429a      	cmp	r2, r3
 800341a:	d903      	bls.n	8003424 <prvAddNewTaskToReadyList+0x74>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003420:	4a18      	ldr	r2, [pc, #96]	; (8003484 <prvAddNewTaskToReadyList+0xd4>)
 8003422:	6013      	str	r3, [r2, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003428:	4613      	mov	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	4a15      	ldr	r2, [pc, #84]	; (8003488 <prvAddNewTaskToReadyList+0xd8>)
 8003432:	441a      	add	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	3304      	adds	r3, #4
 8003438:	4619      	mov	r1, r3
 800343a:	4610      	mov	r0, r2
 800343c:	f7ff f8c3 	bl	80025c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003440:	f001 fa10 	bl	8004864 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003444:	4b0d      	ldr	r3, [pc, #52]	; (800347c <prvAddNewTaskToReadyList+0xcc>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00e      	beq.n	800346a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800344c:	4b0a      	ldr	r3, [pc, #40]	; (8003478 <prvAddNewTaskToReadyList+0xc8>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003456:	429a      	cmp	r2, r3
 8003458:	d207      	bcs.n	800346a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800345a:	4b0c      	ldr	r3, [pc, #48]	; (800348c <prvAddNewTaskToReadyList+0xdc>)
 800345c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003460:	601a      	str	r2, [r3, #0]
 8003462:	f3bf 8f4f 	dsb	sy
 8003466:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	20000dc4 	.word	0x20000dc4
 8003478:	200008f0 	.word	0x200008f0
 800347c:	20000dd0 	.word	0x20000dd0
 8003480:	20000de0 	.word	0x20000de0
 8003484:	20000dcc 	.word	0x20000dcc
 8003488:	200008f4 	.word	0x200008f4
 800348c:	e000ed04 	.word	0xe000ed04

08003490 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b08a      	sub	sp, #40	; 0x28
 8003494:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003496:	2300      	movs	r3, #0
 8003498:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800349a:	2300      	movs	r3, #0
 800349c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800349e:	463a      	mov	r2, r7
 80034a0:	1d39      	adds	r1, r7, #4
 80034a2:	f107 0308 	add.w	r3, r7, #8
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff f82c 	bl	8002504 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80034ac:	6839      	ldr	r1, [r7, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	9202      	str	r2, [sp, #8]
 80034b4:	9301      	str	r3, [sp, #4]
 80034b6:	2300      	movs	r3, #0
 80034b8:	9300      	str	r3, [sp, #0]
 80034ba:	2300      	movs	r3, #0
 80034bc:	460a      	mov	r2, r1
 80034be:	4924      	ldr	r1, [pc, #144]	; (8003550 <vTaskStartScheduler+0xc0>)
 80034c0:	4824      	ldr	r0, [pc, #144]	; (8003554 <vTaskStartScheduler+0xc4>)
 80034c2:	f7ff fe2d 	bl	8003120 <xTaskCreateStatic>
 80034c6:	4603      	mov	r3, r0
 80034c8:	4a23      	ldr	r2, [pc, #140]	; (8003558 <vTaskStartScheduler+0xc8>)
 80034ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80034cc:	4b22      	ldr	r3, [pc, #136]	; (8003558 <vTaskStartScheduler+0xc8>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d002      	beq.n	80034da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80034d4:	2301      	movs	r3, #1
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	e001      	b.n	80034de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80034da:	2300      	movs	r3, #0
 80034dc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d102      	bne.n	80034ea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80034e4:	f000 fd10 	bl	8003f08 <xTimerCreateTimerTask>
 80034e8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d11b      	bne.n	8003528 <vTaskStartScheduler+0x98>
	__asm volatile
 80034f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f4:	f383 8811 	msr	BASEPRI, r3
 80034f8:	f3bf 8f6f 	isb	sy
 80034fc:	f3bf 8f4f 	dsb	sy
 8003500:	613b      	str	r3, [r7, #16]
}
 8003502:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003504:	4b15      	ldr	r3, [pc, #84]	; (800355c <vTaskStartScheduler+0xcc>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	3354      	adds	r3, #84	; 0x54
 800350a:	4a15      	ldr	r2, [pc, #84]	; (8003560 <vTaskStartScheduler+0xd0>)
 800350c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800350e:	4b15      	ldr	r3, [pc, #84]	; (8003564 <vTaskStartScheduler+0xd4>)
 8003510:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003514:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003516:	4b14      	ldr	r3, [pc, #80]	; (8003568 <vTaskStartScheduler+0xd8>)
 8003518:	2201      	movs	r2, #1
 800351a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800351c:	4b13      	ldr	r3, [pc, #76]	; (800356c <vTaskStartScheduler+0xdc>)
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003522:	f001 f8cd 	bl	80046c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003526:	e00e      	b.n	8003546 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800352e:	d10a      	bne.n	8003546 <vTaskStartScheduler+0xb6>
	__asm volatile
 8003530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003534:	f383 8811 	msr	BASEPRI, r3
 8003538:	f3bf 8f6f 	isb	sy
 800353c:	f3bf 8f4f 	dsb	sy
 8003540:	60fb      	str	r3, [r7, #12]
}
 8003542:	bf00      	nop
 8003544:	e7fe      	b.n	8003544 <vTaskStartScheduler+0xb4>
}
 8003546:	bf00      	nop
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	08005f20 	.word	0x08005f20
 8003554:	08003b95 	.word	0x08003b95
 8003558:	20000de8 	.word	0x20000de8
 800355c:	200008f0 	.word	0x200008f0
 8003560:	20000010 	.word	0x20000010
 8003564:	20000de4 	.word	0x20000de4
 8003568:	20000dd0 	.word	0x20000dd0
 800356c:	20000dc8 	.word	0x20000dc8

08003570 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003574:	4b04      	ldr	r3, [pc, #16]	; (8003588 <vTaskSuspendAll+0x18>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	3301      	adds	r3, #1
 800357a:	4a03      	ldr	r2, [pc, #12]	; (8003588 <vTaskSuspendAll+0x18>)
 800357c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800357e:	bf00      	nop
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr
 8003588:	20000dec 	.word	0x20000dec

0800358c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003596:	2300      	movs	r3, #0
 8003598:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800359a:	4b42      	ldr	r3, [pc, #264]	; (80036a4 <xTaskResumeAll+0x118>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d10a      	bne.n	80035b8 <xTaskResumeAll+0x2c>
	__asm volatile
 80035a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035a6:	f383 8811 	msr	BASEPRI, r3
 80035aa:	f3bf 8f6f 	isb	sy
 80035ae:	f3bf 8f4f 	dsb	sy
 80035b2:	603b      	str	r3, [r7, #0]
}
 80035b4:	bf00      	nop
 80035b6:	e7fe      	b.n	80035b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80035b8:	f001 f924 	bl	8004804 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80035bc:	4b39      	ldr	r3, [pc, #228]	; (80036a4 <xTaskResumeAll+0x118>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	3b01      	subs	r3, #1
 80035c2:	4a38      	ldr	r2, [pc, #224]	; (80036a4 <xTaskResumeAll+0x118>)
 80035c4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035c6:	4b37      	ldr	r3, [pc, #220]	; (80036a4 <xTaskResumeAll+0x118>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d162      	bne.n	8003694 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80035ce:	4b36      	ldr	r3, [pc, #216]	; (80036a8 <xTaskResumeAll+0x11c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d05e      	beq.n	8003694 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035d6:	e02f      	b.n	8003638 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035d8:	4b34      	ldr	r3, [pc, #208]	; (80036ac <xTaskResumeAll+0x120>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	3318      	adds	r3, #24
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff f84b 	bl	8002680 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	3304      	adds	r3, #4
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff f846 	bl	8002680 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035f8:	4b2d      	ldr	r3, [pc, #180]	; (80036b0 <xTaskResumeAll+0x124>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d903      	bls.n	8003608 <xTaskResumeAll+0x7c>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003604:	4a2a      	ldr	r2, [pc, #168]	; (80036b0 <xTaskResumeAll+0x124>)
 8003606:	6013      	str	r3, [r2, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800360c:	4613      	mov	r3, r2
 800360e:	009b      	lsls	r3, r3, #2
 8003610:	4413      	add	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4a27      	ldr	r2, [pc, #156]	; (80036b4 <xTaskResumeAll+0x128>)
 8003616:	441a      	add	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	3304      	adds	r3, #4
 800361c:	4619      	mov	r1, r3
 800361e:	4610      	mov	r0, r2
 8003620:	f7fe ffd1 	bl	80025c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003628:	4b23      	ldr	r3, [pc, #140]	; (80036b8 <xTaskResumeAll+0x12c>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362e:	429a      	cmp	r2, r3
 8003630:	d302      	bcc.n	8003638 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003632:	4b22      	ldr	r3, [pc, #136]	; (80036bc <xTaskResumeAll+0x130>)
 8003634:	2201      	movs	r2, #1
 8003636:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003638:	4b1c      	ldr	r3, [pc, #112]	; (80036ac <xTaskResumeAll+0x120>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1cb      	bne.n	80035d8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003646:	f000 fb5f 	bl	8003d08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800364a:	4b1d      	ldr	r3, [pc, #116]	; (80036c0 <xTaskResumeAll+0x134>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d010      	beq.n	8003678 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003656:	f000 f847 	bl	80036e8 <xTaskIncrementTick>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d002      	beq.n	8003666 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003660:	4b16      	ldr	r3, [pc, #88]	; (80036bc <xTaskResumeAll+0x130>)
 8003662:	2201      	movs	r2, #1
 8003664:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	3b01      	subs	r3, #1
 800366a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d1f1      	bne.n	8003656 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003672:	4b13      	ldr	r3, [pc, #76]	; (80036c0 <xTaskResumeAll+0x134>)
 8003674:	2200      	movs	r2, #0
 8003676:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003678:	4b10      	ldr	r3, [pc, #64]	; (80036bc <xTaskResumeAll+0x130>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d009      	beq.n	8003694 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003680:	2301      	movs	r3, #1
 8003682:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003684:	4b0f      	ldr	r3, [pc, #60]	; (80036c4 <xTaskResumeAll+0x138>)
 8003686:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	f3bf 8f4f 	dsb	sy
 8003690:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003694:	f001 f8e6 	bl	8004864 <vPortExitCritical>

	return xAlreadyYielded;
 8003698:	68bb      	ldr	r3, [r7, #8]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	20000dec 	.word	0x20000dec
 80036a8:	20000dc4 	.word	0x20000dc4
 80036ac:	20000d84 	.word	0x20000d84
 80036b0:	20000dcc 	.word	0x20000dcc
 80036b4:	200008f4 	.word	0x200008f4
 80036b8:	200008f0 	.word	0x200008f0
 80036bc:	20000dd8 	.word	0x20000dd8
 80036c0:	20000dd4 	.word	0x20000dd4
 80036c4:	e000ed04 	.word	0xe000ed04

080036c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80036ce:	4b05      	ldr	r3, [pc, #20]	; (80036e4 <xTaskGetTickCount+0x1c>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80036d4:	687b      	ldr	r3, [r7, #4]
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000dc8 	.word	0x20000dc8

080036e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036f2:	4b4f      	ldr	r3, [pc, #316]	; (8003830 <xTaskIncrementTick+0x148>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f040 808f 	bne.w	800381a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80036fc:	4b4d      	ldr	r3, [pc, #308]	; (8003834 <xTaskIncrementTick+0x14c>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3301      	adds	r3, #1
 8003702:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003704:	4a4b      	ldr	r2, [pc, #300]	; (8003834 <xTaskIncrementTick+0x14c>)
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d120      	bne.n	8003752 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003710:	4b49      	ldr	r3, [pc, #292]	; (8003838 <xTaskIncrementTick+0x150>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <xTaskIncrementTick+0x48>
	__asm volatile
 800371a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371e:	f383 8811 	msr	BASEPRI, r3
 8003722:	f3bf 8f6f 	isb	sy
 8003726:	f3bf 8f4f 	dsb	sy
 800372a:	603b      	str	r3, [r7, #0]
}
 800372c:	bf00      	nop
 800372e:	e7fe      	b.n	800372e <xTaskIncrementTick+0x46>
 8003730:	4b41      	ldr	r3, [pc, #260]	; (8003838 <xTaskIncrementTick+0x150>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	4b41      	ldr	r3, [pc, #260]	; (800383c <xTaskIncrementTick+0x154>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a3f      	ldr	r2, [pc, #252]	; (8003838 <xTaskIncrementTick+0x150>)
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4a3f      	ldr	r2, [pc, #252]	; (800383c <xTaskIncrementTick+0x154>)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6013      	str	r3, [r2, #0]
 8003744:	4b3e      	ldr	r3, [pc, #248]	; (8003840 <xTaskIncrementTick+0x158>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	3301      	adds	r3, #1
 800374a:	4a3d      	ldr	r2, [pc, #244]	; (8003840 <xTaskIncrementTick+0x158>)
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	f000 fadb 	bl	8003d08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003752:	4b3c      	ldr	r3, [pc, #240]	; (8003844 <xTaskIncrementTick+0x15c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	429a      	cmp	r2, r3
 800375a:	d349      	bcc.n	80037f0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800375c:	4b36      	ldr	r3, [pc, #216]	; (8003838 <xTaskIncrementTick+0x150>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d104      	bne.n	8003770 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003766:	4b37      	ldr	r3, [pc, #220]	; (8003844 <xTaskIncrementTick+0x15c>)
 8003768:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800376c:	601a      	str	r2, [r3, #0]
					break;
 800376e:	e03f      	b.n	80037f0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003770:	4b31      	ldr	r3, [pc, #196]	; (8003838 <xTaskIncrementTick+0x150>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	429a      	cmp	r2, r3
 8003786:	d203      	bcs.n	8003790 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003788:	4a2e      	ldr	r2, [pc, #184]	; (8003844 <xTaskIncrementTick+0x15c>)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800378e:	e02f      	b.n	80037f0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	3304      	adds	r3, #4
 8003794:	4618      	mov	r0, r3
 8003796:	f7fe ff73 	bl	8002680 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d004      	beq.n	80037ac <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	3318      	adds	r3, #24
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe ff6a 	bl	8002680 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037b0:	4b25      	ldr	r3, [pc, #148]	; (8003848 <xTaskIncrementTick+0x160>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d903      	bls.n	80037c0 <xTaskIncrementTick+0xd8>
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	4a22      	ldr	r2, [pc, #136]	; (8003848 <xTaskIncrementTick+0x160>)
 80037be:	6013      	str	r3, [r2, #0]
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c4:	4613      	mov	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	4413      	add	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4a1f      	ldr	r2, [pc, #124]	; (800384c <xTaskIncrementTick+0x164>)
 80037ce:	441a      	add	r2, r3
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	3304      	adds	r3, #4
 80037d4:	4619      	mov	r1, r3
 80037d6:	4610      	mov	r0, r2
 80037d8:	f7fe fef5 	bl	80025c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037e0:	4b1b      	ldr	r3, [pc, #108]	; (8003850 <xTaskIncrementTick+0x168>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d3b8      	bcc.n	800375c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80037ea:	2301      	movs	r3, #1
 80037ec:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037ee:	e7b5      	b.n	800375c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80037f0:	4b17      	ldr	r3, [pc, #92]	; (8003850 <xTaskIncrementTick+0x168>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f6:	4915      	ldr	r1, [pc, #84]	; (800384c <xTaskIncrementTick+0x164>)
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d901      	bls.n	800380c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003808:	2301      	movs	r3, #1
 800380a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800380c:	4b11      	ldr	r3, [pc, #68]	; (8003854 <xTaskIncrementTick+0x16c>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d007      	beq.n	8003824 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003814:	2301      	movs	r3, #1
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	e004      	b.n	8003824 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800381a:	4b0f      	ldr	r3, [pc, #60]	; (8003858 <xTaskIncrementTick+0x170>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	3301      	adds	r3, #1
 8003820:	4a0d      	ldr	r2, [pc, #52]	; (8003858 <xTaskIncrementTick+0x170>)
 8003822:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003824:	697b      	ldr	r3, [r7, #20]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000dec 	.word	0x20000dec
 8003834:	20000dc8 	.word	0x20000dc8
 8003838:	20000d7c 	.word	0x20000d7c
 800383c:	20000d80 	.word	0x20000d80
 8003840:	20000ddc 	.word	0x20000ddc
 8003844:	20000de4 	.word	0x20000de4
 8003848:	20000dcc 	.word	0x20000dcc
 800384c:	200008f4 	.word	0x200008f4
 8003850:	200008f0 	.word	0x200008f0
 8003854:	20000dd8 	.word	0x20000dd8
 8003858:	20000dd4 	.word	0x20000dd4

0800385c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800385c:	b480      	push	{r7}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003862:	4b2a      	ldr	r3, [pc, #168]	; (800390c <vTaskSwitchContext+0xb0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800386a:	4b29      	ldr	r3, [pc, #164]	; (8003910 <vTaskSwitchContext+0xb4>)
 800386c:	2201      	movs	r2, #1
 800386e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003870:	e046      	b.n	8003900 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8003872:	4b27      	ldr	r3, [pc, #156]	; (8003910 <vTaskSwitchContext+0xb4>)
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003878:	4b26      	ldr	r3, [pc, #152]	; (8003914 <vTaskSwitchContext+0xb8>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	60fb      	str	r3, [r7, #12]
 800387e:	e010      	b.n	80038a2 <vTaskSwitchContext+0x46>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10a      	bne.n	800389c <vTaskSwitchContext+0x40>
	__asm volatile
 8003886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388a:	f383 8811 	msr	BASEPRI, r3
 800388e:	f3bf 8f6f 	isb	sy
 8003892:	f3bf 8f4f 	dsb	sy
 8003896:	607b      	str	r3, [r7, #4]
}
 8003898:	bf00      	nop
 800389a:	e7fe      	b.n	800389a <vTaskSwitchContext+0x3e>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	3b01      	subs	r3, #1
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	491d      	ldr	r1, [pc, #116]	; (8003918 <vTaskSwitchContext+0xbc>)
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	4613      	mov	r3, r2
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	4413      	add	r3, r2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	440b      	add	r3, r1
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d0e4      	beq.n	8003880 <vTaskSwitchContext+0x24>
 80038b6:	68fa      	ldr	r2, [r7, #12]
 80038b8:	4613      	mov	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	4a15      	ldr	r2, [pc, #84]	; (8003918 <vTaskSwitchContext+0xbc>)
 80038c2:	4413      	add	r3, r2
 80038c4:	60bb      	str	r3, [r7, #8]
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	685a      	ldr	r2, [r3, #4]
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	605a      	str	r2, [r3, #4]
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	3308      	adds	r3, #8
 80038d8:	429a      	cmp	r2, r3
 80038da:	d104      	bne.n	80038e6 <vTaskSwitchContext+0x8a>
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	605a      	str	r2, [r3, #4]
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	4a0b      	ldr	r2, [pc, #44]	; (800391c <vTaskSwitchContext+0xc0>)
 80038ee:	6013      	str	r3, [r2, #0]
 80038f0:	4a08      	ldr	r2, [pc, #32]	; (8003914 <vTaskSwitchContext+0xb8>)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80038f6:	4b09      	ldr	r3, [pc, #36]	; (800391c <vTaskSwitchContext+0xc0>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	3354      	adds	r3, #84	; 0x54
 80038fc:	4a08      	ldr	r2, [pc, #32]	; (8003920 <vTaskSwitchContext+0xc4>)
 80038fe:	6013      	str	r3, [r2, #0]
}
 8003900:	bf00      	nop
 8003902:	3714      	adds	r7, #20
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr
 800390c:	20000dec 	.word	0x20000dec
 8003910:	20000dd8 	.word	0x20000dd8
 8003914:	20000dcc 	.word	0x20000dcc
 8003918:	200008f4 	.word	0x200008f4
 800391c:	200008f0 	.word	0x200008f0
 8003920:	20000010 	.word	0x20000010

08003924 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d10a      	bne.n	800394a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003938:	f383 8811 	msr	BASEPRI, r3
 800393c:	f3bf 8f6f 	isb	sy
 8003940:	f3bf 8f4f 	dsb	sy
 8003944:	60fb      	str	r3, [r7, #12]
}
 8003946:	bf00      	nop
 8003948:	e7fe      	b.n	8003948 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800394a:	4b07      	ldr	r3, [pc, #28]	; (8003968 <vTaskPlaceOnEventList+0x44>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	3318      	adds	r3, #24
 8003950:	4619      	mov	r1, r3
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7fe fe5b 	bl	800260e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003958:	2101      	movs	r1, #1
 800395a:	6838      	ldr	r0, [r7, #0]
 800395c:	f000 fa80 	bl	8003e60 <prvAddCurrentTaskToDelayedList>
}
 8003960:	bf00      	nop
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	200008f0 	.word	0x200008f0

0800396c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10a      	bne.n	8003994 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800397e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003982:	f383 8811 	msr	BASEPRI, r3
 8003986:	f3bf 8f6f 	isb	sy
 800398a:	f3bf 8f4f 	dsb	sy
 800398e:	617b      	str	r3, [r7, #20]
}
 8003990:	bf00      	nop
 8003992:	e7fe      	b.n	8003992 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003994:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <vTaskPlaceOnEventListRestricted+0x54>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	3318      	adds	r3, #24
 800399a:	4619      	mov	r1, r3
 800399c:	68f8      	ldr	r0, [r7, #12]
 800399e:	f7fe fe12 	bl	80025c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d002      	beq.n	80039ae <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80039a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039ac:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	68b8      	ldr	r0, [r7, #8]
 80039b2:	f000 fa55 	bl	8003e60 <prvAddCurrentTaskToDelayedList>
	}
 80039b6:	bf00      	nop
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	200008f0 	.word	0x200008f0

080039c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d10a      	bne.n	80039f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80039da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039de:	f383 8811 	msr	BASEPRI, r3
 80039e2:	f3bf 8f6f 	isb	sy
 80039e6:	f3bf 8f4f 	dsb	sy
 80039ea:	60fb      	str	r3, [r7, #12]
}
 80039ec:	bf00      	nop
 80039ee:	e7fe      	b.n	80039ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	3318      	adds	r3, #24
 80039f4:	4618      	mov	r0, r3
 80039f6:	f7fe fe43 	bl	8002680 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039fa:	4b1e      	ldr	r3, [pc, #120]	; (8003a74 <xTaskRemoveFromEventList+0xb0>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d11d      	bne.n	8003a3e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	3304      	adds	r3, #4
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fe fe3a 	bl	8002680 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a10:	4b19      	ldr	r3, [pc, #100]	; (8003a78 <xTaskRemoveFromEventList+0xb4>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d903      	bls.n	8003a20 <xTaskRemoveFromEventList+0x5c>
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1c:	4a16      	ldr	r2, [pc, #88]	; (8003a78 <xTaskRemoveFromEventList+0xb4>)
 8003a1e:	6013      	str	r3, [r2, #0]
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a24:	4613      	mov	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4a13      	ldr	r2, [pc, #76]	; (8003a7c <xTaskRemoveFromEventList+0xb8>)
 8003a2e:	441a      	add	r2, r3
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	3304      	adds	r3, #4
 8003a34:	4619      	mov	r1, r3
 8003a36:	4610      	mov	r0, r2
 8003a38:	f7fe fdc5 	bl	80025c6 <vListInsertEnd>
 8003a3c:	e005      	b.n	8003a4a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	3318      	adds	r3, #24
 8003a42:	4619      	mov	r1, r3
 8003a44:	480e      	ldr	r0, [pc, #56]	; (8003a80 <xTaskRemoveFromEventList+0xbc>)
 8003a46:	f7fe fdbe 	bl	80025c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a4e:	4b0d      	ldr	r3, [pc, #52]	; (8003a84 <xTaskRemoveFromEventList+0xc0>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d905      	bls.n	8003a64 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	; (8003a88 <xTaskRemoveFromEventList+0xc4>)
 8003a5e:	2201      	movs	r2, #1
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	e001      	b.n	8003a68 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003a64:	2300      	movs	r3, #0
 8003a66:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003a68:	697b      	ldr	r3, [r7, #20]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3718      	adds	r7, #24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	20000dec 	.word	0x20000dec
 8003a78:	20000dcc 	.word	0x20000dcc
 8003a7c:	200008f4 	.word	0x200008f4
 8003a80:	20000d84 	.word	0x20000d84
 8003a84:	200008f0 	.word	0x200008f0
 8003a88:	20000dd8 	.word	0x20000dd8

08003a8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003a94:	4b06      	ldr	r3, [pc, #24]	; (8003ab0 <vTaskInternalSetTimeOutState+0x24>)
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003a9c:	4b05      	ldr	r3, [pc, #20]	; (8003ab4 <vTaskInternalSetTimeOutState+0x28>)
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	605a      	str	r2, [r3, #4]
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	20000ddc 	.word	0x20000ddc
 8003ab4:	20000dc8 	.word	0x20000dc8

08003ab8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b088      	sub	sp, #32
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10a      	bne.n	8003ade <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003acc:	f383 8811 	msr	BASEPRI, r3
 8003ad0:	f3bf 8f6f 	isb	sy
 8003ad4:	f3bf 8f4f 	dsb	sy
 8003ad8:	613b      	str	r3, [r7, #16]
}
 8003ada:	bf00      	nop
 8003adc:	e7fe      	b.n	8003adc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10a      	bne.n	8003afa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae8:	f383 8811 	msr	BASEPRI, r3
 8003aec:	f3bf 8f6f 	isb	sy
 8003af0:	f3bf 8f4f 	dsb	sy
 8003af4:	60fb      	str	r3, [r7, #12]
}
 8003af6:	bf00      	nop
 8003af8:	e7fe      	b.n	8003af8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003afa:	f000 fe83 	bl	8004804 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003afe:	4b1d      	ldr	r3, [pc, #116]	; (8003b74 <xTaskCheckForTimeOut+0xbc>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	69ba      	ldr	r2, [r7, #24]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b16:	d102      	bne.n	8003b1e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	61fb      	str	r3, [r7, #28]
 8003b1c:	e023      	b.n	8003b66 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	4b15      	ldr	r3, [pc, #84]	; (8003b78 <xTaskCheckForTimeOut+0xc0>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d007      	beq.n	8003b3a <xTaskCheckForTimeOut+0x82>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d302      	bcc.n	8003b3a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003b34:	2301      	movs	r3, #1
 8003b36:	61fb      	str	r3, [r7, #28]
 8003b38:	e015      	b.n	8003b66 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d20b      	bcs.n	8003b5c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	1ad2      	subs	r2, r2, r3
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f7ff ff9b 	bl	8003a8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003b56:	2300      	movs	r3, #0
 8003b58:	61fb      	str	r3, [r7, #28]
 8003b5a:	e004      	b.n	8003b66 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003b62:	2301      	movs	r3, #1
 8003b64:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003b66:	f000 fe7d 	bl	8004864 <vPortExitCritical>

	return xReturn;
 8003b6a:	69fb      	ldr	r3, [r7, #28]
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3720      	adds	r7, #32
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	20000dc8 	.word	0x20000dc8
 8003b78:	20000ddc 	.word	0x20000ddc

08003b7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003b80:	4b03      	ldr	r3, [pc, #12]	; (8003b90 <vTaskMissedYield+0x14>)
 8003b82:	2201      	movs	r2, #1
 8003b84:	601a      	str	r2, [r3, #0]
}
 8003b86:	bf00      	nop
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	20000dd8 	.word	0x20000dd8

08003b94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003b9c:	f000 f852 	bl	8003c44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ba0:	4b06      	ldr	r3, [pc, #24]	; (8003bbc <prvIdleTask+0x28>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d9f9      	bls.n	8003b9c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003ba8:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <prvIdleTask+0x2c>)
 8003baa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bae:	601a      	str	r2, [r3, #0]
 8003bb0:	f3bf 8f4f 	dsb	sy
 8003bb4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003bb8:	e7f0      	b.n	8003b9c <prvIdleTask+0x8>
 8003bba:	bf00      	nop
 8003bbc:	200008f4 	.word	0x200008f4
 8003bc0:	e000ed04 	.word	0xe000ed04

08003bc4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003bca:	2300      	movs	r3, #0
 8003bcc:	607b      	str	r3, [r7, #4]
 8003bce:	e00c      	b.n	8003bea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	4a12      	ldr	r2, [pc, #72]	; (8003c24 <prvInitialiseTaskLists+0x60>)
 8003bdc:	4413      	add	r3, r2
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fe fcc4 	bl	800256c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	3301      	adds	r3, #1
 8003be8:	607b      	str	r3, [r7, #4]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b37      	cmp	r3, #55	; 0x37
 8003bee:	d9ef      	bls.n	8003bd0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003bf0:	480d      	ldr	r0, [pc, #52]	; (8003c28 <prvInitialiseTaskLists+0x64>)
 8003bf2:	f7fe fcbb 	bl	800256c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003bf6:	480d      	ldr	r0, [pc, #52]	; (8003c2c <prvInitialiseTaskLists+0x68>)
 8003bf8:	f7fe fcb8 	bl	800256c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003bfc:	480c      	ldr	r0, [pc, #48]	; (8003c30 <prvInitialiseTaskLists+0x6c>)
 8003bfe:	f7fe fcb5 	bl	800256c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003c02:	480c      	ldr	r0, [pc, #48]	; (8003c34 <prvInitialiseTaskLists+0x70>)
 8003c04:	f7fe fcb2 	bl	800256c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003c08:	480b      	ldr	r0, [pc, #44]	; (8003c38 <prvInitialiseTaskLists+0x74>)
 8003c0a:	f7fe fcaf 	bl	800256c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003c0e:	4b0b      	ldr	r3, [pc, #44]	; (8003c3c <prvInitialiseTaskLists+0x78>)
 8003c10:	4a05      	ldr	r2, [pc, #20]	; (8003c28 <prvInitialiseTaskLists+0x64>)
 8003c12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003c14:	4b0a      	ldr	r3, [pc, #40]	; (8003c40 <prvInitialiseTaskLists+0x7c>)
 8003c16:	4a05      	ldr	r2, [pc, #20]	; (8003c2c <prvInitialiseTaskLists+0x68>)
 8003c18:	601a      	str	r2, [r3, #0]
}
 8003c1a:	bf00      	nop
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	200008f4 	.word	0x200008f4
 8003c28:	20000d54 	.word	0x20000d54
 8003c2c:	20000d68 	.word	0x20000d68
 8003c30:	20000d84 	.word	0x20000d84
 8003c34:	20000d98 	.word	0x20000d98
 8003c38:	20000db0 	.word	0x20000db0
 8003c3c:	20000d7c 	.word	0x20000d7c
 8003c40:	20000d80 	.word	0x20000d80

08003c44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c4a:	e019      	b.n	8003c80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003c4c:	f000 fdda 	bl	8004804 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c50:	4b10      	ldr	r3, [pc, #64]	; (8003c94 <prvCheckTasksWaitingTermination+0x50>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7fe fd0f 	bl	8002680 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003c62:	4b0d      	ldr	r3, [pc, #52]	; (8003c98 <prvCheckTasksWaitingTermination+0x54>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3b01      	subs	r3, #1
 8003c68:	4a0b      	ldr	r2, [pc, #44]	; (8003c98 <prvCheckTasksWaitingTermination+0x54>)
 8003c6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003c6c:	4b0b      	ldr	r3, [pc, #44]	; (8003c9c <prvCheckTasksWaitingTermination+0x58>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	3b01      	subs	r3, #1
 8003c72:	4a0a      	ldr	r2, [pc, #40]	; (8003c9c <prvCheckTasksWaitingTermination+0x58>)
 8003c74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003c76:	f000 fdf5 	bl	8004864 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f810 	bl	8003ca0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c80:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <prvCheckTasksWaitingTermination+0x58>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d1e1      	bne.n	8003c4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003c88:	bf00      	nop
 8003c8a:	bf00      	nop
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	20000d98 	.word	0x20000d98
 8003c98:	20000dc4 	.word	0x20000dc4
 8003c9c:	20000dac 	.word	0x20000dac

08003ca0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	3354      	adds	r3, #84	; 0x54
 8003cac:	4618      	mov	r0, r3
 8003cae:	f001 faa9 	bl	8005204 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d108      	bne.n	8003cce <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 ff8d 	bl	8004be0 <vPortFree>
				vPortFree( pxTCB );
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 ff8a 	bl	8004be0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003ccc:	e018      	b.n	8003d00 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d103      	bne.n	8003ce0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 ff81 	bl	8004be0 <vPortFree>
	}
 8003cde:	e00f      	b.n	8003d00 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d00a      	beq.n	8003d00 <prvDeleteTCB+0x60>
	__asm volatile
 8003cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cee:	f383 8811 	msr	BASEPRI, r3
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	f3bf 8f4f 	dsb	sy
 8003cfa:	60fb      	str	r3, [r7, #12]
}
 8003cfc:	bf00      	nop
 8003cfe:	e7fe      	b.n	8003cfe <prvDeleteTCB+0x5e>
	}
 8003d00:	bf00      	nop
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d0e:	4b0c      	ldr	r3, [pc, #48]	; (8003d40 <prvResetNextTaskUnblockTime+0x38>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d104      	bne.n	8003d22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003d18:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <prvResetNextTaskUnblockTime+0x3c>)
 8003d1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003d20:	e008      	b.n	8003d34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d22:	4b07      	ldr	r3, [pc, #28]	; (8003d40 <prvResetNextTaskUnblockTime+0x38>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	4a04      	ldr	r2, [pc, #16]	; (8003d44 <prvResetNextTaskUnblockTime+0x3c>)
 8003d32:	6013      	str	r3, [r2, #0]
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	20000d7c 	.word	0x20000d7c
 8003d44:	20000de4 	.word	0x20000de4

08003d48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003d4e:	4b0b      	ldr	r3, [pc, #44]	; (8003d7c <xTaskGetSchedulerState+0x34>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d102      	bne.n	8003d5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003d56:	2301      	movs	r3, #1
 8003d58:	607b      	str	r3, [r7, #4]
 8003d5a:	e008      	b.n	8003d6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d5c:	4b08      	ldr	r3, [pc, #32]	; (8003d80 <xTaskGetSchedulerState+0x38>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d102      	bne.n	8003d6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003d64:	2302      	movs	r3, #2
 8003d66:	607b      	str	r3, [r7, #4]
 8003d68:	e001      	b.n	8003d6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003d6e:	687b      	ldr	r3, [r7, #4]
	}
 8003d70:	4618      	mov	r0, r3
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr
 8003d7c:	20000dd0 	.word	0x20000dd0
 8003d80:	20000dec 	.word	0x20000dec

08003d84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003d90:	2300      	movs	r3, #0
 8003d92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d056      	beq.n	8003e48 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003d9a:	4b2e      	ldr	r3, [pc, #184]	; (8003e54 <xTaskPriorityDisinherit+0xd0>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d00a      	beq.n	8003dba <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da8:	f383 8811 	msr	BASEPRI, r3
 8003dac:	f3bf 8f6f 	isb	sy
 8003db0:	f3bf 8f4f 	dsb	sy
 8003db4:	60fb      	str	r3, [r7, #12]
}
 8003db6:	bf00      	nop
 8003db8:	e7fe      	b.n	8003db8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10a      	bne.n	8003dd8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dc6:	f383 8811 	msr	BASEPRI, r3
 8003dca:	f3bf 8f6f 	isb	sy
 8003dce:	f3bf 8f4f 	dsb	sy
 8003dd2:	60bb      	str	r3, [r7, #8]
}
 8003dd4:	bf00      	nop
 8003dd6:	e7fe      	b.n	8003dd6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ddc:	1e5a      	subs	r2, r3, #1
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d02c      	beq.n	8003e48 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d128      	bne.n	8003e48 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	3304      	adds	r3, #4
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7fe fc40 	bl	8002680 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e18:	4b0f      	ldr	r3, [pc, #60]	; (8003e58 <xTaskPriorityDisinherit+0xd4>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d903      	bls.n	8003e28 <xTaskPriorityDisinherit+0xa4>
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e24:	4a0c      	ldr	r2, [pc, #48]	; (8003e58 <xTaskPriorityDisinherit+0xd4>)
 8003e26:	6013      	str	r3, [r2, #0]
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	4413      	add	r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4a09      	ldr	r2, [pc, #36]	; (8003e5c <xTaskPriorityDisinherit+0xd8>)
 8003e36:	441a      	add	r2, r3
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4610      	mov	r0, r2
 8003e40:	f7fe fbc1 	bl	80025c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003e44:	2301      	movs	r3, #1
 8003e46:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003e48:	697b      	ldr	r3, [r7, #20]
	}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	200008f0 	.word	0x200008f0
 8003e58:	20000dcc 	.word	0x20000dcc
 8003e5c:	200008f4 	.word	0x200008f4

08003e60 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003e6a:	4b21      	ldr	r3, [pc, #132]	; (8003ef0 <prvAddCurrentTaskToDelayedList+0x90>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003e70:	4b20      	ldr	r3, [pc, #128]	; (8003ef4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	3304      	adds	r3, #4
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fe fc02 	bl	8002680 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e82:	d10a      	bne.n	8003e9a <prvAddCurrentTaskToDelayedList+0x3a>
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d007      	beq.n	8003e9a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e8a:	4b1a      	ldr	r3, [pc, #104]	; (8003ef4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3304      	adds	r3, #4
 8003e90:	4619      	mov	r1, r3
 8003e92:	4819      	ldr	r0, [pc, #100]	; (8003ef8 <prvAddCurrentTaskToDelayedList+0x98>)
 8003e94:	f7fe fb97 	bl	80025c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003e98:	e026      	b.n	8003ee8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003ea2:	4b14      	ldr	r3, [pc, #80]	; (8003ef4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d209      	bcs.n	8003ec6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003eb2:	4b12      	ldr	r3, [pc, #72]	; (8003efc <prvAddCurrentTaskToDelayedList+0x9c>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	4b0f      	ldr	r3, [pc, #60]	; (8003ef4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	3304      	adds	r3, #4
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	4610      	mov	r0, r2
 8003ec0:	f7fe fba5 	bl	800260e <vListInsert>
}
 8003ec4:	e010      	b.n	8003ee8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ec6:	4b0e      	ldr	r3, [pc, #56]	; (8003f00 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	4b0a      	ldr	r3, [pc, #40]	; (8003ef4 <prvAddCurrentTaskToDelayedList+0x94>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	3304      	adds	r3, #4
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	f7fe fb9b 	bl	800260e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003ed8:	4b0a      	ldr	r3, [pc, #40]	; (8003f04 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68ba      	ldr	r2, [r7, #8]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d202      	bcs.n	8003ee8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003ee2:	4a08      	ldr	r2, [pc, #32]	; (8003f04 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	6013      	str	r3, [r2, #0]
}
 8003ee8:	bf00      	nop
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	20000dc8 	.word	0x20000dc8
 8003ef4:	200008f0 	.word	0x200008f0
 8003ef8:	20000db0 	.word	0x20000db0
 8003efc:	20000d80 	.word	0x20000d80
 8003f00:	20000d7c 	.word	0x20000d7c
 8003f04:	20000de4 	.word	0x20000de4

08003f08 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08a      	sub	sp, #40	; 0x28
 8003f0c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003f12:	f000 fb07 	bl	8004524 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003f16:	4b1c      	ldr	r3, [pc, #112]	; (8003f88 <xTimerCreateTimerTask+0x80>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d021      	beq.n	8003f62 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003f22:	2300      	movs	r3, #0
 8003f24:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003f26:	1d3a      	adds	r2, r7, #4
 8003f28:	f107 0108 	add.w	r1, r7, #8
 8003f2c:	f107 030c 	add.w	r3, r7, #12
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7fe fb01 	bl	8002538 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	9202      	str	r2, [sp, #8]
 8003f3e:	9301      	str	r3, [sp, #4]
 8003f40:	2302      	movs	r3, #2
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	2300      	movs	r3, #0
 8003f46:	460a      	mov	r2, r1
 8003f48:	4910      	ldr	r1, [pc, #64]	; (8003f8c <xTimerCreateTimerTask+0x84>)
 8003f4a:	4811      	ldr	r0, [pc, #68]	; (8003f90 <xTimerCreateTimerTask+0x88>)
 8003f4c:	f7ff f8e8 	bl	8003120 <xTaskCreateStatic>
 8003f50:	4603      	mov	r3, r0
 8003f52:	4a10      	ldr	r2, [pc, #64]	; (8003f94 <xTimerCreateTimerTask+0x8c>)
 8003f54:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003f56:	4b0f      	ldr	r3, [pc, #60]	; (8003f94 <xTimerCreateTimerTask+0x8c>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10a      	bne.n	8003f7e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	613b      	str	r3, [r7, #16]
}
 8003f7a:	bf00      	nop
 8003f7c:	e7fe      	b.n	8003f7c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003f7e:	697b      	ldr	r3, [r7, #20]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	20000e20 	.word	0x20000e20
 8003f8c:	08005f28 	.word	0x08005f28
 8003f90:	080040cd 	.word	0x080040cd
 8003f94:	20000e24 	.word	0x20000e24

08003f98 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b08a      	sub	sp, #40	; 0x28
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
 8003fa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10a      	bne.n	8003fc6 <xTimerGenericCommand+0x2e>
	__asm volatile
 8003fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	f3bf 8f4f 	dsb	sy
 8003fc0:	623b      	str	r3, [r7, #32]
}
 8003fc2:	bf00      	nop
 8003fc4:	e7fe      	b.n	8003fc4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003fc6:	4b1a      	ldr	r3, [pc, #104]	; (8004030 <xTimerGenericCommand+0x98>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d02a      	beq.n	8004024 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2b05      	cmp	r3, #5
 8003fde:	dc18      	bgt.n	8004012 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003fe0:	f7ff feb2 	bl	8003d48 <xTaskGetSchedulerState>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d109      	bne.n	8003ffe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003fea:	4b11      	ldr	r3, [pc, #68]	; (8004030 <xTimerGenericCommand+0x98>)
 8003fec:	6818      	ldr	r0, [r3, #0]
 8003fee:	f107 0110 	add.w	r1, r7, #16
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ff6:	f7fe fcab 	bl	8002950 <xQueueGenericSend>
 8003ffa:	6278      	str	r0, [r7, #36]	; 0x24
 8003ffc:	e012      	b.n	8004024 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003ffe:	4b0c      	ldr	r3, [pc, #48]	; (8004030 <xTimerGenericCommand+0x98>)
 8004000:	6818      	ldr	r0, [r3, #0]
 8004002:	f107 0110 	add.w	r1, r7, #16
 8004006:	2300      	movs	r3, #0
 8004008:	2200      	movs	r2, #0
 800400a:	f7fe fca1 	bl	8002950 <xQueueGenericSend>
 800400e:	6278      	str	r0, [r7, #36]	; 0x24
 8004010:	e008      	b.n	8004024 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004012:	4b07      	ldr	r3, [pc, #28]	; (8004030 <xTimerGenericCommand+0x98>)
 8004014:	6818      	ldr	r0, [r3, #0]
 8004016:	f107 0110 	add.w	r1, r7, #16
 800401a:	2300      	movs	r3, #0
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	f7fe fd95 	bl	8002b4c <xQueueGenericSendFromISR>
 8004022:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004026:	4618      	mov	r0, r3
 8004028:	3728      	adds	r7, #40	; 0x28
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	20000e20 	.word	0x20000e20

08004034 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b088      	sub	sp, #32
 8004038:	af02      	add	r7, sp, #8
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800403e:	4b22      	ldr	r3, [pc, #136]	; (80040c8 <prvProcessExpiredTimer+0x94>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	3304      	adds	r3, #4
 800404c:	4618      	mov	r0, r3
 800404e:	f7fe fb17 	bl	8002680 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d022      	beq.n	80040a6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	699a      	ldr	r2, [r3, #24]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	18d1      	adds	r1, r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	6978      	ldr	r0, [r7, #20]
 800406e:	f000 f8d1 	bl	8004214 <prvInsertTimerInActiveList>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d01f      	beq.n	80040b8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004078:	2300      	movs	r3, #0
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	2300      	movs	r3, #0
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	2100      	movs	r1, #0
 8004082:	6978      	ldr	r0, [r7, #20]
 8004084:	f7ff ff88 	bl	8003f98 <xTimerGenericCommand>
 8004088:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d113      	bne.n	80040b8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004094:	f383 8811 	msr	BASEPRI, r3
 8004098:	f3bf 8f6f 	isb	sy
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	60fb      	str	r3, [r7, #12]
}
 80040a2:	bf00      	nop
 80040a4:	e7fe      	b.n	80040a4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040ac:	f023 0301 	bic.w	r3, r3, #1
 80040b0:	b2da      	uxtb	r2, r3
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	6978      	ldr	r0, [r7, #20]
 80040be:	4798      	blx	r3
}
 80040c0:	bf00      	nop
 80040c2:	3718      	adds	r7, #24
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	20000e18 	.word	0x20000e18

080040cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80040d4:	f107 0308 	add.w	r3, r7, #8
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 f857 	bl	800418c <prvGetNextExpireTime>
 80040de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	4619      	mov	r1, r3
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 f803 	bl	80040f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80040ea:	f000 f8d5 	bl	8004298 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80040ee:	e7f1      	b.n	80040d4 <prvTimerTask+0x8>

080040f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80040fa:	f7ff fa39 	bl	8003570 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80040fe:	f107 0308 	add.w	r3, r7, #8
 8004102:	4618      	mov	r0, r3
 8004104:	f000 f866 	bl	80041d4 <prvSampleTimeNow>
 8004108:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d130      	bne.n	8004172 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d10a      	bne.n	800412c <prvProcessTimerOrBlockTask+0x3c>
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	429a      	cmp	r2, r3
 800411c:	d806      	bhi.n	800412c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800411e:	f7ff fa35 	bl	800358c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004122:	68f9      	ldr	r1, [r7, #12]
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f7ff ff85 	bl	8004034 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800412a:	e024      	b.n	8004176 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d008      	beq.n	8004144 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004132:	4b13      	ldr	r3, [pc, #76]	; (8004180 <prvProcessTimerOrBlockTask+0x90>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <prvProcessTimerOrBlockTask+0x50>
 800413c:	2301      	movs	r3, #1
 800413e:	e000      	b.n	8004142 <prvProcessTimerOrBlockTask+0x52>
 8004140:	2300      	movs	r3, #0
 8004142:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004144:	4b0f      	ldr	r3, [pc, #60]	; (8004184 <prvProcessTimerOrBlockTask+0x94>)
 8004146:	6818      	ldr	r0, [r3, #0]
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	683a      	ldr	r2, [r7, #0]
 8004150:	4619      	mov	r1, r3
 8004152:	f7fe ffb1 	bl	80030b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004156:	f7ff fa19 	bl	800358c <xTaskResumeAll>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10a      	bne.n	8004176 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004160:	4b09      	ldr	r3, [pc, #36]	; (8004188 <prvProcessTimerOrBlockTask+0x98>)
 8004162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004166:	601a      	str	r2, [r3, #0]
 8004168:	f3bf 8f4f 	dsb	sy
 800416c:	f3bf 8f6f 	isb	sy
}
 8004170:	e001      	b.n	8004176 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004172:	f7ff fa0b 	bl	800358c <xTaskResumeAll>
}
 8004176:	bf00      	nop
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	20000e1c 	.word	0x20000e1c
 8004184:	20000e20 	.word	0x20000e20
 8004188:	e000ed04 	.word	0xe000ed04

0800418c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800418c:	b480      	push	{r7}
 800418e:	b085      	sub	sp, #20
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004194:	4b0e      	ldr	r3, [pc, #56]	; (80041d0 <prvGetNextExpireTime+0x44>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <prvGetNextExpireTime+0x16>
 800419e:	2201      	movs	r2, #1
 80041a0:	e000      	b.n	80041a4 <prvGetNextExpireTime+0x18>
 80041a2:	2200      	movs	r2, #0
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d105      	bne.n	80041bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80041b0:	4b07      	ldr	r3, [pc, #28]	; (80041d0 <prvGetNextExpireTime+0x44>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	e001      	b.n	80041c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80041bc:	2300      	movs	r3, #0
 80041be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80041c0:	68fb      	ldr	r3, [r7, #12]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	20000e18 	.word	0x20000e18

080041d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80041dc:	f7ff fa74 	bl	80036c8 <xTaskGetTickCount>
 80041e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80041e2:	4b0b      	ldr	r3, [pc, #44]	; (8004210 <prvSampleTimeNow+0x3c>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d205      	bcs.n	80041f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80041ec:	f000 f936 	bl	800445c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	e002      	b.n	80041fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80041fe:	4a04      	ldr	r2, [pc, #16]	; (8004210 <prvSampleTimeNow+0x3c>)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004204:	68fb      	ldr	r3, [r7, #12]
}
 8004206:	4618      	mov	r0, r3
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	20000e28 	.word	0x20000e28

08004214 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004222:	2300      	movs	r3, #0
 8004224:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	429a      	cmp	r2, r3
 8004238:	d812      	bhi.n	8004260 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	1ad2      	subs	r2, r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	429a      	cmp	r2, r3
 8004246:	d302      	bcc.n	800424e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004248:	2301      	movs	r3, #1
 800424a:	617b      	str	r3, [r7, #20]
 800424c:	e01b      	b.n	8004286 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800424e:	4b10      	ldr	r3, [pc, #64]	; (8004290 <prvInsertTimerInActiveList+0x7c>)
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	3304      	adds	r3, #4
 8004256:	4619      	mov	r1, r3
 8004258:	4610      	mov	r0, r2
 800425a:	f7fe f9d8 	bl	800260e <vListInsert>
 800425e:	e012      	b.n	8004286 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004260:	687a      	ldr	r2, [r7, #4]
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	429a      	cmp	r2, r3
 8004266:	d206      	bcs.n	8004276 <prvInsertTimerInActiveList+0x62>
 8004268:	68ba      	ldr	r2, [r7, #8]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	429a      	cmp	r2, r3
 800426e:	d302      	bcc.n	8004276 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004270:	2301      	movs	r3, #1
 8004272:	617b      	str	r3, [r7, #20]
 8004274:	e007      	b.n	8004286 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004276:	4b07      	ldr	r3, [pc, #28]	; (8004294 <prvInsertTimerInActiveList+0x80>)
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	3304      	adds	r3, #4
 800427e:	4619      	mov	r1, r3
 8004280:	4610      	mov	r0, r2
 8004282:	f7fe f9c4 	bl	800260e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004286:	697b      	ldr	r3, [r7, #20]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3718      	adds	r7, #24
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	20000e1c 	.word	0x20000e1c
 8004294:	20000e18 	.word	0x20000e18

08004298 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b08e      	sub	sp, #56	; 0x38
 800429c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800429e:	e0ca      	b.n	8004436 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	da18      	bge.n	80042d8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80042a6:	1d3b      	adds	r3, r7, #4
 80042a8:	3304      	adds	r3, #4
 80042aa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80042ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10a      	bne.n	80042c8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80042b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b6:	f383 8811 	msr	BASEPRI, r3
 80042ba:	f3bf 8f6f 	isb	sy
 80042be:	f3bf 8f4f 	dsb	sy
 80042c2:	61fb      	str	r3, [r7, #28]
}
 80042c4:	bf00      	nop
 80042c6:	e7fe      	b.n	80042c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80042c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042ce:	6850      	ldr	r0, [r2, #4]
 80042d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042d2:	6892      	ldr	r2, [r2, #8]
 80042d4:	4611      	mov	r1, r2
 80042d6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f2c0 80aa 	blt.w	8004434 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80042e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d004      	beq.n	80042f6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80042ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ee:	3304      	adds	r3, #4
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fe f9c5 	bl	8002680 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80042f6:	463b      	mov	r3, r7
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7ff ff6b 	bl	80041d4 <prvSampleTimeNow>
 80042fe:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b09      	cmp	r3, #9
 8004304:	f200 8097 	bhi.w	8004436 <prvProcessReceivedCommands+0x19e>
 8004308:	a201      	add	r2, pc, #4	; (adr r2, 8004310 <prvProcessReceivedCommands+0x78>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004339 	.word	0x08004339
 8004314:	08004339 	.word	0x08004339
 8004318:	08004339 	.word	0x08004339
 800431c:	080043ad 	.word	0x080043ad
 8004320:	080043c1 	.word	0x080043c1
 8004324:	0800440b 	.word	0x0800440b
 8004328:	08004339 	.word	0x08004339
 800432c:	08004339 	.word	0x08004339
 8004330:	080043ad 	.word	0x080043ad
 8004334:	080043c1 	.word	0x080043c1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800433a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	b2da      	uxtb	r2, r3
 8004344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004346:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	18d1      	adds	r1, r2, r3
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004356:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004358:	f7ff ff5c 	bl	8004214 <prvInsertTimerInActiveList>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d069      	beq.n	8004436 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004368:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800436a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800436c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004370:	f003 0304 	and.w	r3, r3, #4
 8004374:	2b00      	cmp	r3, #0
 8004376:	d05e      	beq.n	8004436 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	441a      	add	r2, r3
 8004380:	2300      	movs	r3, #0
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	2300      	movs	r3, #0
 8004386:	2100      	movs	r1, #0
 8004388:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800438a:	f7ff fe05 	bl	8003f98 <xTimerGenericCommand>
 800438e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d14f      	bne.n	8004436 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800439a:	f383 8811 	msr	BASEPRI, r3
 800439e:	f3bf 8f6f 	isb	sy
 80043a2:	f3bf 8f4f 	dsb	sy
 80043a6:	61bb      	str	r3, [r7, #24]
}
 80043a8:	bf00      	nop
 80043aa:	e7fe      	b.n	80043aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80043ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043b2:	f023 0301 	bic.w	r3, r3, #1
 80043b6:	b2da      	uxtb	r2, r3
 80043b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80043be:	e03a      	b.n	8004436 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80043c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043c6:	f043 0301 	orr.w	r3, r3, #1
 80043ca:	b2da      	uxtb	r2, r3
 80043cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80043d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10a      	bne.n	80043f6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80043e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e4:	f383 8811 	msr	BASEPRI, r3
 80043e8:	f3bf 8f6f 	isb	sy
 80043ec:	f3bf 8f4f 	dsb	sy
 80043f0:	617b      	str	r3, [r7, #20]
}
 80043f2:	bf00      	nop
 80043f4:	e7fe      	b.n	80043f4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80043f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f8:	699a      	ldr	r2, [r3, #24]
 80043fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fc:	18d1      	adds	r1, r2, r3
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004402:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004404:	f7ff ff06 	bl	8004214 <prvInsertTimerInActiveList>
					break;
 8004408:	e015      	b.n	8004436 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800440a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d103      	bne.n	8004420 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004418:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800441a:	f000 fbe1 	bl	8004be0 <vPortFree>
 800441e:	e00a      	b.n	8004436 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004422:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004426:	f023 0301 	bic.w	r3, r3, #1
 800442a:	b2da      	uxtb	r2, r3
 800442c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800442e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004432:	e000      	b.n	8004436 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004434:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004436:	4b08      	ldr	r3, [pc, #32]	; (8004458 <prvProcessReceivedCommands+0x1c0>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	1d39      	adds	r1, r7, #4
 800443c:	2200      	movs	r2, #0
 800443e:	4618      	mov	r0, r3
 8004440:	f7fe fc20 	bl	8002c84 <xQueueReceive>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	f47f af2a 	bne.w	80042a0 <prvProcessReceivedCommands+0x8>
	}
}
 800444c:	bf00      	nop
 800444e:	bf00      	nop
 8004450:	3730      	adds	r7, #48	; 0x30
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	20000e20 	.word	0x20000e20

0800445c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b088      	sub	sp, #32
 8004460:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004462:	e048      	b.n	80044f6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004464:	4b2d      	ldr	r3, [pc, #180]	; (800451c <prvSwitchTimerLists+0xc0>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800446e:	4b2b      	ldr	r3, [pc, #172]	; (800451c <prvSwitchTimerLists+0xc0>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	3304      	adds	r3, #4
 800447c:	4618      	mov	r0, r3
 800447e:	f7fe f8ff 	bl	8002680 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	68f8      	ldr	r0, [r7, #12]
 8004488:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b00      	cmp	r3, #0
 8004496:	d02e      	beq.n	80044f6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	699b      	ldr	r3, [r3, #24]
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	4413      	add	r3, r2
 80044a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80044a2:	68ba      	ldr	r2, [r7, #8]
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d90e      	bls.n	80044c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80044b6:	4b19      	ldr	r3, [pc, #100]	; (800451c <prvSwitchTimerLists+0xc0>)
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	3304      	adds	r3, #4
 80044be:	4619      	mov	r1, r3
 80044c0:	4610      	mov	r0, r2
 80044c2:	f7fe f8a4 	bl	800260e <vListInsert>
 80044c6:	e016      	b.n	80044f6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80044c8:	2300      	movs	r3, #0
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	2300      	movs	r3, #0
 80044ce:	693a      	ldr	r2, [r7, #16]
 80044d0:	2100      	movs	r1, #0
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f7ff fd60 	bl	8003f98 <xTimerGenericCommand>
 80044d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10a      	bne.n	80044f6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80044e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e4:	f383 8811 	msr	BASEPRI, r3
 80044e8:	f3bf 8f6f 	isb	sy
 80044ec:	f3bf 8f4f 	dsb	sy
 80044f0:	603b      	str	r3, [r7, #0]
}
 80044f2:	bf00      	nop
 80044f4:	e7fe      	b.n	80044f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80044f6:	4b09      	ldr	r3, [pc, #36]	; (800451c <prvSwitchTimerLists+0xc0>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1b1      	bne.n	8004464 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004500:	4b06      	ldr	r3, [pc, #24]	; (800451c <prvSwitchTimerLists+0xc0>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004506:	4b06      	ldr	r3, [pc, #24]	; (8004520 <prvSwitchTimerLists+0xc4>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a04      	ldr	r2, [pc, #16]	; (800451c <prvSwitchTimerLists+0xc0>)
 800450c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800450e:	4a04      	ldr	r2, [pc, #16]	; (8004520 <prvSwitchTimerLists+0xc4>)
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	6013      	str	r3, [r2, #0]
}
 8004514:	bf00      	nop
 8004516:	3718      	adds	r7, #24
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	20000e18 	.word	0x20000e18
 8004520:	20000e1c 	.word	0x20000e1c

08004524 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800452a:	f000 f96b 	bl	8004804 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800452e:	4b15      	ldr	r3, [pc, #84]	; (8004584 <prvCheckForValidListAndQueue+0x60>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d120      	bne.n	8004578 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004536:	4814      	ldr	r0, [pc, #80]	; (8004588 <prvCheckForValidListAndQueue+0x64>)
 8004538:	f7fe f818 	bl	800256c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800453c:	4813      	ldr	r0, [pc, #76]	; (800458c <prvCheckForValidListAndQueue+0x68>)
 800453e:	f7fe f815 	bl	800256c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004542:	4b13      	ldr	r3, [pc, #76]	; (8004590 <prvCheckForValidListAndQueue+0x6c>)
 8004544:	4a10      	ldr	r2, [pc, #64]	; (8004588 <prvCheckForValidListAndQueue+0x64>)
 8004546:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004548:	4b12      	ldr	r3, [pc, #72]	; (8004594 <prvCheckForValidListAndQueue+0x70>)
 800454a:	4a10      	ldr	r2, [pc, #64]	; (800458c <prvCheckForValidListAndQueue+0x68>)
 800454c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800454e:	2300      	movs	r3, #0
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	4b11      	ldr	r3, [pc, #68]	; (8004598 <prvCheckForValidListAndQueue+0x74>)
 8004554:	4a11      	ldr	r2, [pc, #68]	; (800459c <prvCheckForValidListAndQueue+0x78>)
 8004556:	2110      	movs	r1, #16
 8004558:	200a      	movs	r0, #10
 800455a:	f7fe f923 	bl	80027a4 <xQueueGenericCreateStatic>
 800455e:	4603      	mov	r3, r0
 8004560:	4a08      	ldr	r2, [pc, #32]	; (8004584 <prvCheckForValidListAndQueue+0x60>)
 8004562:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004564:	4b07      	ldr	r3, [pc, #28]	; (8004584 <prvCheckForValidListAndQueue+0x60>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800456c:	4b05      	ldr	r3, [pc, #20]	; (8004584 <prvCheckForValidListAndQueue+0x60>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	490b      	ldr	r1, [pc, #44]	; (80045a0 <prvCheckForValidListAndQueue+0x7c>)
 8004572:	4618      	mov	r0, r3
 8004574:	f7fe fd76 	bl	8003064 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004578:	f000 f974 	bl	8004864 <vPortExitCritical>
}
 800457c:	bf00      	nop
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20000e20 	.word	0x20000e20
 8004588:	20000df0 	.word	0x20000df0
 800458c:	20000e04 	.word	0x20000e04
 8004590:	20000e18 	.word	0x20000e18
 8004594:	20000e1c 	.word	0x20000e1c
 8004598:	20000ecc 	.word	0x20000ecc
 800459c:	20000e2c 	.word	0x20000e2c
 80045a0:	08005f30 	.word	0x08005f30

080045a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	3b04      	subs	r3, #4
 80045b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80045bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	3b04      	subs	r3, #4
 80045c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f023 0201 	bic.w	r2, r3, #1
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	3b04      	subs	r3, #4
 80045d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80045d4:	4a0c      	ldr	r2, [pc, #48]	; (8004608 <pxPortInitialiseStack+0x64>)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	3b14      	subs	r3, #20
 80045de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	3b04      	subs	r3, #4
 80045ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f06f 0202 	mvn.w	r2, #2
 80045f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	3b20      	subs	r3, #32
 80045f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80045fa:	68fb      	ldr	r3, [r7, #12]
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3714      	adds	r7, #20
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr
 8004608:	0800460d 	.word	0x0800460d

0800460c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004612:	2300      	movs	r3, #0
 8004614:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004616:	4b12      	ldr	r3, [pc, #72]	; (8004660 <prvTaskExitError+0x54>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800461e:	d00a      	beq.n	8004636 <prvTaskExitError+0x2a>
	__asm volatile
 8004620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004624:	f383 8811 	msr	BASEPRI, r3
 8004628:	f3bf 8f6f 	isb	sy
 800462c:	f3bf 8f4f 	dsb	sy
 8004630:	60fb      	str	r3, [r7, #12]
}
 8004632:	bf00      	nop
 8004634:	e7fe      	b.n	8004634 <prvTaskExitError+0x28>
	__asm volatile
 8004636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463a:	f383 8811 	msr	BASEPRI, r3
 800463e:	f3bf 8f6f 	isb	sy
 8004642:	f3bf 8f4f 	dsb	sy
 8004646:	60bb      	str	r3, [r7, #8]
}
 8004648:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800464a:	bf00      	nop
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0fc      	beq.n	800464c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004652:	bf00      	nop
 8004654:	bf00      	nop
 8004656:	3714      	adds	r7, #20
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	2000000c 	.word	0x2000000c
	...

08004670 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004670:	4b07      	ldr	r3, [pc, #28]	; (8004690 <pxCurrentTCBConst2>)
 8004672:	6819      	ldr	r1, [r3, #0]
 8004674:	6808      	ldr	r0, [r1, #0]
 8004676:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800467a:	f380 8809 	msr	PSP, r0
 800467e:	f3bf 8f6f 	isb	sy
 8004682:	f04f 0000 	mov.w	r0, #0
 8004686:	f380 8811 	msr	BASEPRI, r0
 800468a:	4770      	bx	lr
 800468c:	f3af 8000 	nop.w

08004690 <pxCurrentTCBConst2>:
 8004690:	200008f0 	.word	0x200008f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004694:	bf00      	nop
 8004696:	bf00      	nop

08004698 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004698:	4808      	ldr	r0, [pc, #32]	; (80046bc <prvPortStartFirstTask+0x24>)
 800469a:	6800      	ldr	r0, [r0, #0]
 800469c:	6800      	ldr	r0, [r0, #0]
 800469e:	f380 8808 	msr	MSP, r0
 80046a2:	f04f 0000 	mov.w	r0, #0
 80046a6:	f380 8814 	msr	CONTROL, r0
 80046aa:	b662      	cpsie	i
 80046ac:	b661      	cpsie	f
 80046ae:	f3bf 8f4f 	dsb	sy
 80046b2:	f3bf 8f6f 	isb	sy
 80046b6:	df00      	svc	0
 80046b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80046ba:	bf00      	nop
 80046bc:	e000ed08 	.word	0xe000ed08

080046c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80046c6:	4b46      	ldr	r3, [pc, #280]	; (80047e0 <xPortStartScheduler+0x120>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a46      	ldr	r2, [pc, #280]	; (80047e4 <xPortStartScheduler+0x124>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d10a      	bne.n	80046e6 <xPortStartScheduler+0x26>
	__asm volatile
 80046d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d4:	f383 8811 	msr	BASEPRI, r3
 80046d8:	f3bf 8f6f 	isb	sy
 80046dc:	f3bf 8f4f 	dsb	sy
 80046e0:	613b      	str	r3, [r7, #16]
}
 80046e2:	bf00      	nop
 80046e4:	e7fe      	b.n	80046e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80046e6:	4b3e      	ldr	r3, [pc, #248]	; (80047e0 <xPortStartScheduler+0x120>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a3f      	ldr	r2, [pc, #252]	; (80047e8 <xPortStartScheduler+0x128>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d10a      	bne.n	8004706 <xPortStartScheduler+0x46>
	__asm volatile
 80046f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f4:	f383 8811 	msr	BASEPRI, r3
 80046f8:	f3bf 8f6f 	isb	sy
 80046fc:	f3bf 8f4f 	dsb	sy
 8004700:	60fb      	str	r3, [r7, #12]
}
 8004702:	bf00      	nop
 8004704:	e7fe      	b.n	8004704 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004706:	4b39      	ldr	r3, [pc, #228]	; (80047ec <xPortStartScheduler+0x12c>)
 8004708:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	b2db      	uxtb	r3, r3
 8004710:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	22ff      	movs	r2, #255	; 0xff
 8004716:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	b2db      	uxtb	r3, r3
 800471e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004720:	78fb      	ldrb	r3, [r7, #3]
 8004722:	b2db      	uxtb	r3, r3
 8004724:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004728:	b2da      	uxtb	r2, r3
 800472a:	4b31      	ldr	r3, [pc, #196]	; (80047f0 <xPortStartScheduler+0x130>)
 800472c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800472e:	4b31      	ldr	r3, [pc, #196]	; (80047f4 <xPortStartScheduler+0x134>)
 8004730:	2207      	movs	r2, #7
 8004732:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004734:	e009      	b.n	800474a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004736:	4b2f      	ldr	r3, [pc, #188]	; (80047f4 <xPortStartScheduler+0x134>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	3b01      	subs	r3, #1
 800473c:	4a2d      	ldr	r2, [pc, #180]	; (80047f4 <xPortStartScheduler+0x134>)
 800473e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004740:	78fb      	ldrb	r3, [r7, #3]
 8004742:	b2db      	uxtb	r3, r3
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	b2db      	uxtb	r3, r3
 8004748:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800474a:	78fb      	ldrb	r3, [r7, #3]
 800474c:	b2db      	uxtb	r3, r3
 800474e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004752:	2b80      	cmp	r3, #128	; 0x80
 8004754:	d0ef      	beq.n	8004736 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004756:	4b27      	ldr	r3, [pc, #156]	; (80047f4 <xPortStartScheduler+0x134>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f1c3 0307 	rsb	r3, r3, #7
 800475e:	2b04      	cmp	r3, #4
 8004760:	d00a      	beq.n	8004778 <xPortStartScheduler+0xb8>
	__asm volatile
 8004762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004766:	f383 8811 	msr	BASEPRI, r3
 800476a:	f3bf 8f6f 	isb	sy
 800476e:	f3bf 8f4f 	dsb	sy
 8004772:	60bb      	str	r3, [r7, #8]
}
 8004774:	bf00      	nop
 8004776:	e7fe      	b.n	8004776 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004778:	4b1e      	ldr	r3, [pc, #120]	; (80047f4 <xPortStartScheduler+0x134>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	021b      	lsls	r3, r3, #8
 800477e:	4a1d      	ldr	r2, [pc, #116]	; (80047f4 <xPortStartScheduler+0x134>)
 8004780:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004782:	4b1c      	ldr	r3, [pc, #112]	; (80047f4 <xPortStartScheduler+0x134>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800478a:	4a1a      	ldr	r2, [pc, #104]	; (80047f4 <xPortStartScheduler+0x134>)
 800478c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	b2da      	uxtb	r2, r3
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004796:	4b18      	ldr	r3, [pc, #96]	; (80047f8 <xPortStartScheduler+0x138>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a17      	ldr	r2, [pc, #92]	; (80047f8 <xPortStartScheduler+0x138>)
 800479c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80047a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80047a2:	4b15      	ldr	r3, [pc, #84]	; (80047f8 <xPortStartScheduler+0x138>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a14      	ldr	r2, [pc, #80]	; (80047f8 <xPortStartScheduler+0x138>)
 80047a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80047ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80047ae:	f000 f8dd 	bl	800496c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80047b2:	4b12      	ldr	r3, [pc, #72]	; (80047fc <xPortStartScheduler+0x13c>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80047b8:	f000 f8fc 	bl	80049b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80047bc:	4b10      	ldr	r3, [pc, #64]	; (8004800 <xPortStartScheduler+0x140>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a0f      	ldr	r2, [pc, #60]	; (8004800 <xPortStartScheduler+0x140>)
 80047c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80047c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80047c8:	f7ff ff66 	bl	8004698 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80047cc:	f7ff f846 	bl	800385c <vTaskSwitchContext>
	prvTaskExitError();
 80047d0:	f7ff ff1c 	bl	800460c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3718      	adds	r7, #24
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	e000ed00 	.word	0xe000ed00
 80047e4:	410fc271 	.word	0x410fc271
 80047e8:	410fc270 	.word	0x410fc270
 80047ec:	e000e400 	.word	0xe000e400
 80047f0:	20000f1c 	.word	0x20000f1c
 80047f4:	20000f20 	.word	0x20000f20
 80047f8:	e000ed20 	.word	0xe000ed20
 80047fc:	2000000c 	.word	0x2000000c
 8004800:	e000ef34 	.word	0xe000ef34

08004804 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
	__asm volatile
 800480a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480e:	f383 8811 	msr	BASEPRI, r3
 8004812:	f3bf 8f6f 	isb	sy
 8004816:	f3bf 8f4f 	dsb	sy
 800481a:	607b      	str	r3, [r7, #4]
}
 800481c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800481e:	4b0f      	ldr	r3, [pc, #60]	; (800485c <vPortEnterCritical+0x58>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	3301      	adds	r3, #1
 8004824:	4a0d      	ldr	r2, [pc, #52]	; (800485c <vPortEnterCritical+0x58>)
 8004826:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004828:	4b0c      	ldr	r3, [pc, #48]	; (800485c <vPortEnterCritical+0x58>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d10f      	bne.n	8004850 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004830:	4b0b      	ldr	r3, [pc, #44]	; (8004860 <vPortEnterCritical+0x5c>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00a      	beq.n	8004850 <vPortEnterCritical+0x4c>
	__asm volatile
 800483a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483e:	f383 8811 	msr	BASEPRI, r3
 8004842:	f3bf 8f6f 	isb	sy
 8004846:	f3bf 8f4f 	dsb	sy
 800484a:	603b      	str	r3, [r7, #0]
}
 800484c:	bf00      	nop
 800484e:	e7fe      	b.n	800484e <vPortEnterCritical+0x4a>
	}
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr
 800485c:	2000000c 	.word	0x2000000c
 8004860:	e000ed04 	.word	0xe000ed04

08004864 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800486a:	4b12      	ldr	r3, [pc, #72]	; (80048b4 <vPortExitCritical+0x50>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10a      	bne.n	8004888 <vPortExitCritical+0x24>
	__asm volatile
 8004872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	607b      	str	r3, [r7, #4]
}
 8004884:	bf00      	nop
 8004886:	e7fe      	b.n	8004886 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004888:	4b0a      	ldr	r3, [pc, #40]	; (80048b4 <vPortExitCritical+0x50>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	3b01      	subs	r3, #1
 800488e:	4a09      	ldr	r2, [pc, #36]	; (80048b4 <vPortExitCritical+0x50>)
 8004890:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004892:	4b08      	ldr	r3, [pc, #32]	; (80048b4 <vPortExitCritical+0x50>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d105      	bne.n	80048a6 <vPortExitCritical+0x42>
 800489a:	2300      	movs	r3, #0
 800489c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	f383 8811 	msr	BASEPRI, r3
}
 80048a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80048a6:	bf00      	nop
 80048a8:	370c      	adds	r7, #12
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	2000000c 	.word	0x2000000c
	...

080048c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80048c0:	f3ef 8009 	mrs	r0, PSP
 80048c4:	f3bf 8f6f 	isb	sy
 80048c8:	4b15      	ldr	r3, [pc, #84]	; (8004920 <pxCurrentTCBConst>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	f01e 0f10 	tst.w	lr, #16
 80048d0:	bf08      	it	eq
 80048d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80048d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048da:	6010      	str	r0, [r2, #0]
 80048dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80048e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80048e4:	f380 8811 	msr	BASEPRI, r0
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	f3bf 8f6f 	isb	sy
 80048f0:	f7fe ffb4 	bl	800385c <vTaskSwitchContext>
 80048f4:	f04f 0000 	mov.w	r0, #0
 80048f8:	f380 8811 	msr	BASEPRI, r0
 80048fc:	bc09      	pop	{r0, r3}
 80048fe:	6819      	ldr	r1, [r3, #0]
 8004900:	6808      	ldr	r0, [r1, #0]
 8004902:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004906:	f01e 0f10 	tst.w	lr, #16
 800490a:	bf08      	it	eq
 800490c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004910:	f380 8809 	msr	PSP, r0
 8004914:	f3bf 8f6f 	isb	sy
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	f3af 8000 	nop.w

08004920 <pxCurrentTCBConst>:
 8004920:	200008f0 	.word	0x200008f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop

08004928 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	607b      	str	r3, [r7, #4]
}
 8004940:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004942:	f7fe fed1 	bl	80036e8 <xTaskIncrementTick>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d003      	beq.n	8004954 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800494c:	4b06      	ldr	r3, [pc, #24]	; (8004968 <xPortSysTickHandler+0x40>)
 800494e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	2300      	movs	r3, #0
 8004956:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	f383 8811 	msr	BASEPRI, r3
}
 800495e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004960:	bf00      	nop
 8004962:	3708      	adds	r7, #8
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	e000ed04 	.word	0xe000ed04

0800496c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004970:	4b0b      	ldr	r3, [pc, #44]	; (80049a0 <vPortSetupTimerInterrupt+0x34>)
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004976:	4b0b      	ldr	r3, [pc, #44]	; (80049a4 <vPortSetupTimerInterrupt+0x38>)
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800497c:	4b0a      	ldr	r3, [pc, #40]	; (80049a8 <vPortSetupTimerInterrupt+0x3c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a0a      	ldr	r2, [pc, #40]	; (80049ac <vPortSetupTimerInterrupt+0x40>)
 8004982:	fba2 2303 	umull	r2, r3, r2, r3
 8004986:	099b      	lsrs	r3, r3, #6
 8004988:	4a09      	ldr	r2, [pc, #36]	; (80049b0 <vPortSetupTimerInterrupt+0x44>)
 800498a:	3b01      	subs	r3, #1
 800498c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800498e:	4b04      	ldr	r3, [pc, #16]	; (80049a0 <vPortSetupTimerInterrupt+0x34>)
 8004990:	2207      	movs	r2, #7
 8004992:	601a      	str	r2, [r3, #0]
}
 8004994:	bf00      	nop
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	e000e010 	.word	0xe000e010
 80049a4:	e000e018 	.word	0xe000e018
 80049a8:	20000000 	.word	0x20000000
 80049ac:	10624dd3 	.word	0x10624dd3
 80049b0:	e000e014 	.word	0xe000e014

080049b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80049b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80049c4 <vPortEnableVFP+0x10>
 80049b8:	6801      	ldr	r1, [r0, #0]
 80049ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80049be:	6001      	str	r1, [r0, #0]
 80049c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80049c2:	bf00      	nop
 80049c4:	e000ed88 	.word	0xe000ed88

080049c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80049ce:	f3ef 8305 	mrs	r3, IPSR
 80049d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2b0f      	cmp	r3, #15
 80049d8:	d914      	bls.n	8004a04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80049da:	4a17      	ldr	r2, [pc, #92]	; (8004a38 <vPortValidateInterruptPriority+0x70>)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	4413      	add	r3, r2
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80049e4:	4b15      	ldr	r3, [pc, #84]	; (8004a3c <vPortValidateInterruptPriority+0x74>)
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	7afa      	ldrb	r2, [r7, #11]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d20a      	bcs.n	8004a04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80049ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f2:	f383 8811 	msr	BASEPRI, r3
 80049f6:	f3bf 8f6f 	isb	sy
 80049fa:	f3bf 8f4f 	dsb	sy
 80049fe:	607b      	str	r3, [r7, #4]
}
 8004a00:	bf00      	nop
 8004a02:	e7fe      	b.n	8004a02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004a04:	4b0e      	ldr	r3, [pc, #56]	; (8004a40 <vPortValidateInterruptPriority+0x78>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004a0c:	4b0d      	ldr	r3, [pc, #52]	; (8004a44 <vPortValidateInterruptPriority+0x7c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d90a      	bls.n	8004a2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a18:	f383 8811 	msr	BASEPRI, r3
 8004a1c:	f3bf 8f6f 	isb	sy
 8004a20:	f3bf 8f4f 	dsb	sy
 8004a24:	603b      	str	r3, [r7, #0]
}
 8004a26:	bf00      	nop
 8004a28:	e7fe      	b.n	8004a28 <vPortValidateInterruptPriority+0x60>
	}
 8004a2a:	bf00      	nop
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	e000e3f0 	.word	0xe000e3f0
 8004a3c:	20000f1c 	.word	0x20000f1c
 8004a40:	e000ed0c 	.word	0xe000ed0c
 8004a44:	20000f20 	.word	0x20000f20

08004a48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b08a      	sub	sp, #40	; 0x28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004a54:	f7fe fd8c 	bl	8003570 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004a58:	4b5b      	ldr	r3, [pc, #364]	; (8004bc8 <pvPortMalloc+0x180>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004a60:	f000 f920 	bl	8004ca4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004a64:	4b59      	ldr	r3, [pc, #356]	; (8004bcc <pvPortMalloc+0x184>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f040 8093 	bne.w	8004b98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d01d      	beq.n	8004ab4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004a78:	2208      	movs	r2, #8
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d014      	beq.n	8004ab4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f023 0307 	bic.w	r3, r3, #7
 8004a90:	3308      	adds	r3, #8
 8004a92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d00a      	beq.n	8004ab4 <pvPortMalloc+0x6c>
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	617b      	str	r3, [r7, #20]
}
 8004ab0:	bf00      	nop
 8004ab2:	e7fe      	b.n	8004ab2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d06e      	beq.n	8004b98 <pvPortMalloc+0x150>
 8004aba:	4b45      	ldr	r3, [pc, #276]	; (8004bd0 <pvPortMalloc+0x188>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d869      	bhi.n	8004b98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004ac4:	4b43      	ldr	r3, [pc, #268]	; (8004bd4 <pvPortMalloc+0x18c>)
 8004ac6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004ac8:	4b42      	ldr	r3, [pc, #264]	; (8004bd4 <pvPortMalloc+0x18c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ace:	e004      	b.n	8004ada <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d903      	bls.n	8004aec <pvPortMalloc+0xa4>
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1f1      	bne.n	8004ad0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004aec:	4b36      	ldr	r3, [pc, #216]	; (8004bc8 <pvPortMalloc+0x180>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d050      	beq.n	8004b98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2208      	movs	r2, #8
 8004afc:	4413      	add	r3, r2
 8004afe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	6a3b      	ldr	r3, [r7, #32]
 8004b06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	1ad2      	subs	r2, r2, r3
 8004b10:	2308      	movs	r3, #8
 8004b12:	005b      	lsls	r3, r3, #1
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d91f      	bls.n	8004b58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004b18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <pvPortMalloc+0xf8>
	__asm volatile
 8004b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	613b      	str	r3, [r7, #16]
}
 8004b3c:	bf00      	nop
 8004b3e:	e7fe      	b.n	8004b3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b42:	685a      	ldr	r2, [r3, #4]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	1ad2      	subs	r2, r2, r3
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004b52:	69b8      	ldr	r0, [r7, #24]
 8004b54:	f000 f908 	bl	8004d68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b58:	4b1d      	ldr	r3, [pc, #116]	; (8004bd0 <pvPortMalloc+0x188>)
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	4a1b      	ldr	r2, [pc, #108]	; (8004bd0 <pvPortMalloc+0x188>)
 8004b64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b66:	4b1a      	ldr	r3, [pc, #104]	; (8004bd0 <pvPortMalloc+0x188>)
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	4b1b      	ldr	r3, [pc, #108]	; (8004bd8 <pvPortMalloc+0x190>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d203      	bcs.n	8004b7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004b72:	4b17      	ldr	r3, [pc, #92]	; (8004bd0 <pvPortMalloc+0x188>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a18      	ldr	r2, [pc, #96]	; (8004bd8 <pvPortMalloc+0x190>)
 8004b78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	4b13      	ldr	r3, [pc, #76]	; (8004bcc <pvPortMalloc+0x184>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004b8e:	4b13      	ldr	r3, [pc, #76]	; (8004bdc <pvPortMalloc+0x194>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	3301      	adds	r3, #1
 8004b94:	4a11      	ldr	r2, [pc, #68]	; (8004bdc <pvPortMalloc+0x194>)
 8004b96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004b98:	f7fe fcf8 	bl	800358c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	f003 0307 	and.w	r3, r3, #7
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00a      	beq.n	8004bbc <pvPortMalloc+0x174>
	__asm volatile
 8004ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004baa:	f383 8811 	msr	BASEPRI, r3
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	f3bf 8f4f 	dsb	sy
 8004bb6:	60fb      	str	r3, [r7, #12]
}
 8004bb8:	bf00      	nop
 8004bba:	e7fe      	b.n	8004bba <pvPortMalloc+0x172>
	return pvReturn;
 8004bbc:	69fb      	ldr	r3, [r7, #28]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3728      	adds	r7, #40	; 0x28
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	20004b2c 	.word	0x20004b2c
 8004bcc:	20004b40 	.word	0x20004b40
 8004bd0:	20004b30 	.word	0x20004b30
 8004bd4:	20004b24 	.word	0x20004b24
 8004bd8:	20004b34 	.word	0x20004b34
 8004bdc:	20004b38 	.word	0x20004b38

08004be0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d04d      	beq.n	8004c8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004bf2:	2308      	movs	r3, #8
 8004bf4:	425b      	negs	r3, r3
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	4b24      	ldr	r3, [pc, #144]	; (8004c98 <vPortFree+0xb8>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10a      	bne.n	8004c24 <vPortFree+0x44>
	__asm volatile
 8004c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c12:	f383 8811 	msr	BASEPRI, r3
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	60fb      	str	r3, [r7, #12]
}
 8004c20:	bf00      	nop
 8004c22:	e7fe      	b.n	8004c22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00a      	beq.n	8004c42 <vPortFree+0x62>
	__asm volatile
 8004c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c30:	f383 8811 	msr	BASEPRI, r3
 8004c34:	f3bf 8f6f 	isb	sy
 8004c38:	f3bf 8f4f 	dsb	sy
 8004c3c:	60bb      	str	r3, [r7, #8]
}
 8004c3e:	bf00      	nop
 8004c40:	e7fe      	b.n	8004c40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <vPortFree+0xb8>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d01e      	beq.n	8004c8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d11a      	bne.n	8004c8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <vPortFree+0xb8>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	43db      	mvns	r3, r3
 8004c62:	401a      	ands	r2, r3
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004c68:	f7fe fc82 	bl	8003570 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <vPortFree+0xbc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4413      	add	r3, r2
 8004c76:	4a09      	ldr	r2, [pc, #36]	; (8004c9c <vPortFree+0xbc>)
 8004c78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c7a:	6938      	ldr	r0, [r7, #16]
 8004c7c:	f000 f874 	bl	8004d68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004c80:	4b07      	ldr	r3, [pc, #28]	; (8004ca0 <vPortFree+0xc0>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	3301      	adds	r3, #1
 8004c86:	4a06      	ldr	r2, [pc, #24]	; (8004ca0 <vPortFree+0xc0>)
 8004c88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004c8a:	f7fe fc7f 	bl	800358c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004c8e:	bf00      	nop
 8004c90:	3718      	adds	r7, #24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	20004b40 	.word	0x20004b40
 8004c9c:	20004b30 	.word	0x20004b30
 8004ca0:	20004b3c 	.word	0x20004b3c

08004ca4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004caa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004cae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004cb0:	4b27      	ldr	r3, [pc, #156]	; (8004d50 <prvHeapInit+0xac>)
 8004cb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f003 0307 	and.w	r3, r3, #7
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00c      	beq.n	8004cd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	3307      	adds	r3, #7
 8004cc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 0307 	bic.w	r3, r3, #7
 8004cca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	4a1f      	ldr	r2, [pc, #124]	; (8004d50 <prvHeapInit+0xac>)
 8004cd4:	4413      	add	r3, r2
 8004cd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004cdc:	4a1d      	ldr	r2, [pc, #116]	; (8004d54 <prvHeapInit+0xb0>)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004ce2:	4b1c      	ldr	r3, [pc, #112]	; (8004d54 <prvHeapInit+0xb0>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68ba      	ldr	r2, [r7, #8]
 8004cec:	4413      	add	r3, r2
 8004cee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004cf0:	2208      	movs	r2, #8
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0307 	bic.w	r3, r3, #7
 8004cfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4a15      	ldr	r2, [pc, #84]	; (8004d58 <prvHeapInit+0xb4>)
 8004d04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004d06:	4b14      	ldr	r3, [pc, #80]	; (8004d58 <prvHeapInit+0xb4>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004d0e:	4b12      	ldr	r3, [pc, #72]	; (8004d58 <prvHeapInit+0xb4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	1ad2      	subs	r2, r2, r3
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004d24:	4b0c      	ldr	r3, [pc, #48]	; (8004d58 <prvHeapInit+0xb4>)
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	4a0a      	ldr	r2, [pc, #40]	; (8004d5c <prvHeapInit+0xb8>)
 8004d32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	4a09      	ldr	r2, [pc, #36]	; (8004d60 <prvHeapInit+0xbc>)
 8004d3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004d3c:	4b09      	ldr	r3, [pc, #36]	; (8004d64 <prvHeapInit+0xc0>)
 8004d3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004d42:	601a      	str	r2, [r3, #0]
}
 8004d44:	bf00      	nop
 8004d46:	3714      	adds	r7, #20
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	20000f24 	.word	0x20000f24
 8004d54:	20004b24 	.word	0x20004b24
 8004d58:	20004b2c 	.word	0x20004b2c
 8004d5c:	20004b34 	.word	0x20004b34
 8004d60:	20004b30 	.word	0x20004b30
 8004d64:	20004b40 	.word	0x20004b40

08004d68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004d70:	4b28      	ldr	r3, [pc, #160]	; (8004e14 <prvInsertBlockIntoFreeList+0xac>)
 8004d72:	60fb      	str	r3, [r7, #12]
 8004d74:	e002      	b.n	8004d7c <prvInsertBlockIntoFreeList+0x14>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	60fb      	str	r3, [r7, #12]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	d8f7      	bhi.n	8004d76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	4413      	add	r3, r2
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d108      	bne.n	8004daa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	441a      	add	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	441a      	add	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	429a      	cmp	r2, r3
 8004dbc:	d118      	bne.n	8004df0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	4b15      	ldr	r3, [pc, #84]	; (8004e18 <prvInsertBlockIntoFreeList+0xb0>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d00d      	beq.n	8004de6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685a      	ldr	r2, [r3, #4]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	441a      	add	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	601a      	str	r2, [r3, #0]
 8004de4:	e008      	b.n	8004df8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004de6:	4b0c      	ldr	r3, [pc, #48]	; (8004e18 <prvInsertBlockIntoFreeList+0xb0>)
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	e003      	b.n	8004df8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d002      	beq.n	8004e06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e06:	bf00      	nop
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop
 8004e14:	20004b24 	.word	0x20004b24
 8004e18:	20004b2c 	.word	0x20004b2c

08004e1c <__errno>:
 8004e1c:	4b01      	ldr	r3, [pc, #4]	; (8004e24 <__errno+0x8>)
 8004e1e:	6818      	ldr	r0, [r3, #0]
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	20000010 	.word	0x20000010

08004e28 <std>:
 8004e28:	2300      	movs	r3, #0
 8004e2a:	b510      	push	{r4, lr}
 8004e2c:	4604      	mov	r4, r0
 8004e2e:	e9c0 3300 	strd	r3, r3, [r0]
 8004e32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e36:	6083      	str	r3, [r0, #8]
 8004e38:	8181      	strh	r1, [r0, #12]
 8004e3a:	6643      	str	r3, [r0, #100]	; 0x64
 8004e3c:	81c2      	strh	r2, [r0, #14]
 8004e3e:	6183      	str	r3, [r0, #24]
 8004e40:	4619      	mov	r1, r3
 8004e42:	2208      	movs	r2, #8
 8004e44:	305c      	adds	r0, #92	; 0x5c
 8004e46:	f000 f91a 	bl	800507e <memset>
 8004e4a:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <std+0x38>)
 8004e4c:	6263      	str	r3, [r4, #36]	; 0x24
 8004e4e:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <std+0x3c>)
 8004e50:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e52:	4b05      	ldr	r3, [pc, #20]	; (8004e68 <std+0x40>)
 8004e54:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e56:	4b05      	ldr	r3, [pc, #20]	; (8004e6c <std+0x44>)
 8004e58:	6224      	str	r4, [r4, #32]
 8004e5a:	6323      	str	r3, [r4, #48]	; 0x30
 8004e5c:	bd10      	pop	{r4, pc}
 8004e5e:	bf00      	nop
 8004e60:	080052dd 	.word	0x080052dd
 8004e64:	080052ff 	.word	0x080052ff
 8004e68:	08005337 	.word	0x08005337
 8004e6c:	0800535b 	.word	0x0800535b

08004e70 <_cleanup_r>:
 8004e70:	4901      	ldr	r1, [pc, #4]	; (8004e78 <_cleanup_r+0x8>)
 8004e72:	f000 b8af 	b.w	8004fd4 <_fwalk_reent>
 8004e76:	bf00      	nop
 8004e78:	080054b5 	.word	0x080054b5

08004e7c <__sfmoreglue>:
 8004e7c:	b570      	push	{r4, r5, r6, lr}
 8004e7e:	2268      	movs	r2, #104	; 0x68
 8004e80:	1e4d      	subs	r5, r1, #1
 8004e82:	4355      	muls	r5, r2
 8004e84:	460e      	mov	r6, r1
 8004e86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e8a:	f000 f921 	bl	80050d0 <_malloc_r>
 8004e8e:	4604      	mov	r4, r0
 8004e90:	b140      	cbz	r0, 8004ea4 <__sfmoreglue+0x28>
 8004e92:	2100      	movs	r1, #0
 8004e94:	e9c0 1600 	strd	r1, r6, [r0]
 8004e98:	300c      	adds	r0, #12
 8004e9a:	60a0      	str	r0, [r4, #8]
 8004e9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004ea0:	f000 f8ed 	bl	800507e <memset>
 8004ea4:	4620      	mov	r0, r4
 8004ea6:	bd70      	pop	{r4, r5, r6, pc}

08004ea8 <__sfp_lock_acquire>:
 8004ea8:	4801      	ldr	r0, [pc, #4]	; (8004eb0 <__sfp_lock_acquire+0x8>)
 8004eaa:	f000 b8d8 	b.w	800505e <__retarget_lock_acquire_recursive>
 8004eae:	bf00      	nop
 8004eb0:	20004b45 	.word	0x20004b45

08004eb4 <__sfp_lock_release>:
 8004eb4:	4801      	ldr	r0, [pc, #4]	; (8004ebc <__sfp_lock_release+0x8>)
 8004eb6:	f000 b8d3 	b.w	8005060 <__retarget_lock_release_recursive>
 8004eba:	bf00      	nop
 8004ebc:	20004b45 	.word	0x20004b45

08004ec0 <__sinit_lock_acquire>:
 8004ec0:	4801      	ldr	r0, [pc, #4]	; (8004ec8 <__sinit_lock_acquire+0x8>)
 8004ec2:	f000 b8cc 	b.w	800505e <__retarget_lock_acquire_recursive>
 8004ec6:	bf00      	nop
 8004ec8:	20004b46 	.word	0x20004b46

08004ecc <__sinit_lock_release>:
 8004ecc:	4801      	ldr	r0, [pc, #4]	; (8004ed4 <__sinit_lock_release+0x8>)
 8004ece:	f000 b8c7 	b.w	8005060 <__retarget_lock_release_recursive>
 8004ed2:	bf00      	nop
 8004ed4:	20004b46 	.word	0x20004b46

08004ed8 <__sinit>:
 8004ed8:	b510      	push	{r4, lr}
 8004eda:	4604      	mov	r4, r0
 8004edc:	f7ff fff0 	bl	8004ec0 <__sinit_lock_acquire>
 8004ee0:	69a3      	ldr	r3, [r4, #24]
 8004ee2:	b11b      	cbz	r3, 8004eec <__sinit+0x14>
 8004ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ee8:	f7ff bff0 	b.w	8004ecc <__sinit_lock_release>
 8004eec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004ef0:	6523      	str	r3, [r4, #80]	; 0x50
 8004ef2:	4b13      	ldr	r3, [pc, #76]	; (8004f40 <__sinit+0x68>)
 8004ef4:	4a13      	ldr	r2, [pc, #76]	; (8004f44 <__sinit+0x6c>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	62a2      	str	r2, [r4, #40]	; 0x28
 8004efa:	42a3      	cmp	r3, r4
 8004efc:	bf04      	itt	eq
 8004efe:	2301      	moveq	r3, #1
 8004f00:	61a3      	streq	r3, [r4, #24]
 8004f02:	4620      	mov	r0, r4
 8004f04:	f000 f820 	bl	8004f48 <__sfp>
 8004f08:	6060      	str	r0, [r4, #4]
 8004f0a:	4620      	mov	r0, r4
 8004f0c:	f000 f81c 	bl	8004f48 <__sfp>
 8004f10:	60a0      	str	r0, [r4, #8]
 8004f12:	4620      	mov	r0, r4
 8004f14:	f000 f818 	bl	8004f48 <__sfp>
 8004f18:	2200      	movs	r2, #0
 8004f1a:	60e0      	str	r0, [r4, #12]
 8004f1c:	2104      	movs	r1, #4
 8004f1e:	6860      	ldr	r0, [r4, #4]
 8004f20:	f7ff ff82 	bl	8004e28 <std>
 8004f24:	68a0      	ldr	r0, [r4, #8]
 8004f26:	2201      	movs	r2, #1
 8004f28:	2109      	movs	r1, #9
 8004f2a:	f7ff ff7d 	bl	8004e28 <std>
 8004f2e:	68e0      	ldr	r0, [r4, #12]
 8004f30:	2202      	movs	r2, #2
 8004f32:	2112      	movs	r1, #18
 8004f34:	f7ff ff78 	bl	8004e28 <std>
 8004f38:	2301      	movs	r3, #1
 8004f3a:	61a3      	str	r3, [r4, #24]
 8004f3c:	e7d2      	b.n	8004ee4 <__sinit+0xc>
 8004f3e:	bf00      	nop
 8004f40:	08005fb4 	.word	0x08005fb4
 8004f44:	08004e71 	.word	0x08004e71

08004f48 <__sfp>:
 8004f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f4a:	4607      	mov	r7, r0
 8004f4c:	f7ff ffac 	bl	8004ea8 <__sfp_lock_acquire>
 8004f50:	4b1e      	ldr	r3, [pc, #120]	; (8004fcc <__sfp+0x84>)
 8004f52:	681e      	ldr	r6, [r3, #0]
 8004f54:	69b3      	ldr	r3, [r6, #24]
 8004f56:	b913      	cbnz	r3, 8004f5e <__sfp+0x16>
 8004f58:	4630      	mov	r0, r6
 8004f5a:	f7ff ffbd 	bl	8004ed8 <__sinit>
 8004f5e:	3648      	adds	r6, #72	; 0x48
 8004f60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004f64:	3b01      	subs	r3, #1
 8004f66:	d503      	bpl.n	8004f70 <__sfp+0x28>
 8004f68:	6833      	ldr	r3, [r6, #0]
 8004f6a:	b30b      	cbz	r3, 8004fb0 <__sfp+0x68>
 8004f6c:	6836      	ldr	r6, [r6, #0]
 8004f6e:	e7f7      	b.n	8004f60 <__sfp+0x18>
 8004f70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004f74:	b9d5      	cbnz	r5, 8004fac <__sfp+0x64>
 8004f76:	4b16      	ldr	r3, [pc, #88]	; (8004fd0 <__sfp+0x88>)
 8004f78:	60e3      	str	r3, [r4, #12]
 8004f7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004f7e:	6665      	str	r5, [r4, #100]	; 0x64
 8004f80:	f000 f86c 	bl	800505c <__retarget_lock_init_recursive>
 8004f84:	f7ff ff96 	bl	8004eb4 <__sfp_lock_release>
 8004f88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004f8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004f90:	6025      	str	r5, [r4, #0]
 8004f92:	61a5      	str	r5, [r4, #24]
 8004f94:	2208      	movs	r2, #8
 8004f96:	4629      	mov	r1, r5
 8004f98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f9c:	f000 f86f 	bl	800507e <memset>
 8004fa0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004fa4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004fa8:	4620      	mov	r0, r4
 8004faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fac:	3468      	adds	r4, #104	; 0x68
 8004fae:	e7d9      	b.n	8004f64 <__sfp+0x1c>
 8004fb0:	2104      	movs	r1, #4
 8004fb2:	4638      	mov	r0, r7
 8004fb4:	f7ff ff62 	bl	8004e7c <__sfmoreglue>
 8004fb8:	4604      	mov	r4, r0
 8004fba:	6030      	str	r0, [r6, #0]
 8004fbc:	2800      	cmp	r0, #0
 8004fbe:	d1d5      	bne.n	8004f6c <__sfp+0x24>
 8004fc0:	f7ff ff78 	bl	8004eb4 <__sfp_lock_release>
 8004fc4:	230c      	movs	r3, #12
 8004fc6:	603b      	str	r3, [r7, #0]
 8004fc8:	e7ee      	b.n	8004fa8 <__sfp+0x60>
 8004fca:	bf00      	nop
 8004fcc:	08005fb4 	.word	0x08005fb4
 8004fd0:	ffff0001 	.word	0xffff0001

08004fd4 <_fwalk_reent>:
 8004fd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fd8:	4606      	mov	r6, r0
 8004fda:	4688      	mov	r8, r1
 8004fdc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004fe0:	2700      	movs	r7, #0
 8004fe2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fe6:	f1b9 0901 	subs.w	r9, r9, #1
 8004fea:	d505      	bpl.n	8004ff8 <_fwalk_reent+0x24>
 8004fec:	6824      	ldr	r4, [r4, #0]
 8004fee:	2c00      	cmp	r4, #0
 8004ff0:	d1f7      	bne.n	8004fe2 <_fwalk_reent+0xe>
 8004ff2:	4638      	mov	r0, r7
 8004ff4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ff8:	89ab      	ldrh	r3, [r5, #12]
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d907      	bls.n	800500e <_fwalk_reent+0x3a>
 8004ffe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005002:	3301      	adds	r3, #1
 8005004:	d003      	beq.n	800500e <_fwalk_reent+0x3a>
 8005006:	4629      	mov	r1, r5
 8005008:	4630      	mov	r0, r6
 800500a:	47c0      	blx	r8
 800500c:	4307      	orrs	r7, r0
 800500e:	3568      	adds	r5, #104	; 0x68
 8005010:	e7e9      	b.n	8004fe6 <_fwalk_reent+0x12>
	...

08005014 <__libc_init_array>:
 8005014:	b570      	push	{r4, r5, r6, lr}
 8005016:	4d0d      	ldr	r5, [pc, #52]	; (800504c <__libc_init_array+0x38>)
 8005018:	4c0d      	ldr	r4, [pc, #52]	; (8005050 <__libc_init_array+0x3c>)
 800501a:	1b64      	subs	r4, r4, r5
 800501c:	10a4      	asrs	r4, r4, #2
 800501e:	2600      	movs	r6, #0
 8005020:	42a6      	cmp	r6, r4
 8005022:	d109      	bne.n	8005038 <__libc_init_array+0x24>
 8005024:	4d0b      	ldr	r5, [pc, #44]	; (8005054 <__libc_init_array+0x40>)
 8005026:	4c0c      	ldr	r4, [pc, #48]	; (8005058 <__libc_init_array+0x44>)
 8005028:	f000 ff32 	bl	8005e90 <_init>
 800502c:	1b64      	subs	r4, r4, r5
 800502e:	10a4      	asrs	r4, r4, #2
 8005030:	2600      	movs	r6, #0
 8005032:	42a6      	cmp	r6, r4
 8005034:	d105      	bne.n	8005042 <__libc_init_array+0x2e>
 8005036:	bd70      	pop	{r4, r5, r6, pc}
 8005038:	f855 3b04 	ldr.w	r3, [r5], #4
 800503c:	4798      	blx	r3
 800503e:	3601      	adds	r6, #1
 8005040:	e7ee      	b.n	8005020 <__libc_init_array+0xc>
 8005042:	f855 3b04 	ldr.w	r3, [r5], #4
 8005046:	4798      	blx	r3
 8005048:	3601      	adds	r6, #1
 800504a:	e7f2      	b.n	8005032 <__libc_init_array+0x1e>
 800504c:	08005ff4 	.word	0x08005ff4
 8005050:	08005ff4 	.word	0x08005ff4
 8005054:	08005ff4 	.word	0x08005ff4
 8005058:	08005ff8 	.word	0x08005ff8

0800505c <__retarget_lock_init_recursive>:
 800505c:	4770      	bx	lr

0800505e <__retarget_lock_acquire_recursive>:
 800505e:	4770      	bx	lr

08005060 <__retarget_lock_release_recursive>:
 8005060:	4770      	bx	lr

08005062 <memcpy>:
 8005062:	440a      	add	r2, r1
 8005064:	4291      	cmp	r1, r2
 8005066:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800506a:	d100      	bne.n	800506e <memcpy+0xc>
 800506c:	4770      	bx	lr
 800506e:	b510      	push	{r4, lr}
 8005070:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005074:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005078:	4291      	cmp	r1, r2
 800507a:	d1f9      	bne.n	8005070 <memcpy+0xe>
 800507c:	bd10      	pop	{r4, pc}

0800507e <memset>:
 800507e:	4402      	add	r2, r0
 8005080:	4603      	mov	r3, r0
 8005082:	4293      	cmp	r3, r2
 8005084:	d100      	bne.n	8005088 <memset+0xa>
 8005086:	4770      	bx	lr
 8005088:	f803 1b01 	strb.w	r1, [r3], #1
 800508c:	e7f9      	b.n	8005082 <memset+0x4>
	...

08005090 <sbrk_aligned>:
 8005090:	b570      	push	{r4, r5, r6, lr}
 8005092:	4e0e      	ldr	r6, [pc, #56]	; (80050cc <sbrk_aligned+0x3c>)
 8005094:	460c      	mov	r4, r1
 8005096:	6831      	ldr	r1, [r6, #0]
 8005098:	4605      	mov	r5, r0
 800509a:	b911      	cbnz	r1, 80050a2 <sbrk_aligned+0x12>
 800509c:	f000 f90e 	bl	80052bc <_sbrk_r>
 80050a0:	6030      	str	r0, [r6, #0]
 80050a2:	4621      	mov	r1, r4
 80050a4:	4628      	mov	r0, r5
 80050a6:	f000 f909 	bl	80052bc <_sbrk_r>
 80050aa:	1c43      	adds	r3, r0, #1
 80050ac:	d00a      	beq.n	80050c4 <sbrk_aligned+0x34>
 80050ae:	1cc4      	adds	r4, r0, #3
 80050b0:	f024 0403 	bic.w	r4, r4, #3
 80050b4:	42a0      	cmp	r0, r4
 80050b6:	d007      	beq.n	80050c8 <sbrk_aligned+0x38>
 80050b8:	1a21      	subs	r1, r4, r0
 80050ba:	4628      	mov	r0, r5
 80050bc:	f000 f8fe 	bl	80052bc <_sbrk_r>
 80050c0:	3001      	adds	r0, #1
 80050c2:	d101      	bne.n	80050c8 <sbrk_aligned+0x38>
 80050c4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80050c8:	4620      	mov	r0, r4
 80050ca:	bd70      	pop	{r4, r5, r6, pc}
 80050cc:	20004b4c 	.word	0x20004b4c

080050d0 <_malloc_r>:
 80050d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050d4:	1ccd      	adds	r5, r1, #3
 80050d6:	f025 0503 	bic.w	r5, r5, #3
 80050da:	3508      	adds	r5, #8
 80050dc:	2d0c      	cmp	r5, #12
 80050de:	bf38      	it	cc
 80050e0:	250c      	movcc	r5, #12
 80050e2:	2d00      	cmp	r5, #0
 80050e4:	4607      	mov	r7, r0
 80050e6:	db01      	blt.n	80050ec <_malloc_r+0x1c>
 80050e8:	42a9      	cmp	r1, r5
 80050ea:	d905      	bls.n	80050f8 <_malloc_r+0x28>
 80050ec:	230c      	movs	r3, #12
 80050ee:	603b      	str	r3, [r7, #0]
 80050f0:	2600      	movs	r6, #0
 80050f2:	4630      	mov	r0, r6
 80050f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050f8:	4e2e      	ldr	r6, [pc, #184]	; (80051b4 <_malloc_r+0xe4>)
 80050fa:	f000 fa29 	bl	8005550 <__malloc_lock>
 80050fe:	6833      	ldr	r3, [r6, #0]
 8005100:	461c      	mov	r4, r3
 8005102:	bb34      	cbnz	r4, 8005152 <_malloc_r+0x82>
 8005104:	4629      	mov	r1, r5
 8005106:	4638      	mov	r0, r7
 8005108:	f7ff ffc2 	bl	8005090 <sbrk_aligned>
 800510c:	1c43      	adds	r3, r0, #1
 800510e:	4604      	mov	r4, r0
 8005110:	d14d      	bne.n	80051ae <_malloc_r+0xde>
 8005112:	6834      	ldr	r4, [r6, #0]
 8005114:	4626      	mov	r6, r4
 8005116:	2e00      	cmp	r6, #0
 8005118:	d140      	bne.n	800519c <_malloc_r+0xcc>
 800511a:	6823      	ldr	r3, [r4, #0]
 800511c:	4631      	mov	r1, r6
 800511e:	4638      	mov	r0, r7
 8005120:	eb04 0803 	add.w	r8, r4, r3
 8005124:	f000 f8ca 	bl	80052bc <_sbrk_r>
 8005128:	4580      	cmp	r8, r0
 800512a:	d13a      	bne.n	80051a2 <_malloc_r+0xd2>
 800512c:	6821      	ldr	r1, [r4, #0]
 800512e:	3503      	adds	r5, #3
 8005130:	1a6d      	subs	r5, r5, r1
 8005132:	f025 0503 	bic.w	r5, r5, #3
 8005136:	3508      	adds	r5, #8
 8005138:	2d0c      	cmp	r5, #12
 800513a:	bf38      	it	cc
 800513c:	250c      	movcc	r5, #12
 800513e:	4629      	mov	r1, r5
 8005140:	4638      	mov	r0, r7
 8005142:	f7ff ffa5 	bl	8005090 <sbrk_aligned>
 8005146:	3001      	adds	r0, #1
 8005148:	d02b      	beq.n	80051a2 <_malloc_r+0xd2>
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	442b      	add	r3, r5
 800514e:	6023      	str	r3, [r4, #0]
 8005150:	e00e      	b.n	8005170 <_malloc_r+0xa0>
 8005152:	6822      	ldr	r2, [r4, #0]
 8005154:	1b52      	subs	r2, r2, r5
 8005156:	d41e      	bmi.n	8005196 <_malloc_r+0xc6>
 8005158:	2a0b      	cmp	r2, #11
 800515a:	d916      	bls.n	800518a <_malloc_r+0xba>
 800515c:	1961      	adds	r1, r4, r5
 800515e:	42a3      	cmp	r3, r4
 8005160:	6025      	str	r5, [r4, #0]
 8005162:	bf18      	it	ne
 8005164:	6059      	strne	r1, [r3, #4]
 8005166:	6863      	ldr	r3, [r4, #4]
 8005168:	bf08      	it	eq
 800516a:	6031      	streq	r1, [r6, #0]
 800516c:	5162      	str	r2, [r4, r5]
 800516e:	604b      	str	r3, [r1, #4]
 8005170:	4638      	mov	r0, r7
 8005172:	f104 060b 	add.w	r6, r4, #11
 8005176:	f000 f9f1 	bl	800555c <__malloc_unlock>
 800517a:	f026 0607 	bic.w	r6, r6, #7
 800517e:	1d23      	adds	r3, r4, #4
 8005180:	1af2      	subs	r2, r6, r3
 8005182:	d0b6      	beq.n	80050f2 <_malloc_r+0x22>
 8005184:	1b9b      	subs	r3, r3, r6
 8005186:	50a3      	str	r3, [r4, r2]
 8005188:	e7b3      	b.n	80050f2 <_malloc_r+0x22>
 800518a:	6862      	ldr	r2, [r4, #4]
 800518c:	42a3      	cmp	r3, r4
 800518e:	bf0c      	ite	eq
 8005190:	6032      	streq	r2, [r6, #0]
 8005192:	605a      	strne	r2, [r3, #4]
 8005194:	e7ec      	b.n	8005170 <_malloc_r+0xa0>
 8005196:	4623      	mov	r3, r4
 8005198:	6864      	ldr	r4, [r4, #4]
 800519a:	e7b2      	b.n	8005102 <_malloc_r+0x32>
 800519c:	4634      	mov	r4, r6
 800519e:	6876      	ldr	r6, [r6, #4]
 80051a0:	e7b9      	b.n	8005116 <_malloc_r+0x46>
 80051a2:	230c      	movs	r3, #12
 80051a4:	603b      	str	r3, [r7, #0]
 80051a6:	4638      	mov	r0, r7
 80051a8:	f000 f9d8 	bl	800555c <__malloc_unlock>
 80051ac:	e7a1      	b.n	80050f2 <_malloc_r+0x22>
 80051ae:	6025      	str	r5, [r4, #0]
 80051b0:	e7de      	b.n	8005170 <_malloc_r+0xa0>
 80051b2:	bf00      	nop
 80051b4:	20004b48 	.word	0x20004b48

080051b8 <iprintf>:
 80051b8:	b40f      	push	{r0, r1, r2, r3}
 80051ba:	4b0a      	ldr	r3, [pc, #40]	; (80051e4 <iprintf+0x2c>)
 80051bc:	b513      	push	{r0, r1, r4, lr}
 80051be:	681c      	ldr	r4, [r3, #0]
 80051c0:	b124      	cbz	r4, 80051cc <iprintf+0x14>
 80051c2:	69a3      	ldr	r3, [r4, #24]
 80051c4:	b913      	cbnz	r3, 80051cc <iprintf+0x14>
 80051c6:	4620      	mov	r0, r4
 80051c8:	f7ff fe86 	bl	8004ed8 <__sinit>
 80051cc:	ab05      	add	r3, sp, #20
 80051ce:	9a04      	ldr	r2, [sp, #16]
 80051d0:	68a1      	ldr	r1, [r4, #8]
 80051d2:	9301      	str	r3, [sp, #4]
 80051d4:	4620      	mov	r0, r4
 80051d6:	f000 fa3d 	bl	8005654 <_vfiprintf_r>
 80051da:	b002      	add	sp, #8
 80051dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051e0:	b004      	add	sp, #16
 80051e2:	4770      	bx	lr
 80051e4:	20000010 	.word	0x20000010

080051e8 <cleanup_glue>:
 80051e8:	b538      	push	{r3, r4, r5, lr}
 80051ea:	460c      	mov	r4, r1
 80051ec:	6809      	ldr	r1, [r1, #0]
 80051ee:	4605      	mov	r5, r0
 80051f0:	b109      	cbz	r1, 80051f6 <cleanup_glue+0xe>
 80051f2:	f7ff fff9 	bl	80051e8 <cleanup_glue>
 80051f6:	4621      	mov	r1, r4
 80051f8:	4628      	mov	r0, r5
 80051fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051fe:	f000 b9b3 	b.w	8005568 <_free_r>
	...

08005204 <_reclaim_reent>:
 8005204:	4b2c      	ldr	r3, [pc, #176]	; (80052b8 <_reclaim_reent+0xb4>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4283      	cmp	r3, r0
 800520a:	b570      	push	{r4, r5, r6, lr}
 800520c:	4604      	mov	r4, r0
 800520e:	d051      	beq.n	80052b4 <_reclaim_reent+0xb0>
 8005210:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005212:	b143      	cbz	r3, 8005226 <_reclaim_reent+0x22>
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d14a      	bne.n	80052b0 <_reclaim_reent+0xac>
 800521a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800521c:	6819      	ldr	r1, [r3, #0]
 800521e:	b111      	cbz	r1, 8005226 <_reclaim_reent+0x22>
 8005220:	4620      	mov	r0, r4
 8005222:	f000 f9a1 	bl	8005568 <_free_r>
 8005226:	6961      	ldr	r1, [r4, #20]
 8005228:	b111      	cbz	r1, 8005230 <_reclaim_reent+0x2c>
 800522a:	4620      	mov	r0, r4
 800522c:	f000 f99c 	bl	8005568 <_free_r>
 8005230:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005232:	b111      	cbz	r1, 800523a <_reclaim_reent+0x36>
 8005234:	4620      	mov	r0, r4
 8005236:	f000 f997 	bl	8005568 <_free_r>
 800523a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800523c:	b111      	cbz	r1, 8005244 <_reclaim_reent+0x40>
 800523e:	4620      	mov	r0, r4
 8005240:	f000 f992 	bl	8005568 <_free_r>
 8005244:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005246:	b111      	cbz	r1, 800524e <_reclaim_reent+0x4a>
 8005248:	4620      	mov	r0, r4
 800524a:	f000 f98d 	bl	8005568 <_free_r>
 800524e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005250:	b111      	cbz	r1, 8005258 <_reclaim_reent+0x54>
 8005252:	4620      	mov	r0, r4
 8005254:	f000 f988 	bl	8005568 <_free_r>
 8005258:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800525a:	b111      	cbz	r1, 8005262 <_reclaim_reent+0x5e>
 800525c:	4620      	mov	r0, r4
 800525e:	f000 f983 	bl	8005568 <_free_r>
 8005262:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005264:	b111      	cbz	r1, 800526c <_reclaim_reent+0x68>
 8005266:	4620      	mov	r0, r4
 8005268:	f000 f97e 	bl	8005568 <_free_r>
 800526c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800526e:	b111      	cbz	r1, 8005276 <_reclaim_reent+0x72>
 8005270:	4620      	mov	r0, r4
 8005272:	f000 f979 	bl	8005568 <_free_r>
 8005276:	69a3      	ldr	r3, [r4, #24]
 8005278:	b1e3      	cbz	r3, 80052b4 <_reclaim_reent+0xb0>
 800527a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800527c:	4620      	mov	r0, r4
 800527e:	4798      	blx	r3
 8005280:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005282:	b1b9      	cbz	r1, 80052b4 <_reclaim_reent+0xb0>
 8005284:	4620      	mov	r0, r4
 8005286:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800528a:	f7ff bfad 	b.w	80051e8 <cleanup_glue>
 800528e:	5949      	ldr	r1, [r1, r5]
 8005290:	b941      	cbnz	r1, 80052a4 <_reclaim_reent+0xa0>
 8005292:	3504      	adds	r5, #4
 8005294:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005296:	2d80      	cmp	r5, #128	; 0x80
 8005298:	68d9      	ldr	r1, [r3, #12]
 800529a:	d1f8      	bne.n	800528e <_reclaim_reent+0x8a>
 800529c:	4620      	mov	r0, r4
 800529e:	f000 f963 	bl	8005568 <_free_r>
 80052a2:	e7ba      	b.n	800521a <_reclaim_reent+0x16>
 80052a4:	680e      	ldr	r6, [r1, #0]
 80052a6:	4620      	mov	r0, r4
 80052a8:	f000 f95e 	bl	8005568 <_free_r>
 80052ac:	4631      	mov	r1, r6
 80052ae:	e7ef      	b.n	8005290 <_reclaim_reent+0x8c>
 80052b0:	2500      	movs	r5, #0
 80052b2:	e7ef      	b.n	8005294 <_reclaim_reent+0x90>
 80052b4:	bd70      	pop	{r4, r5, r6, pc}
 80052b6:	bf00      	nop
 80052b8:	20000010 	.word	0x20000010

080052bc <_sbrk_r>:
 80052bc:	b538      	push	{r3, r4, r5, lr}
 80052be:	4d06      	ldr	r5, [pc, #24]	; (80052d8 <_sbrk_r+0x1c>)
 80052c0:	2300      	movs	r3, #0
 80052c2:	4604      	mov	r4, r0
 80052c4:	4608      	mov	r0, r1
 80052c6:	602b      	str	r3, [r5, #0]
 80052c8:	f7fb fc26 	bl	8000b18 <_sbrk>
 80052cc:	1c43      	adds	r3, r0, #1
 80052ce:	d102      	bne.n	80052d6 <_sbrk_r+0x1a>
 80052d0:	682b      	ldr	r3, [r5, #0]
 80052d2:	b103      	cbz	r3, 80052d6 <_sbrk_r+0x1a>
 80052d4:	6023      	str	r3, [r4, #0]
 80052d6:	bd38      	pop	{r3, r4, r5, pc}
 80052d8:	20004b50 	.word	0x20004b50

080052dc <__sread>:
 80052dc:	b510      	push	{r4, lr}
 80052de:	460c      	mov	r4, r1
 80052e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052e4:	f000 fc7a 	bl	8005bdc <_read_r>
 80052e8:	2800      	cmp	r0, #0
 80052ea:	bfab      	itete	ge
 80052ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80052ee:	89a3      	ldrhlt	r3, [r4, #12]
 80052f0:	181b      	addge	r3, r3, r0
 80052f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052f6:	bfac      	ite	ge
 80052f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80052fa:	81a3      	strhlt	r3, [r4, #12]
 80052fc:	bd10      	pop	{r4, pc}

080052fe <__swrite>:
 80052fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005302:	461f      	mov	r7, r3
 8005304:	898b      	ldrh	r3, [r1, #12]
 8005306:	05db      	lsls	r3, r3, #23
 8005308:	4605      	mov	r5, r0
 800530a:	460c      	mov	r4, r1
 800530c:	4616      	mov	r6, r2
 800530e:	d505      	bpl.n	800531c <__swrite+0x1e>
 8005310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005314:	2302      	movs	r3, #2
 8005316:	2200      	movs	r2, #0
 8005318:	f000 f908 	bl	800552c <_lseek_r>
 800531c:	89a3      	ldrh	r3, [r4, #12]
 800531e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005322:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005326:	81a3      	strh	r3, [r4, #12]
 8005328:	4632      	mov	r2, r6
 800532a:	463b      	mov	r3, r7
 800532c:	4628      	mov	r0, r5
 800532e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005332:	f000 b817 	b.w	8005364 <_write_r>

08005336 <__sseek>:
 8005336:	b510      	push	{r4, lr}
 8005338:	460c      	mov	r4, r1
 800533a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800533e:	f000 f8f5 	bl	800552c <_lseek_r>
 8005342:	1c43      	adds	r3, r0, #1
 8005344:	89a3      	ldrh	r3, [r4, #12]
 8005346:	bf15      	itete	ne
 8005348:	6560      	strne	r0, [r4, #84]	; 0x54
 800534a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800534e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005352:	81a3      	strheq	r3, [r4, #12]
 8005354:	bf18      	it	ne
 8005356:	81a3      	strhne	r3, [r4, #12]
 8005358:	bd10      	pop	{r4, pc}

0800535a <__sclose>:
 800535a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800535e:	f000 b813 	b.w	8005388 <_close_r>
	...

08005364 <_write_r>:
 8005364:	b538      	push	{r3, r4, r5, lr}
 8005366:	4d07      	ldr	r5, [pc, #28]	; (8005384 <_write_r+0x20>)
 8005368:	4604      	mov	r4, r0
 800536a:	4608      	mov	r0, r1
 800536c:	4611      	mov	r1, r2
 800536e:	2200      	movs	r2, #0
 8005370:	602a      	str	r2, [r5, #0]
 8005372:	461a      	mov	r2, r3
 8005374:	f7fb fb7f 	bl	8000a76 <_write>
 8005378:	1c43      	adds	r3, r0, #1
 800537a:	d102      	bne.n	8005382 <_write_r+0x1e>
 800537c:	682b      	ldr	r3, [r5, #0]
 800537e:	b103      	cbz	r3, 8005382 <_write_r+0x1e>
 8005380:	6023      	str	r3, [r4, #0]
 8005382:	bd38      	pop	{r3, r4, r5, pc}
 8005384:	20004b50 	.word	0x20004b50

08005388 <_close_r>:
 8005388:	b538      	push	{r3, r4, r5, lr}
 800538a:	4d06      	ldr	r5, [pc, #24]	; (80053a4 <_close_r+0x1c>)
 800538c:	2300      	movs	r3, #0
 800538e:	4604      	mov	r4, r0
 8005390:	4608      	mov	r0, r1
 8005392:	602b      	str	r3, [r5, #0]
 8005394:	f7fb fb8b 	bl	8000aae <_close>
 8005398:	1c43      	adds	r3, r0, #1
 800539a:	d102      	bne.n	80053a2 <_close_r+0x1a>
 800539c:	682b      	ldr	r3, [r5, #0]
 800539e:	b103      	cbz	r3, 80053a2 <_close_r+0x1a>
 80053a0:	6023      	str	r3, [r4, #0]
 80053a2:	bd38      	pop	{r3, r4, r5, pc}
 80053a4:	20004b50 	.word	0x20004b50

080053a8 <__sflush_r>:
 80053a8:	898a      	ldrh	r2, [r1, #12]
 80053aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053ae:	4605      	mov	r5, r0
 80053b0:	0710      	lsls	r0, r2, #28
 80053b2:	460c      	mov	r4, r1
 80053b4:	d458      	bmi.n	8005468 <__sflush_r+0xc0>
 80053b6:	684b      	ldr	r3, [r1, #4]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	dc05      	bgt.n	80053c8 <__sflush_r+0x20>
 80053bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80053be:	2b00      	cmp	r3, #0
 80053c0:	dc02      	bgt.n	80053c8 <__sflush_r+0x20>
 80053c2:	2000      	movs	r0, #0
 80053c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80053ca:	2e00      	cmp	r6, #0
 80053cc:	d0f9      	beq.n	80053c2 <__sflush_r+0x1a>
 80053ce:	2300      	movs	r3, #0
 80053d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80053d4:	682f      	ldr	r7, [r5, #0]
 80053d6:	602b      	str	r3, [r5, #0]
 80053d8:	d032      	beq.n	8005440 <__sflush_r+0x98>
 80053da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80053dc:	89a3      	ldrh	r3, [r4, #12]
 80053de:	075a      	lsls	r2, r3, #29
 80053e0:	d505      	bpl.n	80053ee <__sflush_r+0x46>
 80053e2:	6863      	ldr	r3, [r4, #4]
 80053e4:	1ac0      	subs	r0, r0, r3
 80053e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80053e8:	b10b      	cbz	r3, 80053ee <__sflush_r+0x46>
 80053ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053ec:	1ac0      	subs	r0, r0, r3
 80053ee:	2300      	movs	r3, #0
 80053f0:	4602      	mov	r2, r0
 80053f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80053f4:	6a21      	ldr	r1, [r4, #32]
 80053f6:	4628      	mov	r0, r5
 80053f8:	47b0      	blx	r6
 80053fa:	1c43      	adds	r3, r0, #1
 80053fc:	89a3      	ldrh	r3, [r4, #12]
 80053fe:	d106      	bne.n	800540e <__sflush_r+0x66>
 8005400:	6829      	ldr	r1, [r5, #0]
 8005402:	291d      	cmp	r1, #29
 8005404:	d82c      	bhi.n	8005460 <__sflush_r+0xb8>
 8005406:	4a2a      	ldr	r2, [pc, #168]	; (80054b0 <__sflush_r+0x108>)
 8005408:	40ca      	lsrs	r2, r1
 800540a:	07d6      	lsls	r6, r2, #31
 800540c:	d528      	bpl.n	8005460 <__sflush_r+0xb8>
 800540e:	2200      	movs	r2, #0
 8005410:	6062      	str	r2, [r4, #4]
 8005412:	04d9      	lsls	r1, r3, #19
 8005414:	6922      	ldr	r2, [r4, #16]
 8005416:	6022      	str	r2, [r4, #0]
 8005418:	d504      	bpl.n	8005424 <__sflush_r+0x7c>
 800541a:	1c42      	adds	r2, r0, #1
 800541c:	d101      	bne.n	8005422 <__sflush_r+0x7a>
 800541e:	682b      	ldr	r3, [r5, #0]
 8005420:	b903      	cbnz	r3, 8005424 <__sflush_r+0x7c>
 8005422:	6560      	str	r0, [r4, #84]	; 0x54
 8005424:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005426:	602f      	str	r7, [r5, #0]
 8005428:	2900      	cmp	r1, #0
 800542a:	d0ca      	beq.n	80053c2 <__sflush_r+0x1a>
 800542c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005430:	4299      	cmp	r1, r3
 8005432:	d002      	beq.n	800543a <__sflush_r+0x92>
 8005434:	4628      	mov	r0, r5
 8005436:	f000 f897 	bl	8005568 <_free_r>
 800543a:	2000      	movs	r0, #0
 800543c:	6360      	str	r0, [r4, #52]	; 0x34
 800543e:	e7c1      	b.n	80053c4 <__sflush_r+0x1c>
 8005440:	6a21      	ldr	r1, [r4, #32]
 8005442:	2301      	movs	r3, #1
 8005444:	4628      	mov	r0, r5
 8005446:	47b0      	blx	r6
 8005448:	1c41      	adds	r1, r0, #1
 800544a:	d1c7      	bne.n	80053dc <__sflush_r+0x34>
 800544c:	682b      	ldr	r3, [r5, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d0c4      	beq.n	80053dc <__sflush_r+0x34>
 8005452:	2b1d      	cmp	r3, #29
 8005454:	d001      	beq.n	800545a <__sflush_r+0xb2>
 8005456:	2b16      	cmp	r3, #22
 8005458:	d101      	bne.n	800545e <__sflush_r+0xb6>
 800545a:	602f      	str	r7, [r5, #0]
 800545c:	e7b1      	b.n	80053c2 <__sflush_r+0x1a>
 800545e:	89a3      	ldrh	r3, [r4, #12]
 8005460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005464:	81a3      	strh	r3, [r4, #12]
 8005466:	e7ad      	b.n	80053c4 <__sflush_r+0x1c>
 8005468:	690f      	ldr	r7, [r1, #16]
 800546a:	2f00      	cmp	r7, #0
 800546c:	d0a9      	beq.n	80053c2 <__sflush_r+0x1a>
 800546e:	0793      	lsls	r3, r2, #30
 8005470:	680e      	ldr	r6, [r1, #0]
 8005472:	bf08      	it	eq
 8005474:	694b      	ldreq	r3, [r1, #20]
 8005476:	600f      	str	r7, [r1, #0]
 8005478:	bf18      	it	ne
 800547a:	2300      	movne	r3, #0
 800547c:	eba6 0807 	sub.w	r8, r6, r7
 8005480:	608b      	str	r3, [r1, #8]
 8005482:	f1b8 0f00 	cmp.w	r8, #0
 8005486:	dd9c      	ble.n	80053c2 <__sflush_r+0x1a>
 8005488:	6a21      	ldr	r1, [r4, #32]
 800548a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800548c:	4643      	mov	r3, r8
 800548e:	463a      	mov	r2, r7
 8005490:	4628      	mov	r0, r5
 8005492:	47b0      	blx	r6
 8005494:	2800      	cmp	r0, #0
 8005496:	dc06      	bgt.n	80054a6 <__sflush_r+0xfe>
 8005498:	89a3      	ldrh	r3, [r4, #12]
 800549a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800549e:	81a3      	strh	r3, [r4, #12]
 80054a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054a4:	e78e      	b.n	80053c4 <__sflush_r+0x1c>
 80054a6:	4407      	add	r7, r0
 80054a8:	eba8 0800 	sub.w	r8, r8, r0
 80054ac:	e7e9      	b.n	8005482 <__sflush_r+0xda>
 80054ae:	bf00      	nop
 80054b0:	20400001 	.word	0x20400001

080054b4 <_fflush_r>:
 80054b4:	b538      	push	{r3, r4, r5, lr}
 80054b6:	690b      	ldr	r3, [r1, #16]
 80054b8:	4605      	mov	r5, r0
 80054ba:	460c      	mov	r4, r1
 80054bc:	b913      	cbnz	r3, 80054c4 <_fflush_r+0x10>
 80054be:	2500      	movs	r5, #0
 80054c0:	4628      	mov	r0, r5
 80054c2:	bd38      	pop	{r3, r4, r5, pc}
 80054c4:	b118      	cbz	r0, 80054ce <_fflush_r+0x1a>
 80054c6:	6983      	ldr	r3, [r0, #24]
 80054c8:	b90b      	cbnz	r3, 80054ce <_fflush_r+0x1a>
 80054ca:	f7ff fd05 	bl	8004ed8 <__sinit>
 80054ce:	4b14      	ldr	r3, [pc, #80]	; (8005520 <_fflush_r+0x6c>)
 80054d0:	429c      	cmp	r4, r3
 80054d2:	d11b      	bne.n	800550c <_fflush_r+0x58>
 80054d4:	686c      	ldr	r4, [r5, #4]
 80054d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d0ef      	beq.n	80054be <_fflush_r+0xa>
 80054de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80054e0:	07d0      	lsls	r0, r2, #31
 80054e2:	d404      	bmi.n	80054ee <_fflush_r+0x3a>
 80054e4:	0599      	lsls	r1, r3, #22
 80054e6:	d402      	bmi.n	80054ee <_fflush_r+0x3a>
 80054e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054ea:	f7ff fdb8 	bl	800505e <__retarget_lock_acquire_recursive>
 80054ee:	4628      	mov	r0, r5
 80054f0:	4621      	mov	r1, r4
 80054f2:	f7ff ff59 	bl	80053a8 <__sflush_r>
 80054f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80054f8:	07da      	lsls	r2, r3, #31
 80054fa:	4605      	mov	r5, r0
 80054fc:	d4e0      	bmi.n	80054c0 <_fflush_r+0xc>
 80054fe:	89a3      	ldrh	r3, [r4, #12]
 8005500:	059b      	lsls	r3, r3, #22
 8005502:	d4dd      	bmi.n	80054c0 <_fflush_r+0xc>
 8005504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005506:	f7ff fdab 	bl	8005060 <__retarget_lock_release_recursive>
 800550a:	e7d9      	b.n	80054c0 <_fflush_r+0xc>
 800550c:	4b05      	ldr	r3, [pc, #20]	; (8005524 <_fflush_r+0x70>)
 800550e:	429c      	cmp	r4, r3
 8005510:	d101      	bne.n	8005516 <_fflush_r+0x62>
 8005512:	68ac      	ldr	r4, [r5, #8]
 8005514:	e7df      	b.n	80054d6 <_fflush_r+0x22>
 8005516:	4b04      	ldr	r3, [pc, #16]	; (8005528 <_fflush_r+0x74>)
 8005518:	429c      	cmp	r4, r3
 800551a:	bf08      	it	eq
 800551c:	68ec      	ldreq	r4, [r5, #12]
 800551e:	e7da      	b.n	80054d6 <_fflush_r+0x22>
 8005520:	08005f74 	.word	0x08005f74
 8005524:	08005f94 	.word	0x08005f94
 8005528:	08005f54 	.word	0x08005f54

0800552c <_lseek_r>:
 800552c:	b538      	push	{r3, r4, r5, lr}
 800552e:	4d07      	ldr	r5, [pc, #28]	; (800554c <_lseek_r+0x20>)
 8005530:	4604      	mov	r4, r0
 8005532:	4608      	mov	r0, r1
 8005534:	4611      	mov	r1, r2
 8005536:	2200      	movs	r2, #0
 8005538:	602a      	str	r2, [r5, #0]
 800553a:	461a      	mov	r2, r3
 800553c:	f7fb fade 	bl	8000afc <_lseek>
 8005540:	1c43      	adds	r3, r0, #1
 8005542:	d102      	bne.n	800554a <_lseek_r+0x1e>
 8005544:	682b      	ldr	r3, [r5, #0]
 8005546:	b103      	cbz	r3, 800554a <_lseek_r+0x1e>
 8005548:	6023      	str	r3, [r4, #0]
 800554a:	bd38      	pop	{r3, r4, r5, pc}
 800554c:	20004b50 	.word	0x20004b50

08005550 <__malloc_lock>:
 8005550:	4801      	ldr	r0, [pc, #4]	; (8005558 <__malloc_lock+0x8>)
 8005552:	f7ff bd84 	b.w	800505e <__retarget_lock_acquire_recursive>
 8005556:	bf00      	nop
 8005558:	20004b44 	.word	0x20004b44

0800555c <__malloc_unlock>:
 800555c:	4801      	ldr	r0, [pc, #4]	; (8005564 <__malloc_unlock+0x8>)
 800555e:	f7ff bd7f 	b.w	8005060 <__retarget_lock_release_recursive>
 8005562:	bf00      	nop
 8005564:	20004b44 	.word	0x20004b44

08005568 <_free_r>:
 8005568:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800556a:	2900      	cmp	r1, #0
 800556c:	d044      	beq.n	80055f8 <_free_r+0x90>
 800556e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005572:	9001      	str	r0, [sp, #4]
 8005574:	2b00      	cmp	r3, #0
 8005576:	f1a1 0404 	sub.w	r4, r1, #4
 800557a:	bfb8      	it	lt
 800557c:	18e4      	addlt	r4, r4, r3
 800557e:	f7ff ffe7 	bl	8005550 <__malloc_lock>
 8005582:	4a1e      	ldr	r2, [pc, #120]	; (80055fc <_free_r+0x94>)
 8005584:	9801      	ldr	r0, [sp, #4]
 8005586:	6813      	ldr	r3, [r2, #0]
 8005588:	b933      	cbnz	r3, 8005598 <_free_r+0x30>
 800558a:	6063      	str	r3, [r4, #4]
 800558c:	6014      	str	r4, [r2, #0]
 800558e:	b003      	add	sp, #12
 8005590:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005594:	f7ff bfe2 	b.w	800555c <__malloc_unlock>
 8005598:	42a3      	cmp	r3, r4
 800559a:	d908      	bls.n	80055ae <_free_r+0x46>
 800559c:	6825      	ldr	r5, [r4, #0]
 800559e:	1961      	adds	r1, r4, r5
 80055a0:	428b      	cmp	r3, r1
 80055a2:	bf01      	itttt	eq
 80055a4:	6819      	ldreq	r1, [r3, #0]
 80055a6:	685b      	ldreq	r3, [r3, #4]
 80055a8:	1949      	addeq	r1, r1, r5
 80055aa:	6021      	streq	r1, [r4, #0]
 80055ac:	e7ed      	b.n	800558a <_free_r+0x22>
 80055ae:	461a      	mov	r2, r3
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	b10b      	cbz	r3, 80055b8 <_free_r+0x50>
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	d9fa      	bls.n	80055ae <_free_r+0x46>
 80055b8:	6811      	ldr	r1, [r2, #0]
 80055ba:	1855      	adds	r5, r2, r1
 80055bc:	42a5      	cmp	r5, r4
 80055be:	d10b      	bne.n	80055d8 <_free_r+0x70>
 80055c0:	6824      	ldr	r4, [r4, #0]
 80055c2:	4421      	add	r1, r4
 80055c4:	1854      	adds	r4, r2, r1
 80055c6:	42a3      	cmp	r3, r4
 80055c8:	6011      	str	r1, [r2, #0]
 80055ca:	d1e0      	bne.n	800558e <_free_r+0x26>
 80055cc:	681c      	ldr	r4, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	6053      	str	r3, [r2, #4]
 80055d2:	4421      	add	r1, r4
 80055d4:	6011      	str	r1, [r2, #0]
 80055d6:	e7da      	b.n	800558e <_free_r+0x26>
 80055d8:	d902      	bls.n	80055e0 <_free_r+0x78>
 80055da:	230c      	movs	r3, #12
 80055dc:	6003      	str	r3, [r0, #0]
 80055de:	e7d6      	b.n	800558e <_free_r+0x26>
 80055e0:	6825      	ldr	r5, [r4, #0]
 80055e2:	1961      	adds	r1, r4, r5
 80055e4:	428b      	cmp	r3, r1
 80055e6:	bf04      	itt	eq
 80055e8:	6819      	ldreq	r1, [r3, #0]
 80055ea:	685b      	ldreq	r3, [r3, #4]
 80055ec:	6063      	str	r3, [r4, #4]
 80055ee:	bf04      	itt	eq
 80055f0:	1949      	addeq	r1, r1, r5
 80055f2:	6021      	streq	r1, [r4, #0]
 80055f4:	6054      	str	r4, [r2, #4]
 80055f6:	e7ca      	b.n	800558e <_free_r+0x26>
 80055f8:	b003      	add	sp, #12
 80055fa:	bd30      	pop	{r4, r5, pc}
 80055fc:	20004b48 	.word	0x20004b48

08005600 <__sfputc_r>:
 8005600:	6893      	ldr	r3, [r2, #8]
 8005602:	3b01      	subs	r3, #1
 8005604:	2b00      	cmp	r3, #0
 8005606:	b410      	push	{r4}
 8005608:	6093      	str	r3, [r2, #8]
 800560a:	da08      	bge.n	800561e <__sfputc_r+0x1e>
 800560c:	6994      	ldr	r4, [r2, #24]
 800560e:	42a3      	cmp	r3, r4
 8005610:	db01      	blt.n	8005616 <__sfputc_r+0x16>
 8005612:	290a      	cmp	r1, #10
 8005614:	d103      	bne.n	800561e <__sfputc_r+0x1e>
 8005616:	f85d 4b04 	ldr.w	r4, [sp], #4
 800561a:	f000 baf1 	b.w	8005c00 <__swbuf_r>
 800561e:	6813      	ldr	r3, [r2, #0]
 8005620:	1c58      	adds	r0, r3, #1
 8005622:	6010      	str	r0, [r2, #0]
 8005624:	7019      	strb	r1, [r3, #0]
 8005626:	4608      	mov	r0, r1
 8005628:	f85d 4b04 	ldr.w	r4, [sp], #4
 800562c:	4770      	bx	lr

0800562e <__sfputs_r>:
 800562e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005630:	4606      	mov	r6, r0
 8005632:	460f      	mov	r7, r1
 8005634:	4614      	mov	r4, r2
 8005636:	18d5      	adds	r5, r2, r3
 8005638:	42ac      	cmp	r4, r5
 800563a:	d101      	bne.n	8005640 <__sfputs_r+0x12>
 800563c:	2000      	movs	r0, #0
 800563e:	e007      	b.n	8005650 <__sfputs_r+0x22>
 8005640:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005644:	463a      	mov	r2, r7
 8005646:	4630      	mov	r0, r6
 8005648:	f7ff ffda 	bl	8005600 <__sfputc_r>
 800564c:	1c43      	adds	r3, r0, #1
 800564e:	d1f3      	bne.n	8005638 <__sfputs_r+0xa>
 8005650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005654 <_vfiprintf_r>:
 8005654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005658:	460d      	mov	r5, r1
 800565a:	b09d      	sub	sp, #116	; 0x74
 800565c:	4614      	mov	r4, r2
 800565e:	4698      	mov	r8, r3
 8005660:	4606      	mov	r6, r0
 8005662:	b118      	cbz	r0, 800566c <_vfiprintf_r+0x18>
 8005664:	6983      	ldr	r3, [r0, #24]
 8005666:	b90b      	cbnz	r3, 800566c <_vfiprintf_r+0x18>
 8005668:	f7ff fc36 	bl	8004ed8 <__sinit>
 800566c:	4b89      	ldr	r3, [pc, #548]	; (8005894 <_vfiprintf_r+0x240>)
 800566e:	429d      	cmp	r5, r3
 8005670:	d11b      	bne.n	80056aa <_vfiprintf_r+0x56>
 8005672:	6875      	ldr	r5, [r6, #4]
 8005674:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005676:	07d9      	lsls	r1, r3, #31
 8005678:	d405      	bmi.n	8005686 <_vfiprintf_r+0x32>
 800567a:	89ab      	ldrh	r3, [r5, #12]
 800567c:	059a      	lsls	r2, r3, #22
 800567e:	d402      	bmi.n	8005686 <_vfiprintf_r+0x32>
 8005680:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005682:	f7ff fcec 	bl	800505e <__retarget_lock_acquire_recursive>
 8005686:	89ab      	ldrh	r3, [r5, #12]
 8005688:	071b      	lsls	r3, r3, #28
 800568a:	d501      	bpl.n	8005690 <_vfiprintf_r+0x3c>
 800568c:	692b      	ldr	r3, [r5, #16]
 800568e:	b9eb      	cbnz	r3, 80056cc <_vfiprintf_r+0x78>
 8005690:	4629      	mov	r1, r5
 8005692:	4630      	mov	r0, r6
 8005694:	f000 fb06 	bl	8005ca4 <__swsetup_r>
 8005698:	b1c0      	cbz	r0, 80056cc <_vfiprintf_r+0x78>
 800569a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800569c:	07dc      	lsls	r4, r3, #31
 800569e:	d50e      	bpl.n	80056be <_vfiprintf_r+0x6a>
 80056a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80056a4:	b01d      	add	sp, #116	; 0x74
 80056a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056aa:	4b7b      	ldr	r3, [pc, #492]	; (8005898 <_vfiprintf_r+0x244>)
 80056ac:	429d      	cmp	r5, r3
 80056ae:	d101      	bne.n	80056b4 <_vfiprintf_r+0x60>
 80056b0:	68b5      	ldr	r5, [r6, #8]
 80056b2:	e7df      	b.n	8005674 <_vfiprintf_r+0x20>
 80056b4:	4b79      	ldr	r3, [pc, #484]	; (800589c <_vfiprintf_r+0x248>)
 80056b6:	429d      	cmp	r5, r3
 80056b8:	bf08      	it	eq
 80056ba:	68f5      	ldreq	r5, [r6, #12]
 80056bc:	e7da      	b.n	8005674 <_vfiprintf_r+0x20>
 80056be:	89ab      	ldrh	r3, [r5, #12]
 80056c0:	0598      	lsls	r0, r3, #22
 80056c2:	d4ed      	bmi.n	80056a0 <_vfiprintf_r+0x4c>
 80056c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056c6:	f7ff fccb 	bl	8005060 <__retarget_lock_release_recursive>
 80056ca:	e7e9      	b.n	80056a0 <_vfiprintf_r+0x4c>
 80056cc:	2300      	movs	r3, #0
 80056ce:	9309      	str	r3, [sp, #36]	; 0x24
 80056d0:	2320      	movs	r3, #32
 80056d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80056da:	2330      	movs	r3, #48	; 0x30
 80056dc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80058a0 <_vfiprintf_r+0x24c>
 80056e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80056e4:	f04f 0901 	mov.w	r9, #1
 80056e8:	4623      	mov	r3, r4
 80056ea:	469a      	mov	sl, r3
 80056ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056f0:	b10a      	cbz	r2, 80056f6 <_vfiprintf_r+0xa2>
 80056f2:	2a25      	cmp	r2, #37	; 0x25
 80056f4:	d1f9      	bne.n	80056ea <_vfiprintf_r+0x96>
 80056f6:	ebba 0b04 	subs.w	fp, sl, r4
 80056fa:	d00b      	beq.n	8005714 <_vfiprintf_r+0xc0>
 80056fc:	465b      	mov	r3, fp
 80056fe:	4622      	mov	r2, r4
 8005700:	4629      	mov	r1, r5
 8005702:	4630      	mov	r0, r6
 8005704:	f7ff ff93 	bl	800562e <__sfputs_r>
 8005708:	3001      	adds	r0, #1
 800570a:	f000 80aa 	beq.w	8005862 <_vfiprintf_r+0x20e>
 800570e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005710:	445a      	add	r2, fp
 8005712:	9209      	str	r2, [sp, #36]	; 0x24
 8005714:	f89a 3000 	ldrb.w	r3, [sl]
 8005718:	2b00      	cmp	r3, #0
 800571a:	f000 80a2 	beq.w	8005862 <_vfiprintf_r+0x20e>
 800571e:	2300      	movs	r3, #0
 8005720:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005724:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005728:	f10a 0a01 	add.w	sl, sl, #1
 800572c:	9304      	str	r3, [sp, #16]
 800572e:	9307      	str	r3, [sp, #28]
 8005730:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005734:	931a      	str	r3, [sp, #104]	; 0x68
 8005736:	4654      	mov	r4, sl
 8005738:	2205      	movs	r2, #5
 800573a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800573e:	4858      	ldr	r0, [pc, #352]	; (80058a0 <_vfiprintf_r+0x24c>)
 8005740:	f7fa fd4e 	bl	80001e0 <memchr>
 8005744:	9a04      	ldr	r2, [sp, #16]
 8005746:	b9d8      	cbnz	r0, 8005780 <_vfiprintf_r+0x12c>
 8005748:	06d1      	lsls	r1, r2, #27
 800574a:	bf44      	itt	mi
 800574c:	2320      	movmi	r3, #32
 800574e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005752:	0713      	lsls	r3, r2, #28
 8005754:	bf44      	itt	mi
 8005756:	232b      	movmi	r3, #43	; 0x2b
 8005758:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800575c:	f89a 3000 	ldrb.w	r3, [sl]
 8005760:	2b2a      	cmp	r3, #42	; 0x2a
 8005762:	d015      	beq.n	8005790 <_vfiprintf_r+0x13c>
 8005764:	9a07      	ldr	r2, [sp, #28]
 8005766:	4654      	mov	r4, sl
 8005768:	2000      	movs	r0, #0
 800576a:	f04f 0c0a 	mov.w	ip, #10
 800576e:	4621      	mov	r1, r4
 8005770:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005774:	3b30      	subs	r3, #48	; 0x30
 8005776:	2b09      	cmp	r3, #9
 8005778:	d94e      	bls.n	8005818 <_vfiprintf_r+0x1c4>
 800577a:	b1b0      	cbz	r0, 80057aa <_vfiprintf_r+0x156>
 800577c:	9207      	str	r2, [sp, #28]
 800577e:	e014      	b.n	80057aa <_vfiprintf_r+0x156>
 8005780:	eba0 0308 	sub.w	r3, r0, r8
 8005784:	fa09 f303 	lsl.w	r3, r9, r3
 8005788:	4313      	orrs	r3, r2
 800578a:	9304      	str	r3, [sp, #16]
 800578c:	46a2      	mov	sl, r4
 800578e:	e7d2      	b.n	8005736 <_vfiprintf_r+0xe2>
 8005790:	9b03      	ldr	r3, [sp, #12]
 8005792:	1d19      	adds	r1, r3, #4
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	9103      	str	r1, [sp, #12]
 8005798:	2b00      	cmp	r3, #0
 800579a:	bfbb      	ittet	lt
 800579c:	425b      	neglt	r3, r3
 800579e:	f042 0202 	orrlt.w	r2, r2, #2
 80057a2:	9307      	strge	r3, [sp, #28]
 80057a4:	9307      	strlt	r3, [sp, #28]
 80057a6:	bfb8      	it	lt
 80057a8:	9204      	strlt	r2, [sp, #16]
 80057aa:	7823      	ldrb	r3, [r4, #0]
 80057ac:	2b2e      	cmp	r3, #46	; 0x2e
 80057ae:	d10c      	bne.n	80057ca <_vfiprintf_r+0x176>
 80057b0:	7863      	ldrb	r3, [r4, #1]
 80057b2:	2b2a      	cmp	r3, #42	; 0x2a
 80057b4:	d135      	bne.n	8005822 <_vfiprintf_r+0x1ce>
 80057b6:	9b03      	ldr	r3, [sp, #12]
 80057b8:	1d1a      	adds	r2, r3, #4
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	9203      	str	r2, [sp, #12]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	bfb8      	it	lt
 80057c2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80057c6:	3402      	adds	r4, #2
 80057c8:	9305      	str	r3, [sp, #20]
 80057ca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80058b0 <_vfiprintf_r+0x25c>
 80057ce:	7821      	ldrb	r1, [r4, #0]
 80057d0:	2203      	movs	r2, #3
 80057d2:	4650      	mov	r0, sl
 80057d4:	f7fa fd04 	bl	80001e0 <memchr>
 80057d8:	b140      	cbz	r0, 80057ec <_vfiprintf_r+0x198>
 80057da:	2340      	movs	r3, #64	; 0x40
 80057dc:	eba0 000a 	sub.w	r0, r0, sl
 80057e0:	fa03 f000 	lsl.w	r0, r3, r0
 80057e4:	9b04      	ldr	r3, [sp, #16]
 80057e6:	4303      	orrs	r3, r0
 80057e8:	3401      	adds	r4, #1
 80057ea:	9304      	str	r3, [sp, #16]
 80057ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057f0:	482c      	ldr	r0, [pc, #176]	; (80058a4 <_vfiprintf_r+0x250>)
 80057f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80057f6:	2206      	movs	r2, #6
 80057f8:	f7fa fcf2 	bl	80001e0 <memchr>
 80057fc:	2800      	cmp	r0, #0
 80057fe:	d03f      	beq.n	8005880 <_vfiprintf_r+0x22c>
 8005800:	4b29      	ldr	r3, [pc, #164]	; (80058a8 <_vfiprintf_r+0x254>)
 8005802:	bb1b      	cbnz	r3, 800584c <_vfiprintf_r+0x1f8>
 8005804:	9b03      	ldr	r3, [sp, #12]
 8005806:	3307      	adds	r3, #7
 8005808:	f023 0307 	bic.w	r3, r3, #7
 800580c:	3308      	adds	r3, #8
 800580e:	9303      	str	r3, [sp, #12]
 8005810:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005812:	443b      	add	r3, r7
 8005814:	9309      	str	r3, [sp, #36]	; 0x24
 8005816:	e767      	b.n	80056e8 <_vfiprintf_r+0x94>
 8005818:	fb0c 3202 	mla	r2, ip, r2, r3
 800581c:	460c      	mov	r4, r1
 800581e:	2001      	movs	r0, #1
 8005820:	e7a5      	b.n	800576e <_vfiprintf_r+0x11a>
 8005822:	2300      	movs	r3, #0
 8005824:	3401      	adds	r4, #1
 8005826:	9305      	str	r3, [sp, #20]
 8005828:	4619      	mov	r1, r3
 800582a:	f04f 0c0a 	mov.w	ip, #10
 800582e:	4620      	mov	r0, r4
 8005830:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005834:	3a30      	subs	r2, #48	; 0x30
 8005836:	2a09      	cmp	r2, #9
 8005838:	d903      	bls.n	8005842 <_vfiprintf_r+0x1ee>
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0c5      	beq.n	80057ca <_vfiprintf_r+0x176>
 800583e:	9105      	str	r1, [sp, #20]
 8005840:	e7c3      	b.n	80057ca <_vfiprintf_r+0x176>
 8005842:	fb0c 2101 	mla	r1, ip, r1, r2
 8005846:	4604      	mov	r4, r0
 8005848:	2301      	movs	r3, #1
 800584a:	e7f0      	b.n	800582e <_vfiprintf_r+0x1da>
 800584c:	ab03      	add	r3, sp, #12
 800584e:	9300      	str	r3, [sp, #0]
 8005850:	462a      	mov	r2, r5
 8005852:	4b16      	ldr	r3, [pc, #88]	; (80058ac <_vfiprintf_r+0x258>)
 8005854:	a904      	add	r1, sp, #16
 8005856:	4630      	mov	r0, r6
 8005858:	f3af 8000 	nop.w
 800585c:	4607      	mov	r7, r0
 800585e:	1c78      	adds	r0, r7, #1
 8005860:	d1d6      	bne.n	8005810 <_vfiprintf_r+0x1bc>
 8005862:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005864:	07d9      	lsls	r1, r3, #31
 8005866:	d405      	bmi.n	8005874 <_vfiprintf_r+0x220>
 8005868:	89ab      	ldrh	r3, [r5, #12]
 800586a:	059a      	lsls	r2, r3, #22
 800586c:	d402      	bmi.n	8005874 <_vfiprintf_r+0x220>
 800586e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005870:	f7ff fbf6 	bl	8005060 <__retarget_lock_release_recursive>
 8005874:	89ab      	ldrh	r3, [r5, #12]
 8005876:	065b      	lsls	r3, r3, #25
 8005878:	f53f af12 	bmi.w	80056a0 <_vfiprintf_r+0x4c>
 800587c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800587e:	e711      	b.n	80056a4 <_vfiprintf_r+0x50>
 8005880:	ab03      	add	r3, sp, #12
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	462a      	mov	r2, r5
 8005886:	4b09      	ldr	r3, [pc, #36]	; (80058ac <_vfiprintf_r+0x258>)
 8005888:	a904      	add	r1, sp, #16
 800588a:	4630      	mov	r0, r6
 800588c:	f000 f880 	bl	8005990 <_printf_i>
 8005890:	e7e4      	b.n	800585c <_vfiprintf_r+0x208>
 8005892:	bf00      	nop
 8005894:	08005f74 	.word	0x08005f74
 8005898:	08005f94 	.word	0x08005f94
 800589c:	08005f54 	.word	0x08005f54
 80058a0:	08005fb8 	.word	0x08005fb8
 80058a4:	08005fc2 	.word	0x08005fc2
 80058a8:	00000000 	.word	0x00000000
 80058ac:	0800562f 	.word	0x0800562f
 80058b0:	08005fbe 	.word	0x08005fbe

080058b4 <_printf_common>:
 80058b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058b8:	4616      	mov	r6, r2
 80058ba:	4699      	mov	r9, r3
 80058bc:	688a      	ldr	r2, [r1, #8]
 80058be:	690b      	ldr	r3, [r1, #16]
 80058c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058c4:	4293      	cmp	r3, r2
 80058c6:	bfb8      	it	lt
 80058c8:	4613      	movlt	r3, r2
 80058ca:	6033      	str	r3, [r6, #0]
 80058cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058d0:	4607      	mov	r7, r0
 80058d2:	460c      	mov	r4, r1
 80058d4:	b10a      	cbz	r2, 80058da <_printf_common+0x26>
 80058d6:	3301      	adds	r3, #1
 80058d8:	6033      	str	r3, [r6, #0]
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	0699      	lsls	r1, r3, #26
 80058de:	bf42      	ittt	mi
 80058e0:	6833      	ldrmi	r3, [r6, #0]
 80058e2:	3302      	addmi	r3, #2
 80058e4:	6033      	strmi	r3, [r6, #0]
 80058e6:	6825      	ldr	r5, [r4, #0]
 80058e8:	f015 0506 	ands.w	r5, r5, #6
 80058ec:	d106      	bne.n	80058fc <_printf_common+0x48>
 80058ee:	f104 0a19 	add.w	sl, r4, #25
 80058f2:	68e3      	ldr	r3, [r4, #12]
 80058f4:	6832      	ldr	r2, [r6, #0]
 80058f6:	1a9b      	subs	r3, r3, r2
 80058f8:	42ab      	cmp	r3, r5
 80058fa:	dc26      	bgt.n	800594a <_printf_common+0x96>
 80058fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005900:	1e13      	subs	r3, r2, #0
 8005902:	6822      	ldr	r2, [r4, #0]
 8005904:	bf18      	it	ne
 8005906:	2301      	movne	r3, #1
 8005908:	0692      	lsls	r2, r2, #26
 800590a:	d42b      	bmi.n	8005964 <_printf_common+0xb0>
 800590c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005910:	4649      	mov	r1, r9
 8005912:	4638      	mov	r0, r7
 8005914:	47c0      	blx	r8
 8005916:	3001      	adds	r0, #1
 8005918:	d01e      	beq.n	8005958 <_printf_common+0xa4>
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	68e5      	ldr	r5, [r4, #12]
 800591e:	6832      	ldr	r2, [r6, #0]
 8005920:	f003 0306 	and.w	r3, r3, #6
 8005924:	2b04      	cmp	r3, #4
 8005926:	bf08      	it	eq
 8005928:	1aad      	subeq	r5, r5, r2
 800592a:	68a3      	ldr	r3, [r4, #8]
 800592c:	6922      	ldr	r2, [r4, #16]
 800592e:	bf0c      	ite	eq
 8005930:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005934:	2500      	movne	r5, #0
 8005936:	4293      	cmp	r3, r2
 8005938:	bfc4      	itt	gt
 800593a:	1a9b      	subgt	r3, r3, r2
 800593c:	18ed      	addgt	r5, r5, r3
 800593e:	2600      	movs	r6, #0
 8005940:	341a      	adds	r4, #26
 8005942:	42b5      	cmp	r5, r6
 8005944:	d11a      	bne.n	800597c <_printf_common+0xc8>
 8005946:	2000      	movs	r0, #0
 8005948:	e008      	b.n	800595c <_printf_common+0xa8>
 800594a:	2301      	movs	r3, #1
 800594c:	4652      	mov	r2, sl
 800594e:	4649      	mov	r1, r9
 8005950:	4638      	mov	r0, r7
 8005952:	47c0      	blx	r8
 8005954:	3001      	adds	r0, #1
 8005956:	d103      	bne.n	8005960 <_printf_common+0xac>
 8005958:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800595c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005960:	3501      	adds	r5, #1
 8005962:	e7c6      	b.n	80058f2 <_printf_common+0x3e>
 8005964:	18e1      	adds	r1, r4, r3
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	2030      	movs	r0, #48	; 0x30
 800596a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800596e:	4422      	add	r2, r4
 8005970:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005974:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005978:	3302      	adds	r3, #2
 800597a:	e7c7      	b.n	800590c <_printf_common+0x58>
 800597c:	2301      	movs	r3, #1
 800597e:	4622      	mov	r2, r4
 8005980:	4649      	mov	r1, r9
 8005982:	4638      	mov	r0, r7
 8005984:	47c0      	blx	r8
 8005986:	3001      	adds	r0, #1
 8005988:	d0e6      	beq.n	8005958 <_printf_common+0xa4>
 800598a:	3601      	adds	r6, #1
 800598c:	e7d9      	b.n	8005942 <_printf_common+0x8e>
	...

08005990 <_printf_i>:
 8005990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005994:	7e0f      	ldrb	r7, [r1, #24]
 8005996:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005998:	2f78      	cmp	r7, #120	; 0x78
 800599a:	4691      	mov	r9, r2
 800599c:	4680      	mov	r8, r0
 800599e:	460c      	mov	r4, r1
 80059a0:	469a      	mov	sl, r3
 80059a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80059a6:	d807      	bhi.n	80059b8 <_printf_i+0x28>
 80059a8:	2f62      	cmp	r7, #98	; 0x62
 80059aa:	d80a      	bhi.n	80059c2 <_printf_i+0x32>
 80059ac:	2f00      	cmp	r7, #0
 80059ae:	f000 80d8 	beq.w	8005b62 <_printf_i+0x1d2>
 80059b2:	2f58      	cmp	r7, #88	; 0x58
 80059b4:	f000 80a3 	beq.w	8005afe <_printf_i+0x16e>
 80059b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059c0:	e03a      	b.n	8005a38 <_printf_i+0xa8>
 80059c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059c6:	2b15      	cmp	r3, #21
 80059c8:	d8f6      	bhi.n	80059b8 <_printf_i+0x28>
 80059ca:	a101      	add	r1, pc, #4	; (adr r1, 80059d0 <_printf_i+0x40>)
 80059cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059d0:	08005a29 	.word	0x08005a29
 80059d4:	08005a3d 	.word	0x08005a3d
 80059d8:	080059b9 	.word	0x080059b9
 80059dc:	080059b9 	.word	0x080059b9
 80059e0:	080059b9 	.word	0x080059b9
 80059e4:	080059b9 	.word	0x080059b9
 80059e8:	08005a3d 	.word	0x08005a3d
 80059ec:	080059b9 	.word	0x080059b9
 80059f0:	080059b9 	.word	0x080059b9
 80059f4:	080059b9 	.word	0x080059b9
 80059f8:	080059b9 	.word	0x080059b9
 80059fc:	08005b49 	.word	0x08005b49
 8005a00:	08005a6d 	.word	0x08005a6d
 8005a04:	08005b2b 	.word	0x08005b2b
 8005a08:	080059b9 	.word	0x080059b9
 8005a0c:	080059b9 	.word	0x080059b9
 8005a10:	08005b6b 	.word	0x08005b6b
 8005a14:	080059b9 	.word	0x080059b9
 8005a18:	08005a6d 	.word	0x08005a6d
 8005a1c:	080059b9 	.word	0x080059b9
 8005a20:	080059b9 	.word	0x080059b9
 8005a24:	08005b33 	.word	0x08005b33
 8005a28:	682b      	ldr	r3, [r5, #0]
 8005a2a:	1d1a      	adds	r2, r3, #4
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	602a      	str	r2, [r5, #0]
 8005a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e0a3      	b.n	8005b84 <_printf_i+0x1f4>
 8005a3c:	6820      	ldr	r0, [r4, #0]
 8005a3e:	6829      	ldr	r1, [r5, #0]
 8005a40:	0606      	lsls	r6, r0, #24
 8005a42:	f101 0304 	add.w	r3, r1, #4
 8005a46:	d50a      	bpl.n	8005a5e <_printf_i+0xce>
 8005a48:	680e      	ldr	r6, [r1, #0]
 8005a4a:	602b      	str	r3, [r5, #0]
 8005a4c:	2e00      	cmp	r6, #0
 8005a4e:	da03      	bge.n	8005a58 <_printf_i+0xc8>
 8005a50:	232d      	movs	r3, #45	; 0x2d
 8005a52:	4276      	negs	r6, r6
 8005a54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a58:	485e      	ldr	r0, [pc, #376]	; (8005bd4 <_printf_i+0x244>)
 8005a5a:	230a      	movs	r3, #10
 8005a5c:	e019      	b.n	8005a92 <_printf_i+0x102>
 8005a5e:	680e      	ldr	r6, [r1, #0]
 8005a60:	602b      	str	r3, [r5, #0]
 8005a62:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005a66:	bf18      	it	ne
 8005a68:	b236      	sxthne	r6, r6
 8005a6a:	e7ef      	b.n	8005a4c <_printf_i+0xbc>
 8005a6c:	682b      	ldr	r3, [r5, #0]
 8005a6e:	6820      	ldr	r0, [r4, #0]
 8005a70:	1d19      	adds	r1, r3, #4
 8005a72:	6029      	str	r1, [r5, #0]
 8005a74:	0601      	lsls	r1, r0, #24
 8005a76:	d501      	bpl.n	8005a7c <_printf_i+0xec>
 8005a78:	681e      	ldr	r6, [r3, #0]
 8005a7a:	e002      	b.n	8005a82 <_printf_i+0xf2>
 8005a7c:	0646      	lsls	r6, r0, #25
 8005a7e:	d5fb      	bpl.n	8005a78 <_printf_i+0xe8>
 8005a80:	881e      	ldrh	r6, [r3, #0]
 8005a82:	4854      	ldr	r0, [pc, #336]	; (8005bd4 <_printf_i+0x244>)
 8005a84:	2f6f      	cmp	r7, #111	; 0x6f
 8005a86:	bf0c      	ite	eq
 8005a88:	2308      	moveq	r3, #8
 8005a8a:	230a      	movne	r3, #10
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a92:	6865      	ldr	r5, [r4, #4]
 8005a94:	60a5      	str	r5, [r4, #8]
 8005a96:	2d00      	cmp	r5, #0
 8005a98:	bfa2      	ittt	ge
 8005a9a:	6821      	ldrge	r1, [r4, #0]
 8005a9c:	f021 0104 	bicge.w	r1, r1, #4
 8005aa0:	6021      	strge	r1, [r4, #0]
 8005aa2:	b90e      	cbnz	r6, 8005aa8 <_printf_i+0x118>
 8005aa4:	2d00      	cmp	r5, #0
 8005aa6:	d04d      	beq.n	8005b44 <_printf_i+0x1b4>
 8005aa8:	4615      	mov	r5, r2
 8005aaa:	fbb6 f1f3 	udiv	r1, r6, r3
 8005aae:	fb03 6711 	mls	r7, r3, r1, r6
 8005ab2:	5dc7      	ldrb	r7, [r0, r7]
 8005ab4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005ab8:	4637      	mov	r7, r6
 8005aba:	42bb      	cmp	r3, r7
 8005abc:	460e      	mov	r6, r1
 8005abe:	d9f4      	bls.n	8005aaa <_printf_i+0x11a>
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d10b      	bne.n	8005adc <_printf_i+0x14c>
 8005ac4:	6823      	ldr	r3, [r4, #0]
 8005ac6:	07de      	lsls	r6, r3, #31
 8005ac8:	d508      	bpl.n	8005adc <_printf_i+0x14c>
 8005aca:	6923      	ldr	r3, [r4, #16]
 8005acc:	6861      	ldr	r1, [r4, #4]
 8005ace:	4299      	cmp	r1, r3
 8005ad0:	bfde      	ittt	le
 8005ad2:	2330      	movle	r3, #48	; 0x30
 8005ad4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ad8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005adc:	1b52      	subs	r2, r2, r5
 8005ade:	6122      	str	r2, [r4, #16]
 8005ae0:	f8cd a000 	str.w	sl, [sp]
 8005ae4:	464b      	mov	r3, r9
 8005ae6:	aa03      	add	r2, sp, #12
 8005ae8:	4621      	mov	r1, r4
 8005aea:	4640      	mov	r0, r8
 8005aec:	f7ff fee2 	bl	80058b4 <_printf_common>
 8005af0:	3001      	adds	r0, #1
 8005af2:	d14c      	bne.n	8005b8e <_printf_i+0x1fe>
 8005af4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005af8:	b004      	add	sp, #16
 8005afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005afe:	4835      	ldr	r0, [pc, #212]	; (8005bd4 <_printf_i+0x244>)
 8005b00:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005b04:	6829      	ldr	r1, [r5, #0]
 8005b06:	6823      	ldr	r3, [r4, #0]
 8005b08:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b0c:	6029      	str	r1, [r5, #0]
 8005b0e:	061d      	lsls	r5, r3, #24
 8005b10:	d514      	bpl.n	8005b3c <_printf_i+0x1ac>
 8005b12:	07df      	lsls	r7, r3, #31
 8005b14:	bf44      	itt	mi
 8005b16:	f043 0320 	orrmi.w	r3, r3, #32
 8005b1a:	6023      	strmi	r3, [r4, #0]
 8005b1c:	b91e      	cbnz	r6, 8005b26 <_printf_i+0x196>
 8005b1e:	6823      	ldr	r3, [r4, #0]
 8005b20:	f023 0320 	bic.w	r3, r3, #32
 8005b24:	6023      	str	r3, [r4, #0]
 8005b26:	2310      	movs	r3, #16
 8005b28:	e7b0      	b.n	8005a8c <_printf_i+0xfc>
 8005b2a:	6823      	ldr	r3, [r4, #0]
 8005b2c:	f043 0320 	orr.w	r3, r3, #32
 8005b30:	6023      	str	r3, [r4, #0]
 8005b32:	2378      	movs	r3, #120	; 0x78
 8005b34:	4828      	ldr	r0, [pc, #160]	; (8005bd8 <_printf_i+0x248>)
 8005b36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005b3a:	e7e3      	b.n	8005b04 <_printf_i+0x174>
 8005b3c:	0659      	lsls	r1, r3, #25
 8005b3e:	bf48      	it	mi
 8005b40:	b2b6      	uxthmi	r6, r6
 8005b42:	e7e6      	b.n	8005b12 <_printf_i+0x182>
 8005b44:	4615      	mov	r5, r2
 8005b46:	e7bb      	b.n	8005ac0 <_printf_i+0x130>
 8005b48:	682b      	ldr	r3, [r5, #0]
 8005b4a:	6826      	ldr	r6, [r4, #0]
 8005b4c:	6961      	ldr	r1, [r4, #20]
 8005b4e:	1d18      	adds	r0, r3, #4
 8005b50:	6028      	str	r0, [r5, #0]
 8005b52:	0635      	lsls	r5, r6, #24
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	d501      	bpl.n	8005b5c <_printf_i+0x1cc>
 8005b58:	6019      	str	r1, [r3, #0]
 8005b5a:	e002      	b.n	8005b62 <_printf_i+0x1d2>
 8005b5c:	0670      	lsls	r0, r6, #25
 8005b5e:	d5fb      	bpl.n	8005b58 <_printf_i+0x1c8>
 8005b60:	8019      	strh	r1, [r3, #0]
 8005b62:	2300      	movs	r3, #0
 8005b64:	6123      	str	r3, [r4, #16]
 8005b66:	4615      	mov	r5, r2
 8005b68:	e7ba      	b.n	8005ae0 <_printf_i+0x150>
 8005b6a:	682b      	ldr	r3, [r5, #0]
 8005b6c:	1d1a      	adds	r2, r3, #4
 8005b6e:	602a      	str	r2, [r5, #0]
 8005b70:	681d      	ldr	r5, [r3, #0]
 8005b72:	6862      	ldr	r2, [r4, #4]
 8005b74:	2100      	movs	r1, #0
 8005b76:	4628      	mov	r0, r5
 8005b78:	f7fa fb32 	bl	80001e0 <memchr>
 8005b7c:	b108      	cbz	r0, 8005b82 <_printf_i+0x1f2>
 8005b7e:	1b40      	subs	r0, r0, r5
 8005b80:	6060      	str	r0, [r4, #4]
 8005b82:	6863      	ldr	r3, [r4, #4]
 8005b84:	6123      	str	r3, [r4, #16]
 8005b86:	2300      	movs	r3, #0
 8005b88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b8c:	e7a8      	b.n	8005ae0 <_printf_i+0x150>
 8005b8e:	6923      	ldr	r3, [r4, #16]
 8005b90:	462a      	mov	r2, r5
 8005b92:	4649      	mov	r1, r9
 8005b94:	4640      	mov	r0, r8
 8005b96:	47d0      	blx	sl
 8005b98:	3001      	adds	r0, #1
 8005b9a:	d0ab      	beq.n	8005af4 <_printf_i+0x164>
 8005b9c:	6823      	ldr	r3, [r4, #0]
 8005b9e:	079b      	lsls	r3, r3, #30
 8005ba0:	d413      	bmi.n	8005bca <_printf_i+0x23a>
 8005ba2:	68e0      	ldr	r0, [r4, #12]
 8005ba4:	9b03      	ldr	r3, [sp, #12]
 8005ba6:	4298      	cmp	r0, r3
 8005ba8:	bfb8      	it	lt
 8005baa:	4618      	movlt	r0, r3
 8005bac:	e7a4      	b.n	8005af8 <_printf_i+0x168>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	4632      	mov	r2, r6
 8005bb2:	4649      	mov	r1, r9
 8005bb4:	4640      	mov	r0, r8
 8005bb6:	47d0      	blx	sl
 8005bb8:	3001      	adds	r0, #1
 8005bba:	d09b      	beq.n	8005af4 <_printf_i+0x164>
 8005bbc:	3501      	adds	r5, #1
 8005bbe:	68e3      	ldr	r3, [r4, #12]
 8005bc0:	9903      	ldr	r1, [sp, #12]
 8005bc2:	1a5b      	subs	r3, r3, r1
 8005bc4:	42ab      	cmp	r3, r5
 8005bc6:	dcf2      	bgt.n	8005bae <_printf_i+0x21e>
 8005bc8:	e7eb      	b.n	8005ba2 <_printf_i+0x212>
 8005bca:	2500      	movs	r5, #0
 8005bcc:	f104 0619 	add.w	r6, r4, #25
 8005bd0:	e7f5      	b.n	8005bbe <_printf_i+0x22e>
 8005bd2:	bf00      	nop
 8005bd4:	08005fc9 	.word	0x08005fc9
 8005bd8:	08005fda 	.word	0x08005fda

08005bdc <_read_r>:
 8005bdc:	b538      	push	{r3, r4, r5, lr}
 8005bde:	4d07      	ldr	r5, [pc, #28]	; (8005bfc <_read_r+0x20>)
 8005be0:	4604      	mov	r4, r0
 8005be2:	4608      	mov	r0, r1
 8005be4:	4611      	mov	r1, r2
 8005be6:	2200      	movs	r2, #0
 8005be8:	602a      	str	r2, [r5, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	f7fa ff26 	bl	8000a3c <_read>
 8005bf0:	1c43      	adds	r3, r0, #1
 8005bf2:	d102      	bne.n	8005bfa <_read_r+0x1e>
 8005bf4:	682b      	ldr	r3, [r5, #0]
 8005bf6:	b103      	cbz	r3, 8005bfa <_read_r+0x1e>
 8005bf8:	6023      	str	r3, [r4, #0]
 8005bfa:	bd38      	pop	{r3, r4, r5, pc}
 8005bfc:	20004b50 	.word	0x20004b50

08005c00 <__swbuf_r>:
 8005c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c02:	460e      	mov	r6, r1
 8005c04:	4614      	mov	r4, r2
 8005c06:	4605      	mov	r5, r0
 8005c08:	b118      	cbz	r0, 8005c12 <__swbuf_r+0x12>
 8005c0a:	6983      	ldr	r3, [r0, #24]
 8005c0c:	b90b      	cbnz	r3, 8005c12 <__swbuf_r+0x12>
 8005c0e:	f7ff f963 	bl	8004ed8 <__sinit>
 8005c12:	4b21      	ldr	r3, [pc, #132]	; (8005c98 <__swbuf_r+0x98>)
 8005c14:	429c      	cmp	r4, r3
 8005c16:	d12b      	bne.n	8005c70 <__swbuf_r+0x70>
 8005c18:	686c      	ldr	r4, [r5, #4]
 8005c1a:	69a3      	ldr	r3, [r4, #24]
 8005c1c:	60a3      	str	r3, [r4, #8]
 8005c1e:	89a3      	ldrh	r3, [r4, #12]
 8005c20:	071a      	lsls	r2, r3, #28
 8005c22:	d52f      	bpl.n	8005c84 <__swbuf_r+0x84>
 8005c24:	6923      	ldr	r3, [r4, #16]
 8005c26:	b36b      	cbz	r3, 8005c84 <__swbuf_r+0x84>
 8005c28:	6923      	ldr	r3, [r4, #16]
 8005c2a:	6820      	ldr	r0, [r4, #0]
 8005c2c:	1ac0      	subs	r0, r0, r3
 8005c2e:	6963      	ldr	r3, [r4, #20]
 8005c30:	b2f6      	uxtb	r6, r6
 8005c32:	4283      	cmp	r3, r0
 8005c34:	4637      	mov	r7, r6
 8005c36:	dc04      	bgt.n	8005c42 <__swbuf_r+0x42>
 8005c38:	4621      	mov	r1, r4
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	f7ff fc3a 	bl	80054b4 <_fflush_r>
 8005c40:	bb30      	cbnz	r0, 8005c90 <__swbuf_r+0x90>
 8005c42:	68a3      	ldr	r3, [r4, #8]
 8005c44:	3b01      	subs	r3, #1
 8005c46:	60a3      	str	r3, [r4, #8]
 8005c48:	6823      	ldr	r3, [r4, #0]
 8005c4a:	1c5a      	adds	r2, r3, #1
 8005c4c:	6022      	str	r2, [r4, #0]
 8005c4e:	701e      	strb	r6, [r3, #0]
 8005c50:	6963      	ldr	r3, [r4, #20]
 8005c52:	3001      	adds	r0, #1
 8005c54:	4283      	cmp	r3, r0
 8005c56:	d004      	beq.n	8005c62 <__swbuf_r+0x62>
 8005c58:	89a3      	ldrh	r3, [r4, #12]
 8005c5a:	07db      	lsls	r3, r3, #31
 8005c5c:	d506      	bpl.n	8005c6c <__swbuf_r+0x6c>
 8005c5e:	2e0a      	cmp	r6, #10
 8005c60:	d104      	bne.n	8005c6c <__swbuf_r+0x6c>
 8005c62:	4621      	mov	r1, r4
 8005c64:	4628      	mov	r0, r5
 8005c66:	f7ff fc25 	bl	80054b4 <_fflush_r>
 8005c6a:	b988      	cbnz	r0, 8005c90 <__swbuf_r+0x90>
 8005c6c:	4638      	mov	r0, r7
 8005c6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c70:	4b0a      	ldr	r3, [pc, #40]	; (8005c9c <__swbuf_r+0x9c>)
 8005c72:	429c      	cmp	r4, r3
 8005c74:	d101      	bne.n	8005c7a <__swbuf_r+0x7a>
 8005c76:	68ac      	ldr	r4, [r5, #8]
 8005c78:	e7cf      	b.n	8005c1a <__swbuf_r+0x1a>
 8005c7a:	4b09      	ldr	r3, [pc, #36]	; (8005ca0 <__swbuf_r+0xa0>)
 8005c7c:	429c      	cmp	r4, r3
 8005c7e:	bf08      	it	eq
 8005c80:	68ec      	ldreq	r4, [r5, #12]
 8005c82:	e7ca      	b.n	8005c1a <__swbuf_r+0x1a>
 8005c84:	4621      	mov	r1, r4
 8005c86:	4628      	mov	r0, r5
 8005c88:	f000 f80c 	bl	8005ca4 <__swsetup_r>
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	d0cb      	beq.n	8005c28 <__swbuf_r+0x28>
 8005c90:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005c94:	e7ea      	b.n	8005c6c <__swbuf_r+0x6c>
 8005c96:	bf00      	nop
 8005c98:	08005f74 	.word	0x08005f74
 8005c9c:	08005f94 	.word	0x08005f94
 8005ca0:	08005f54 	.word	0x08005f54

08005ca4 <__swsetup_r>:
 8005ca4:	4b32      	ldr	r3, [pc, #200]	; (8005d70 <__swsetup_r+0xcc>)
 8005ca6:	b570      	push	{r4, r5, r6, lr}
 8005ca8:	681d      	ldr	r5, [r3, #0]
 8005caa:	4606      	mov	r6, r0
 8005cac:	460c      	mov	r4, r1
 8005cae:	b125      	cbz	r5, 8005cba <__swsetup_r+0x16>
 8005cb0:	69ab      	ldr	r3, [r5, #24]
 8005cb2:	b913      	cbnz	r3, 8005cba <__swsetup_r+0x16>
 8005cb4:	4628      	mov	r0, r5
 8005cb6:	f7ff f90f 	bl	8004ed8 <__sinit>
 8005cba:	4b2e      	ldr	r3, [pc, #184]	; (8005d74 <__swsetup_r+0xd0>)
 8005cbc:	429c      	cmp	r4, r3
 8005cbe:	d10f      	bne.n	8005ce0 <__swsetup_r+0x3c>
 8005cc0:	686c      	ldr	r4, [r5, #4]
 8005cc2:	89a3      	ldrh	r3, [r4, #12]
 8005cc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005cc8:	0719      	lsls	r1, r3, #28
 8005cca:	d42c      	bmi.n	8005d26 <__swsetup_r+0x82>
 8005ccc:	06dd      	lsls	r5, r3, #27
 8005cce:	d411      	bmi.n	8005cf4 <__swsetup_r+0x50>
 8005cd0:	2309      	movs	r3, #9
 8005cd2:	6033      	str	r3, [r6, #0]
 8005cd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005cd8:	81a3      	strh	r3, [r4, #12]
 8005cda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005cde:	e03e      	b.n	8005d5e <__swsetup_r+0xba>
 8005ce0:	4b25      	ldr	r3, [pc, #148]	; (8005d78 <__swsetup_r+0xd4>)
 8005ce2:	429c      	cmp	r4, r3
 8005ce4:	d101      	bne.n	8005cea <__swsetup_r+0x46>
 8005ce6:	68ac      	ldr	r4, [r5, #8]
 8005ce8:	e7eb      	b.n	8005cc2 <__swsetup_r+0x1e>
 8005cea:	4b24      	ldr	r3, [pc, #144]	; (8005d7c <__swsetup_r+0xd8>)
 8005cec:	429c      	cmp	r4, r3
 8005cee:	bf08      	it	eq
 8005cf0:	68ec      	ldreq	r4, [r5, #12]
 8005cf2:	e7e6      	b.n	8005cc2 <__swsetup_r+0x1e>
 8005cf4:	0758      	lsls	r0, r3, #29
 8005cf6:	d512      	bpl.n	8005d1e <__swsetup_r+0x7a>
 8005cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cfa:	b141      	cbz	r1, 8005d0e <__swsetup_r+0x6a>
 8005cfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d00:	4299      	cmp	r1, r3
 8005d02:	d002      	beq.n	8005d0a <__swsetup_r+0x66>
 8005d04:	4630      	mov	r0, r6
 8005d06:	f7ff fc2f 	bl	8005568 <_free_r>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	6363      	str	r3, [r4, #52]	; 0x34
 8005d0e:	89a3      	ldrh	r3, [r4, #12]
 8005d10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005d14:	81a3      	strh	r3, [r4, #12]
 8005d16:	2300      	movs	r3, #0
 8005d18:	6063      	str	r3, [r4, #4]
 8005d1a:	6923      	ldr	r3, [r4, #16]
 8005d1c:	6023      	str	r3, [r4, #0]
 8005d1e:	89a3      	ldrh	r3, [r4, #12]
 8005d20:	f043 0308 	orr.w	r3, r3, #8
 8005d24:	81a3      	strh	r3, [r4, #12]
 8005d26:	6923      	ldr	r3, [r4, #16]
 8005d28:	b94b      	cbnz	r3, 8005d3e <__swsetup_r+0x9a>
 8005d2a:	89a3      	ldrh	r3, [r4, #12]
 8005d2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d34:	d003      	beq.n	8005d3e <__swsetup_r+0x9a>
 8005d36:	4621      	mov	r1, r4
 8005d38:	4630      	mov	r0, r6
 8005d3a:	f000 f847 	bl	8005dcc <__smakebuf_r>
 8005d3e:	89a0      	ldrh	r0, [r4, #12]
 8005d40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d44:	f010 0301 	ands.w	r3, r0, #1
 8005d48:	d00a      	beq.n	8005d60 <__swsetup_r+0xbc>
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	60a3      	str	r3, [r4, #8]
 8005d4e:	6963      	ldr	r3, [r4, #20]
 8005d50:	425b      	negs	r3, r3
 8005d52:	61a3      	str	r3, [r4, #24]
 8005d54:	6923      	ldr	r3, [r4, #16]
 8005d56:	b943      	cbnz	r3, 8005d6a <__swsetup_r+0xc6>
 8005d58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005d5c:	d1ba      	bne.n	8005cd4 <__swsetup_r+0x30>
 8005d5e:	bd70      	pop	{r4, r5, r6, pc}
 8005d60:	0781      	lsls	r1, r0, #30
 8005d62:	bf58      	it	pl
 8005d64:	6963      	ldrpl	r3, [r4, #20]
 8005d66:	60a3      	str	r3, [r4, #8]
 8005d68:	e7f4      	b.n	8005d54 <__swsetup_r+0xb0>
 8005d6a:	2000      	movs	r0, #0
 8005d6c:	e7f7      	b.n	8005d5e <__swsetup_r+0xba>
 8005d6e:	bf00      	nop
 8005d70:	20000010 	.word	0x20000010
 8005d74:	08005f74 	.word	0x08005f74
 8005d78:	08005f94 	.word	0x08005f94
 8005d7c:	08005f54 	.word	0x08005f54

08005d80 <__swhatbuf_r>:
 8005d80:	b570      	push	{r4, r5, r6, lr}
 8005d82:	460e      	mov	r6, r1
 8005d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d88:	2900      	cmp	r1, #0
 8005d8a:	b096      	sub	sp, #88	; 0x58
 8005d8c:	4614      	mov	r4, r2
 8005d8e:	461d      	mov	r5, r3
 8005d90:	da08      	bge.n	8005da4 <__swhatbuf_r+0x24>
 8005d92:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005d96:	2200      	movs	r2, #0
 8005d98:	602a      	str	r2, [r5, #0]
 8005d9a:	061a      	lsls	r2, r3, #24
 8005d9c:	d410      	bmi.n	8005dc0 <__swhatbuf_r+0x40>
 8005d9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005da2:	e00e      	b.n	8005dc2 <__swhatbuf_r+0x42>
 8005da4:	466a      	mov	r2, sp
 8005da6:	f000 f851 	bl	8005e4c <_fstat_r>
 8005daa:	2800      	cmp	r0, #0
 8005dac:	dbf1      	blt.n	8005d92 <__swhatbuf_r+0x12>
 8005dae:	9a01      	ldr	r2, [sp, #4]
 8005db0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005db4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005db8:	425a      	negs	r2, r3
 8005dba:	415a      	adcs	r2, r3
 8005dbc:	602a      	str	r2, [r5, #0]
 8005dbe:	e7ee      	b.n	8005d9e <__swhatbuf_r+0x1e>
 8005dc0:	2340      	movs	r3, #64	; 0x40
 8005dc2:	2000      	movs	r0, #0
 8005dc4:	6023      	str	r3, [r4, #0]
 8005dc6:	b016      	add	sp, #88	; 0x58
 8005dc8:	bd70      	pop	{r4, r5, r6, pc}
	...

08005dcc <__smakebuf_r>:
 8005dcc:	898b      	ldrh	r3, [r1, #12]
 8005dce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005dd0:	079d      	lsls	r5, r3, #30
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	460c      	mov	r4, r1
 8005dd6:	d507      	bpl.n	8005de8 <__smakebuf_r+0x1c>
 8005dd8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005ddc:	6023      	str	r3, [r4, #0]
 8005dde:	6123      	str	r3, [r4, #16]
 8005de0:	2301      	movs	r3, #1
 8005de2:	6163      	str	r3, [r4, #20]
 8005de4:	b002      	add	sp, #8
 8005de6:	bd70      	pop	{r4, r5, r6, pc}
 8005de8:	ab01      	add	r3, sp, #4
 8005dea:	466a      	mov	r2, sp
 8005dec:	f7ff ffc8 	bl	8005d80 <__swhatbuf_r>
 8005df0:	9900      	ldr	r1, [sp, #0]
 8005df2:	4605      	mov	r5, r0
 8005df4:	4630      	mov	r0, r6
 8005df6:	f7ff f96b 	bl	80050d0 <_malloc_r>
 8005dfa:	b948      	cbnz	r0, 8005e10 <__smakebuf_r+0x44>
 8005dfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e00:	059a      	lsls	r2, r3, #22
 8005e02:	d4ef      	bmi.n	8005de4 <__smakebuf_r+0x18>
 8005e04:	f023 0303 	bic.w	r3, r3, #3
 8005e08:	f043 0302 	orr.w	r3, r3, #2
 8005e0c:	81a3      	strh	r3, [r4, #12]
 8005e0e:	e7e3      	b.n	8005dd8 <__smakebuf_r+0xc>
 8005e10:	4b0d      	ldr	r3, [pc, #52]	; (8005e48 <__smakebuf_r+0x7c>)
 8005e12:	62b3      	str	r3, [r6, #40]	; 0x28
 8005e14:	89a3      	ldrh	r3, [r4, #12]
 8005e16:	6020      	str	r0, [r4, #0]
 8005e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e1c:	81a3      	strh	r3, [r4, #12]
 8005e1e:	9b00      	ldr	r3, [sp, #0]
 8005e20:	6163      	str	r3, [r4, #20]
 8005e22:	9b01      	ldr	r3, [sp, #4]
 8005e24:	6120      	str	r0, [r4, #16]
 8005e26:	b15b      	cbz	r3, 8005e40 <__smakebuf_r+0x74>
 8005e28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e2c:	4630      	mov	r0, r6
 8005e2e:	f000 f81f 	bl	8005e70 <_isatty_r>
 8005e32:	b128      	cbz	r0, 8005e40 <__smakebuf_r+0x74>
 8005e34:	89a3      	ldrh	r3, [r4, #12]
 8005e36:	f023 0303 	bic.w	r3, r3, #3
 8005e3a:	f043 0301 	orr.w	r3, r3, #1
 8005e3e:	81a3      	strh	r3, [r4, #12]
 8005e40:	89a0      	ldrh	r0, [r4, #12]
 8005e42:	4305      	orrs	r5, r0
 8005e44:	81a5      	strh	r5, [r4, #12]
 8005e46:	e7cd      	b.n	8005de4 <__smakebuf_r+0x18>
 8005e48:	08004e71 	.word	0x08004e71

08005e4c <_fstat_r>:
 8005e4c:	b538      	push	{r3, r4, r5, lr}
 8005e4e:	4d07      	ldr	r5, [pc, #28]	; (8005e6c <_fstat_r+0x20>)
 8005e50:	2300      	movs	r3, #0
 8005e52:	4604      	mov	r4, r0
 8005e54:	4608      	mov	r0, r1
 8005e56:	4611      	mov	r1, r2
 8005e58:	602b      	str	r3, [r5, #0]
 8005e5a:	f7fa fe34 	bl	8000ac6 <_fstat>
 8005e5e:	1c43      	adds	r3, r0, #1
 8005e60:	d102      	bne.n	8005e68 <_fstat_r+0x1c>
 8005e62:	682b      	ldr	r3, [r5, #0]
 8005e64:	b103      	cbz	r3, 8005e68 <_fstat_r+0x1c>
 8005e66:	6023      	str	r3, [r4, #0]
 8005e68:	bd38      	pop	{r3, r4, r5, pc}
 8005e6a:	bf00      	nop
 8005e6c:	20004b50 	.word	0x20004b50

08005e70 <_isatty_r>:
 8005e70:	b538      	push	{r3, r4, r5, lr}
 8005e72:	4d06      	ldr	r5, [pc, #24]	; (8005e8c <_isatty_r+0x1c>)
 8005e74:	2300      	movs	r3, #0
 8005e76:	4604      	mov	r4, r0
 8005e78:	4608      	mov	r0, r1
 8005e7a:	602b      	str	r3, [r5, #0]
 8005e7c:	f7fa fe33 	bl	8000ae6 <_isatty>
 8005e80:	1c43      	adds	r3, r0, #1
 8005e82:	d102      	bne.n	8005e8a <_isatty_r+0x1a>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	b103      	cbz	r3, 8005e8a <_isatty_r+0x1a>
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	bd38      	pop	{r3, r4, r5, pc}
 8005e8c:	20004b50 	.word	0x20004b50

08005e90 <_init>:
 8005e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e92:	bf00      	nop
 8005e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e96:	bc08      	pop	{r3}
 8005e98:	469e      	mov	lr, r3
 8005e9a:	4770      	bx	lr

08005e9c <_fini>:
 8005e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e9e:	bf00      	nop
 8005ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ea2:	bc08      	pop	{r3}
 8005ea4:	469e      	mov	lr, r3
 8005ea6:	4770      	bx	lr
