// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_reverse( input in, output out );

// wire_assign(input in, output out)
// wire_assign_reverse(input in, output out)
// wire_assign(input in, output out)
// wire_assign_reverse(input in, output out)

// wire_assign(input in, output out)
// wire_assign_reverse(input in, output out)
// wire_assign(input in, output out)
// wire_assign_reverse(input in, output out)

// wire_assign(input in, output out)
// wire_assign_reverse(input in, output out)
// wire_assign(input in, output out)
// wire_assign_reverse(input in, output out)

// wire_assign(input in, output out)
endmodule
