Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 2a3b93df4da84d73be0784ab06f51722 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spectrum_top_behav xil_defaultlib.spectrum_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.BUFG
Compiling architecture rtl of entity xil_defaultlib.heartbeat_gen [\heartbeat_gen("0001000000000000...]
Compiling module xil_defaultlib.spectrum_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot spectrum_top_behav
