==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6599:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6678:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6733:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6812:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6888:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6967:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7046:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7122:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7202:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7268:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7347:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7402:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7478:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7557:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7633:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7709:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7788:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7865:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:18 ; elapsed = 00:04:20 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1939 ; free virtual = 10768
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:18 ; elapsed = 00:04:20 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1941 ; free virtual = 10770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:19 ; elapsed = 00:04:21 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1940 ; free virtual = 10770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'int_64_div5' into 'operator_int_64_div5' (test.cpp:2698) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div5' into 'operator_long_div5' (test.cpp:2704) automatically.
WARNING: [SYNCHK 200-23] test.cpp:2689: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:20 ; elapsed = 00:04:21 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1926 ; free virtual = 10759
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:2686) in function 'int_64_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_64_div5' into 'operator_int_64_div5' (test.cpp:2698) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_64_div5' into 'operator_long_div5' (test.cpp:2704) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:20 ; elapsed = 00:04:22 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1882 ; free virtual = 10718
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:20 ; elapsed = 00:04:22 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1875 ; free virtual = 10710
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div5/in' to 'operator_long_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 239.46 seconds; current allocated memory: 178.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 179.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.6157ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'in_r' (0 ns)
	'call' operation ('call_ret_i_i', test.cpp:2684->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_1_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_2_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_3_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_4_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_5_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_6_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_7_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_8_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
	'call' operation ('call_ret4_9_i_i', test.cpp:2690->test.cpp:2698->test.cpp:2704) to 'lut_div5_chunk' (3.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 179.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 179.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_long_div5_mux_646_1_1_1' to 'operator_long_divbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_long_divbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 181.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 182.478 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:21 ; elapsed = 00:04:23 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 1859 ; free virtual = 10707
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:16 ; elapsed = 00:04:05 . Memory (MB): peak = 500.949 ; gain = 128.344 ; free physical = 2165 ; free virtual = 9796
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:16 ; elapsed = 00:04:05 . Memory (MB): peak = 500.949 ; gain = 128.344 ; free physical = 2165 ; free virtual = 9796
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:17 ; elapsed = 00:04:06 . Memory (MB): peak = 500.949 ; gain = 128.344 ; free physical = 2161 ; free virtual = 9793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:17 ; elapsed = 00:04:06 . Memory (MB): peak = 500.949 ; gain = 128.344 ; free physical = 2159 ; free virtual = 9792
INFO: [XFORM 203-602] Inlining function 'int_64_div5' into 'operator_long_div5' (test.cpp:222) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:17 ; elapsed = 00:04:07 . Memory (MB): peak = 500.949 ; gain = 128.344 ; free physical = 2142 ; free virtual = 9776
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:17 ; elapsed = 00:04:07 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2131 ; free virtual = 9766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_long_div5' ...
WARNING: [SYN 201-107] Renaming port name 'operator_long_div5/in' to 'operator_long_div5/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 229.19 seconds; current allocated memory: 123.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 124.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_long_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 124.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.26285ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	wire read on port 'in_r' (0 ns)
	'call' operation ('call_ret1_i', test.cpp:153->test.cpp:222) to 'lut_div5_chunk' (3.26 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 124.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 125.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_long_div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_long_div5/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_long_div5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_long_div5'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 126.562 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q2_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:18 ; elapsed = 00:04:08 . Memory (MB): peak = 564.605 ; gain = 192.000 ; free physical = 2127 ; free virtual = 9763
INFO: [SYSC 207-301] Generating SystemC RTL for operator_long_div5.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_long_div5.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_long_div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_long_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
