////////////////////////////////////////////////////////////////////////////////
// NXpython NXpython3 v2020.1
//
//
// Date:              Wed Feb 2 16:23:56 2022
//
// Command line       /opt/NanoXplore/NXmap3/2020.1/bin/nxpython3 
// Distribution:      Ubuntu 18.04.4 LTS
////////////////////////////////////////////////////////////////////////////////

        | Synthesizing project (step 1/2) with KEVLAR-5.0
        |   +---------------------------------------+
        |   | Options                               |
        |   +------------------------------+--------+
        |   | Autosave                     |    Yes |
        |   | DefaultFSMEncoding           | OneHot |
        |   | DefaultRAMMapping            |   AUTO |
        |   | DefaultROMMapping            |   AUTO |
        |   | DisableAssertionChecking     |     No |
        |   | DisableKeepPortOrdering      |     No |
        |   | DisableRAMAlternateForm      |     No |
        |   | DisableROMFullLutRecognition |     No |
        |   | IgnoreRAMFlashClear          |     No |
        |   | ManageUnconnectedOutputs     |  Error |
        |   | ManageUnconnectedSignals     |  Error |
        |   | MaxRegisterCount             |   2500 |
        |   +------------------------------+--------+
        |   Loading HDL
        |     Loading succeeded in 2 seconds
        |   Initializing design
        |     Creating cell: 'reduce_nor_2'
        |     Creating cell: 'Mux_2u_4u'
        |     Creating cell: 'add_2u_2u'
        |     Creating cell: 'ReadPort_2_8_0_3_8_1'
        |     Creating cell: 'ClockedWritePort_2_8_0_3_8_1'
        |     Creating cell: 'fifo4'
        |     Creating cell: 'reduce_or_12'
        |     Creating cell: 'reduce_or_2'
        |     Creating cell: 'add_12u_12u'
        |     Creating cell: 'Mux_3u_8u'
        |     Creating cell: 'Mux_4u_16u'
        |     Creating cell: 'reduce_nor_12'
        |     Creating cell: 'add_3u_3u'
        |     Creating cell: 'reduce_nor_3'
        |     Creating cell: 'simple_spi_top'
        |     Creating cell: 'reduce_nor_5'
        |     Creating cell: 'reduce_or_4'
        |     Creating cell: 'Select_6'
        |     Creating cell: 'reduce_or_3'
        |     Creating cell: 'Select_4'
        |     Creating cell: 'Select_3'
        |     Creating cell: 'wishbone_driver'
        |     Creating cell: 'ram'
        |     Creating cell: 'reduce_nor_8'
        |     Creating cell: 'add_8u_8u'
        |     Creating cell: 'Select_10'
        |     Creating cell: 'Select_12'
        |     Creating cell: 'Select_9'
        |     Creating cell: 'reduce_or_8'
        |     Creating cell: 'Select_5'
        |     Creating cell: 'SPI_PERIPHERAL'
        |     Creating cell: 'add_13u_13u'
        |     Creating cell: 'reduce_nor_24'
        |     Creating cell: 'add_24u_24u'
        |     Creating cell: 'reduce_nor_31'
        |     Creating cell: 'reduce_or_16'
        |     Creating cell: 'Select_17'
        |     Creating cell: 'reduce_or_17'
        |     Creating cell: 'Select_16'
        |     Creating cell: 'reduce_or_10'
        |     Creating cell: 'Select_22'
        |     Creating cell: 'Select_21'
        |     Creating cell: 'Select_20'
        |     Creating cell: 'reduce_or_9'
        |     Creating cell: 'reduce_or_21'
        |     Creating cell: 'reduce_or_18'
        |     Creating cell: 'Select_15'
        |     Creating cell: 'reduce_or_28'
        |     Creating cell: 'reduce_or_24'
        |     Creating cell: 'reduce_or_27'
        |     Creating cell: 'reduce_or_29'
        |     Creating cell: 'SPI_CONTROLER'
        |     Initializing SPI_CONTROLER as Design Top
        |     Initializing succeeded in 1 second
        |   Reporting BlackBoxes usage
        |     Nothing to report
        |   Reporting Model Directives usage
        |     Nothing to report
        |   Reporting Model Initializers usage
        |     Nothing to report
        |   Synthesizing project (step 1/2) succeeded in 4 seconds
////////////////////////////////////////////////////////////////////////////////
// NXpython NXpython3 v2020.1
//
//
// Date:              Wed Feb 2 16:23:56 2022
//
// Command line       /opt/NanoXplore/NXmap3/2020.1/bin/nxpython3 
// Distribution:      Ubuntu 18.04.4 LTS
////////////////////////////////////////////////////////////////////////////////

        | Synthesizing project (step 2/2) with PLANAR-5.0
        |   +---------------------------------------+
        |   | Options                               |
        |   +------------------------------+--------+
        |   | Autosave                     |    Yes |
        |   | DisableAdderBasicMerge       |     No |
        |   | DisableAdderTreeOptimization |     No |
        |   | DisableAdderTrivialRemoval   |     No |
        |   | DisableDSPAluOperator        |     No |
        |   | DisableDSPFullRecognition    |     No |
        |   | DisableDSPPreOperator        |     No |
        |   | DisableDSPRegisters          |     No |
        |   | DisableLoadAndResetBypass    |     No |
        |   | DisableRAMRegisters          |     No |
        |   | ManageAsynchronousReadPort   |    Yes |
        |   | ManageUninitializedLoops     |     No |
        |   | MappingEffort                |   High |
        |   | MaxRegisterCount             |   2500 |
        |   | OptimizedMux                 |    Yes |
        |   | VariantAwareSynthesis        |    Yes |
        |   +------------------------------+--------+
        |   Pre-mapping constant cells
        |     Pre-mapping constant cells succeeded in 1 milli-second
        |   Pre-mapping-hier dff cells
        |     Pre-mapping-hier dff cells succeeded in 12 milli-seconds
        |   Pre-mapping-hier adders
        |     Normalize adders
        |     Found Generator: add_2u_2u::GENE_ADD / false : 2 : 0 : 2 : 2
        |     Found Generator: add_12u_12u::GENE_ADD / false : 12 : 0 : 12 : 12
        |     Found Generator: add_3u_3u::GENE_ADD / false : 3 : 0 : 3 : 3
        |     Found Generator: add_8u_8u::GENE_ADD / false : 8 : 0 : 8 : 8
        |     Found Generator: add_13u_13u::GENE_ADD / false : 13 : 0 : 13 : 13
        |     Found Generator: add_24u_24u::GENE_ADD / false : 24 : 0 : 24 : 24
        |     Classify adders
        |     Found Generator: add_2u_2u::GENE_ADD / false : 2 : 0 : 2 : 2
        |     Found Generator: add_12u_12u::GENE_ADD / false : 12 : 0 : 12 : 12
        |     Found Generator: add_3u_3u::GENE_ADD / false : 3 : 0 : 3 : 3
        |     Found Generator: add_8u_8u::GENE_ADD / false : 8 : 0 : 8 : 8
        |     Found Generator: add_13u_13u::GENE_ADD / false : 13 : 0 : 13 : 13
        |     Found Generator: add_24u_24u::GENE_ADD / false : 24 : 0 : 24 : 24
        |     Collapse: Merging Linked adders
        |     Remove Trivial adders
        |     Pre-mapping-hier adders succeeded in 9 milli-seconds
        |   Flattening Top Module cell:
        |     Flattening Module cells succeeded in 341 milli-seconds
        |   Pre-mapping memories
        |     Pre-mapping memories succeeded in 135 milli-seconds
        |   Flattening Top Module cell:
        |     Flattening Module cells succeeded in 111 milli-seconds
        |   Pre-mapping constant cells
        |     Pre-mapping constant cells succeeded in 1 milli-second
        |   Pre-mapping tristate cells
        |     Pre-mapping tristate cells succeeded in 2 milli-seconds
        |   Pre-mapping latch cells
        |     Pre-mapping latch cells succeeded in 1 milli-second
        |   Pre-mapping dff cells
        |     Pre-mapping dff cells succeeded in 42 milli-seconds
        |   Pre-mapping dsp groups
        |     Collapse: Merging dsp groups
        |     Pre-mapping dsp groups succeeded in 1 milli-second
        |   Flattening Top Module cell:
        |     Flattening Module cells succeeded in 22 milli-seconds
        |   Pre-mapping top pads
        |     Pre-mapping top pads succeeded in 1 milli-second
        |   Pre-mapping top pads
        |     Pre-mapping top pads succeeded in 3 milli-seconds
        |   Preparing logic cell: LOGIC from: SPI_CONTROLER
        |     Preparing logic cell succeeded in 161 milli-seconds
        |   Optimize cycle 1
        |   Optimize cycle 2
        |   Optimize cycle 3
        |   Optimize cycle 4
        |   Optimize cycle 5
        |     Mapping logic cell succeeded in 20 seconds
        |   Post-mapping adders
        |     Post-mapping adders succeeded in 4 milli-seconds
        |   Post-mapping GenMultiplier
        |     Post-mapping GenMultiplier succeeded in 1 milli-second
        |   Post-mapping lessThan
        |     Post-mapping lessThan succeeded in 1 milli-second
        |   Post-mapping adders cleanup
        |     Post-mapping adders cleanup succeeded in 2 milli-seconds
        |     Flattening logic cell succeeded in 57 milli-seconds
        |   Post-mapping lut cells
        |     Post-mapping lut cells succeeded in 18 milli-seconds
        |   Post-mapping adder cells
        |     Post-mapping adder cells succeeded in 1 milli-second
        |   Post-mapping dsp cells
        |     Post-mapping dsp cells succeeded in 1 milli-second
        |   Post-mapping rfb cells
        |     Post-mapping rfb cells succeeded in 1 milli-second
        |   Post-mapping dff cells
        |     Post-mapping dff cells succeeded in 8 milli-seconds
        |   Post-mapping top pads
        |     Created 6 Pads
        |     Post-mapping top pads succeeded in 8 milli-seconds
        |   Checking design
        |     Checking design succeeded in 11 milli-seconds
        |   Reporting Instance Directives usage
        |     Nothing to report
        |   Reporting Instance Initializers usage
        |     Nothing to report
        |   Reporting instances
        |   Synthesizing project (step 2/2) succeeded in 24 seconds
