var searchData=
[
  ['the_20stm32f4_20chip_0',['A HAL (Hardware Abstract Layer) for the STM32f4 chip.',['../md_README.html',1,'']]],
  ['tim1_1',['TIM1',['../stm32f4__tim_8h.html#a2e87451fea8dc9380056d3cfc5ed81fb',1,'stm32f4_tim.h']]],
  ['tim10_2',['TIM10',['../stm32f4__tim_8h.html#a46b2ad3f5f506f0f8df0d2ec3e767267',1,'stm32f4_tim.h']]],
  ['tim11_3',['TIM11',['../stm32f4__tim_8h.html#acfd11ef966c7165f57e2cebe0abc71ad',1,'stm32f4_tim.h']]],
  ['tim12_4',['TIM12',['../stm32f4__tim_8h.html#a2397f8a0f8e7aa10cf8e8c049e431e53',1,'stm32f4_tim.h']]],
  ['tim13_5',['TIM13',['../stm32f4__tim_8h.html#a5a959a833074d59bf6cc7fb437c65b18',1,'stm32f4_tim.h']]],
  ['tim14_6',['TIM14',['../stm32f4__tim_8h.html#a2dd30f46fad69dd73e1d8941a43daffe',1,'stm32f4_tim.h']]],
  ['tim2_7',['TIM2',['../stm32f4__tim_8h.html#a3cfac9f2e43673f790f8668d48b4b92b',1,'stm32f4_tim.h']]],
  ['tim3_8',['TIM3',['../stm32f4__tim_8h.html#a61ee4c391385607d7af432b63905fcc9',1,'stm32f4_tim.h']]],
  ['tim4_9',['TIM4',['../stm32f4__tim_8h.html#a91a09bad8bdc7a1cb3d85cf49c94c8ec',1,'stm32f4_tim.h']]],
  ['tim5_10',['TIM5',['../stm32f4__tim_8h.html#a5125ff6a23a2ed66e2e19bd196128c14',1,'stm32f4_tim.h']]],
  ['tim6_11',['TIM6',['../stm32f4__tim_8h.html#ac7b4ed55f9201b498b38c962cca97314',1,'stm32f4_tim.h']]],
  ['tim7_12',['TIM7',['../stm32f4__tim_8h.html#a49267c49946fd61db6af8b49bcf16394',1,'stm32f4_tim.h']]],
  ['tim8_13',['TIM8',['../stm32f4__tim_8h.html#a9a3660400b17735e91331f256095810e',1,'stm32f4_tim.h']]],
  ['tim9_14',['TIM9',['../stm32f4__tim_8h.html#af52b4b4c36110a0addfa98059f54a50e',1,'stm32f4_tim.h']]],
  ['tim_5f1hz_5finit_15',['tim_1hz_init',['../hal__tim_8h.html#a49ad05cc6dff6fada2b6e489c9fa03f4',1,'tim_1hz_init(TIM_TypeDef *timx, uint32_t clk_hz):&#160;hal_tim.c'],['../hal__tim_8c.html#a49ad05cc6dff6fada2b6e489c9fa03f4',1,'tim_1hz_init(TIM_TypeDef *timx, uint32_t clk_hz):&#160;hal_tim.c']]],
  ['tim_5ftypedef_16',['TIM_TypeDef',['../structTIM__TypeDef.html',1,'']]],
  ['true_17',['TRUE',['../hal__types_8h.html#a3e5b8192e7d9ffaf3542f1210aec18ddaa82764c3079aea4e60c80e45befbb839',1,'hal_types.h']]],
  ['txcrcr_18',['TXCRCR',['../structSPI__TypeDef.html#a6629422f1265adf528e2e5079cda5198',1,'SPI_TypeDef']]]
];
