
bluetooth_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005468  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000036d0  080055a8  080055a8  000155a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008c78  08008c78  00018c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008c80  08008c80  00018c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008c84  08008c84  00018c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000008  08008c88  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003fa0  200001e4  08008e64  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20004184  08008e64  00024184  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 11 .debug_info   000186ec  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003229  00000000  00000000  00038943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000018b0  00000000  00000000  0003bb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000012e3  00000000  00000000  0003d420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00022efc  00000000  00000000  0003e703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00017007  00000000  00000000  000615ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ddecf  00000000  00000000  00078606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00006db8  00000000  00000000  001564d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000069  00000000  00000000  0015d290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e4 	.word	0x200001e4
 800015c:	00000000 	.word	0x00000000
 8000160:	08005590 	.word	0x08005590

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e8 	.word	0x200001e8
 800017c:	08005590 	.word	0x08005590

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b970 	b.w	8000518 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	460f      	mov	r7, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4694      	mov	ip, r2
 8000264:	d965      	bls.n	8000332 <__udivmoddi4+0xe2>
 8000266:	fab2 f382 	clz	r3, r2
 800026a:	b143      	cbz	r3, 800027e <__udivmoddi4+0x2e>
 800026c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000270:	f1c3 0220 	rsb	r2, r3, #32
 8000274:	409f      	lsls	r7, r3
 8000276:	fa20 f202 	lsr.w	r2, r0, r2
 800027a:	4317      	orrs	r7, r2
 800027c:	409c      	lsls	r4, r3
 800027e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000282:	fa1f f58c 	uxth.w	r5, ip
 8000286:	fbb7 f1fe 	udiv	r1, r7, lr
 800028a:	0c22      	lsrs	r2, r4, #16
 800028c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000290:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000294:	fb01 f005 	mul.w	r0, r1, r5
 8000298:	4290      	cmp	r0, r2
 800029a:	d90a      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029c:	eb1c 0202 	adds.w	r2, ip, r2
 80002a0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002a4:	f080 811c 	bcs.w	80004e0 <__udivmoddi4+0x290>
 80002a8:	4290      	cmp	r0, r2
 80002aa:	f240 8119 	bls.w	80004e0 <__udivmoddi4+0x290>
 80002ae:	3902      	subs	r1, #2
 80002b0:	4462      	add	r2, ip
 80002b2:	1a12      	subs	r2, r2, r0
 80002b4:	b2a4      	uxth	r4, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002c2:	fb00 f505 	mul.w	r5, r0, r5
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	d90a      	bls.n	80002e0 <__udivmoddi4+0x90>
 80002ca:	eb1c 0404 	adds.w	r4, ip, r4
 80002ce:	f100 32ff 	add.w	r2, r0, #4294967295
 80002d2:	f080 8107 	bcs.w	80004e4 <__udivmoddi4+0x294>
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	f240 8104 	bls.w	80004e4 <__udivmoddi4+0x294>
 80002dc:	4464      	add	r4, ip
 80002de:	3802      	subs	r0, #2
 80002e0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e4:	1b64      	subs	r4, r4, r5
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11e      	cbz	r6, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40dc      	lsrs	r4, r3
 80002ec:	2300      	movs	r3, #0
 80002ee:	e9c6 4300 	strd	r4, r3, [r6]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d908      	bls.n	800030c <__udivmoddi4+0xbc>
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	f000 80ed 	beq.w	80004da <__udivmoddi4+0x28a>
 8000300:	2100      	movs	r1, #0
 8000302:	e9c6 0500 	strd	r0, r5, [r6]
 8000306:	4608      	mov	r0, r1
 8000308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030c:	fab3 f183 	clz	r1, r3
 8000310:	2900      	cmp	r1, #0
 8000312:	d149      	bne.n	80003a8 <__udivmoddi4+0x158>
 8000314:	42ab      	cmp	r3, r5
 8000316:	d302      	bcc.n	800031e <__udivmoddi4+0xce>
 8000318:	4282      	cmp	r2, r0
 800031a:	f200 80f8 	bhi.w	800050e <__udivmoddi4+0x2be>
 800031e:	1a84      	subs	r4, r0, r2
 8000320:	eb65 0203 	sbc.w	r2, r5, r3
 8000324:	2001      	movs	r0, #1
 8000326:	4617      	mov	r7, r2
 8000328:	2e00      	cmp	r6, #0
 800032a:	d0e2      	beq.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	e9c6 4700 	strd	r4, r7, [r6]
 8000330:	e7df      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000332:	b902      	cbnz	r2, 8000336 <__udivmoddi4+0xe6>
 8000334:	deff      	udf	#255	; 0xff
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	2b00      	cmp	r3, #0
 800033c:	f040 8090 	bne.w	8000460 <__udivmoddi4+0x210>
 8000340:	1a8a      	subs	r2, r1, r2
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2101      	movs	r1, #1
 800034c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000350:	fb07 2015 	mls	r0, r7, r5, r2
 8000354:	0c22      	lsrs	r2, r4, #16
 8000356:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800035a:	fb0e f005 	mul.w	r0, lr, r5
 800035e:	4290      	cmp	r0, r2
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x124>
 8000362:	eb1c 0202 	adds.w	r2, ip, r2
 8000366:	f105 38ff 	add.w	r8, r5, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x122>
 800036c:	4290      	cmp	r0, r2
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2b8>
 8000372:	4645      	mov	r5, r8
 8000374:	1a12      	subs	r2, r2, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb2 f0f7 	udiv	r0, r2, r7
 800037c:	fb07 2210 	mls	r2, r7, r0, r2
 8000380:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x14e>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 32ff 	add.w	r2, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x14c>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2c2>
 800039c:	4610      	mov	r0, r2
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003a6:	e79f      	b.n	80002e8 <__udivmoddi4+0x98>
 80003a8:	f1c1 0720 	rsb	r7, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa05 f401 	lsl.w	r4, r5, r1
 80003ba:	fa20 f307 	lsr.w	r3, r0, r7
 80003be:	40fd      	lsrs	r5, r7
 80003c0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ca:	fa1f fe8c 	uxth.w	lr, ip
 80003ce:	fb09 5518 	mls	r5, r9, r8, r5
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d8:	fb08 f50e 	mul.w	r5, r8, lr
 80003dc:	42a5      	cmp	r5, r4
 80003de:	fa02 f201 	lsl.w	r2, r2, r1
 80003e2:	fa00 f001 	lsl.w	r0, r0, r1
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b0>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2b4>
 80003f4:	42a5      	cmp	r5, r4
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2b4>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4464      	add	r4, ip
 8000400:	1b64      	subs	r4, r4, r5
 8000402:	b29d      	uxth	r5, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000410:	fb03 fe0e 	mul.w	lr, r3, lr
 8000414:	45a6      	cmp	lr, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1da>
 8000418:	eb1c 0404 	adds.w	r4, ip, r4
 800041c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2ac>
 8000422:	45a6      	cmp	lr, r4
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2ac>
 8000426:	3b02      	subs	r3, #2
 8000428:	4464      	add	r4, ip
 800042a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800042e:	fba3 9502 	umull	r9, r5, r3, r2
 8000432:	eba4 040e 	sub.w	r4, r4, lr
 8000436:	42ac      	cmp	r4, r5
 8000438:	46c8      	mov	r8, r9
 800043a:	46ae      	mov	lr, r5
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x29c>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x298>
 8000440:	b156      	cbz	r6, 8000458 <__udivmoddi4+0x208>
 8000442:	ebb0 0208 	subs.w	r2, r0, r8
 8000446:	eb64 040e 	sbc.w	r4, r4, lr
 800044a:	fa04 f707 	lsl.w	r7, r4, r7
 800044e:	40ca      	lsrs	r2, r1
 8000450:	40cc      	lsrs	r4, r1
 8000452:	4317      	orrs	r7, r2
 8000454:	e9c6 7400 	strd	r7, r4, [r6]
 8000458:	4618      	mov	r0, r3
 800045a:	2100      	movs	r1, #0
 800045c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000460:	f1c3 0120 	rsb	r1, r3, #32
 8000464:	fa02 fc03 	lsl.w	ip, r2, r3
 8000468:	fa20 f201 	lsr.w	r2, r0, r1
 800046c:	fa25 f101 	lsr.w	r1, r5, r1
 8000470:	409d      	lsls	r5, r3
 8000472:	432a      	orrs	r2, r5
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000480:	fb07 1510 	mls	r5, r7, r0, r1
 8000484:	0c11      	lsrs	r1, r2, #16
 8000486:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800048a:	fb00 f50e 	mul.w	r5, r0, lr
 800048e:	428d      	cmp	r5, r1
 8000490:	fa04 f403 	lsl.w	r4, r4, r3
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x258>
 8000496:	eb1c 0101 	adds.w	r1, ip, r1
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b0>
 80004a0:	428d      	cmp	r5, r1
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b0>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1b49      	subs	r1, r1, r5
 80004aa:	b292      	uxth	r2, r2
 80004ac:	fbb1 f5f7 	udiv	r5, r1, r7
 80004b0:	fb07 1115 	mls	r1, r7, r5, r1
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	fb05 f10e 	mul.w	r1, r5, lr
 80004bc:	4291      	cmp	r1, r2
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x282>
 80004c0:	eb1c 0202 	adds.w	r2, ip, r2
 80004c4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2a8>
 80004ca:	4291      	cmp	r1, r2
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2a8>
 80004ce:	3d02      	subs	r5, #2
 80004d0:	4462      	add	r2, ip
 80004d2:	1a52      	subs	r2, r2, r1
 80004d4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0xfc>
 80004da:	4631      	mov	r1, r6
 80004dc:	4630      	mov	r0, r6
 80004de:	e708      	b.n	80002f2 <__udivmoddi4+0xa2>
 80004e0:	4639      	mov	r1, r7
 80004e2:	e6e6      	b.n	80002b2 <__udivmoddi4+0x62>
 80004e4:	4610      	mov	r0, r2
 80004e6:	e6fb      	b.n	80002e0 <__udivmoddi4+0x90>
 80004e8:	4548      	cmp	r0, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f0>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004f4:	3b01      	subs	r3, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f0>
 80004f8:	4645      	mov	r5, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x282>
 80004fc:	462b      	mov	r3, r5
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1da>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x258>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b0>
 8000508:	3d02      	subs	r5, #2
 800050a:	4462      	add	r2, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x124>
 800050e:	4608      	mov	r0, r1
 8000510:	e70a      	b.n	8000328 <__udivmoddi4+0xd8>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x14e>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 800051c:	b480      	push	{r7}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000524:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000528:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800052c:	f023 0218 	bic.w	r2, r3, #24
 8000530:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	4313      	orrs	r3, r2
 8000538:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800053c:	bf00      	nop
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr

08000548 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000548:	b480      	push	{r7}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000550:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000554:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000556:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	4313      	orrs	r3, r2
 800055e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000560:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000564:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	4013      	ands	r3, r2
 800056a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800056c:	68fb      	ldr	r3, [r7, #12]
}
 800056e:	bf00      	nop
 8000570:	3714      	adds	r7, #20
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr
	...

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b092      	sub	sp, #72	; 0x48
 8000580:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fea9 	bl	80012d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f871 	bl	800066c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800058a:	f000 f8e5 	bl	8000758 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 f9e3 	bl	8000958 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000592:	f000 f96b 	bl	800086c <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8000596:	f000 f9b7 	bl	8000908 <MX_USB_PCD_Init>
  MX_SPI1_Init();
 800059a:	f000 f929 	bl	80007f0 <MX_SPI1_Init>
  MX_LPTIM1_Init();
 800059e:	f000 f8f9 	bl	8000794 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */
  init_display();
 80005a2:	f000 fa5b 	bl	8000a5c <init_display>
  initDisplayBuffer();
 80005a6:	f000 fc2f 	bl	8000e08 <initDisplayBuffer>

  uint32_t startTime = 0;
 80005aa:	2300      	movs	r3, #0
 80005ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  const uint32_t interval = 1000;
 80005ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005b2:	63bb      	str	r3, [r7, #56]	; 0x38
  startTime = HAL_GetTick();
 80005b4:	f000 fefe 	bl	80013b4 <HAL_GetTick>
 80005b8:	63f8      	str	r0, [r7, #60]	; 0x3c
  uint32_t seconds = 0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	637b      	str	r3, [r7, #52]	; 0x34
  char str[12];
  uint32_t startTime1 = 0;
 80005be:	2300      	movs	r3, #0
 80005c0:	633b      	str	r3, [r7, #48]	; 0x30
  char str1[12];
  char str2[12];
  int vcom_bit = 0;
 80005c2:	2300      	movs	r3, #0
 80005c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t counterValue = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_LPTIM_Counter_Start(&hlptim1, 0xFFFF) != HAL_OK)
 80005ca:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80005ce:	4824      	ldr	r0, [pc, #144]	; (8000660 <main+0xe4>)
 80005d0:	f001 fa3a 	bl	8001a48 <HAL_LPTIM_Counter_Start>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <main+0x62>
  {
      // Starting Error
      Error_Handler();
 80005da:	f000 fa1b 	bl	8000a14 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  counterValue = HAL_LPTIM_ReadCounter(&hlptim1);
 80005de:	4820      	ldr	r0, [pc, #128]	; (8000660 <main+0xe4>)
 80005e0:	f001 fa76 	bl	8001ad0 <HAL_LPTIM_ReadCounter>
 80005e4:	62b8      	str	r0, [r7, #40]	; 0x28
	  numToString(30, 140, counterValue, "lu", 1);
 80005e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80005e8:	2301      	movs	r3, #1
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	4b1d      	ldr	r3, [pc, #116]	; (8000664 <main+0xe8>)
 80005ee:	218c      	movs	r1, #140	; 0x8c
 80005f0:	201e      	movs	r0, #30
 80005f2:	f000 fbcd 	bl	8000d90 <numToString>
	  updateDisplay(140, 188);
 80005f6:	21bc      	movs	r1, #188	; 0xbc
 80005f8:	208c      	movs	r0, #140	; 0x8c
 80005fa:	f000 fa83 	bl	8000b04 <updateDisplay>

	  if (HAL_GetTick() - startTime >= interval) {
 80005fe:	f000 fed9 	bl	80013b4 <HAL_GetTick>
 8000602:	4602      	mov	r2, r0
 8000604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000606:	1ad3      	subs	r3, r2, r3
 8000608:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800060a:	429a      	cmp	r2, r3
 800060c:	d8e7      	bhi.n	80005de <main+0x62>

		 startTime1 = HAL_GetTick();
 800060e:	f000 fed1 	bl	80013b4 <HAL_GetTick>
 8000612:	6338      	str	r0, [r7, #48]	; 0x30
		 drawString(30, 60, "Schnuffi", 1);
 8000614:	2301      	movs	r3, #1
 8000616:	4a14      	ldr	r2, [pc, #80]	; (8000668 <main+0xec>)
 8000618:	213c      	movs	r1, #60	; 0x3c
 800061a:	201e      	movs	r0, #30
 800061c:	f000 fb92 	bl	8000d44 <drawString>
		 drawString(30, 100, "Schnuffi", 1);
 8000620:	2301      	movs	r3, #1
 8000622:	4a11      	ldr	r2, [pc, #68]	; (8000668 <main+0xec>)
 8000624:	2164      	movs	r1, #100	; 0x64
 8000626:	201e      	movs	r0, #30
 8000628:	f000 fb8c 	bl	8000d44 <drawString>
		 //numToString(30, 140, vcom_bit, "u", 1);
		 startTime1 = HAL_GetTick() - startTime1;
 800062c:	f000 fec2 	bl	80013b4 <HAL_GetTick>
 8000630:	4602      	mov	r2, r0
 8000632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	633b      	str	r3, [r7, #48]	; 0x30
		 numToString(80, 20, startTime1, "lu", 1);
 8000638:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800063a:	2301      	movs	r3, #1
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	4b09      	ldr	r3, [pc, #36]	; (8000664 <main+0xe8>)
 8000640:	2114      	movs	r1, #20
 8000642:	2050      	movs	r0, #80	; 0x50
 8000644:	f000 fba4 	bl	8000d90 <numToString>
		 startTime = HAL_GetTick();
 8000648:	f000 feb4 	bl	80013b4 <HAL_GetTick>
 800064c:	63f8      	str	r0, [r7, #60]	; 0x3c
		 //sendToDisplay();
		 updateDisplay(30, 148);
 800064e:	2194      	movs	r1, #148	; 0x94
 8000650:	201e      	movs	r0, #30
 8000652:	f000 fa57 	bl	8000b04 <updateDisplay>
		 HAL_Delay(1000);
 8000656:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800065a:	f000 fec3 	bl	80013e4 <HAL_Delay>
	  counterValue = HAL_LPTIM_ReadCounter(&hlptim1);
 800065e:	e7be      	b.n	80005de <main+0x62>
 8000660:	20000200 	.word	0x20000200
 8000664:	080055a8 	.word	0x080055a8
 8000668:	080055ac 	.word	0x080055ac

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b09a      	sub	sp, #104	; 0x68
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	2248      	movs	r2, #72	; 0x48
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f004 fb04 	bl	8004c88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]
 800068e:	615a      	str	r2, [r3, #20]
 8000690:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8000692:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000696:	68db      	ldr	r3, [r3, #12]
 8000698:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800069c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80006a0:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80006a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006a6:	68db      	ldr	r3, [r3, #12]
 80006a8:	f023 0303 	bic.w	r3, r3, #3
 80006ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006b6:	f001 fb41 	bl	8001d3c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006ba:	2000      	movs	r0, #0
 80006bc:	f7ff ff2e 	bl	800051c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	4b24      	ldr	r3, [pc, #144]	; (8000754 <SystemClock_Config+0xe8>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80006c8:	4a22      	ldr	r2, [pc, #136]	; (8000754 <SystemClock_Config+0xe8>)
 80006ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b20      	ldr	r3, [pc, #128]	; (8000754 <SystemClock_Config+0xe8>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80006d8:	603b      	str	r3, [r7, #0]
 80006da:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80006dc:	2327      	movs	r3, #39	; 0x27
 80006de:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006e6:	2301      	movs	r3, #1
 80006e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006f0:	2301      	movs	r3, #1
 80006f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f4:	2340      	movs	r3, #64	; 0x40
 80006f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006f8:	2300      	movs	r3, #0
 80006fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006fc:	2360      	movs	r3, #96	; 0x60
 80006fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000700:	2300      	movs	r3, #0
 8000702:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000704:	f107 0320 	add.w	r3, r7, #32
 8000708:	4618      	mov	r0, r3
 800070a:	f001 feab 	bl	8002464 <HAL_RCC_OscConfig>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000714:	f000 f97e 	bl	8000a14 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8000718:	236f      	movs	r3, #111	; 0x6f
 800071a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800071c:	2302      	movs	r3, #2
 800071e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000730:	2300      	movs	r3, #0
 8000732:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2101      	movs	r1, #1
 8000738:	4618      	mov	r0, r3
 800073a:	f002 fa07 	bl	8002b4c <HAL_RCC_ClockConfig>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000744:	f000 f966 	bl	8000a14 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000748:	f002 ffc2 	bl	80036d0 <HAL_RCCEx_EnableMSIPLLMode>
}
 800074c:	bf00      	nop
 800074e:	3768      	adds	r7, #104	; 0x68
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	58000400 	.word	0x58000400

08000758 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b094      	sub	sp, #80	; 0x50
 800075c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800075e:	463b      	mov	r3, r7
 8000760:	2250      	movs	r2, #80	; 0x50
 8000762:	2100      	movs	r1, #0
 8000764:	4618      	mov	r0, r3
 8000766:	f004 fa8f 	bl	8004c88 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 800076a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800076e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000770:	2300      	movs	r3, #0
 8000772:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8000774:	2300      	movs	r3, #0
 8000776:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000778:	463b      	mov	r3, r7
 800077a:	4618      	mov	r0, r3
 800077c:	f002 fe32 	bl	80033e4 <HAL_RCCEx_PeriphCLKConfig>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000786:	f000 f945 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800078a:	bf00      	nop
 800078c:	3750      	adds	r7, #80	; 0x50
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
	...

08000794 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8000798:	4b13      	ldr	r3, [pc, #76]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 800079a:	4a14      	ldr	r2, [pc, #80]	; (80007ec <MX_LPTIM1_Init+0x58>)
 800079c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800079e:	4b12      	ldr	r3, [pc, #72]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV32;
 80007a4:	4b10      	ldr	r3, [pc, #64]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007a6:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80007aa:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80007ac:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007b2:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007bc:	2200      	movs	r2, #0
 80007be:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80007c0:	4b09      	ldr	r3, [pc, #36]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80007c6:	4b08      	ldr	r3, [pc, #32]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80007cc:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80007d2:	4805      	ldr	r0, [pc, #20]	; (80007e8 <MX_LPTIM1_Init+0x54>)
 80007d4:	f001 f896 	bl	8001904 <HAL_LPTIM_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 80007de:	f000 f919 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80007e2:	bf00      	nop
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000200 	.word	0x20000200
 80007ec:	40007c00 	.word	0x40007c00

080007f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007f4:	4b1b      	ldr	r3, [pc, #108]	; (8000864 <MX_SPI1_Init+0x74>)
 80007f6:	4a1c      	ldr	r2, [pc, #112]	; (8000868 <MX_SPI1_Init+0x78>)
 80007f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007fa:	4b1a      	ldr	r3, [pc, #104]	; (8000864 <MX_SPI1_Init+0x74>)
 80007fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000800:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000802:	4b18      	ldr	r3, [pc, #96]	; (8000864 <MX_SPI1_Init+0x74>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000808:	4b16      	ldr	r3, [pc, #88]	; (8000864 <MX_SPI1_Init+0x74>)
 800080a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800080e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000810:	4b14      	ldr	r3, [pc, #80]	; (8000864 <MX_SPI1_Init+0x74>)
 8000812:	2200      	movs	r2, #0
 8000814:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000816:	4b13      	ldr	r3, [pc, #76]	; (8000864 <MX_SPI1_Init+0x74>)
 8000818:	2200      	movs	r2, #0
 800081a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800081c:	4b11      	ldr	r3, [pc, #68]	; (8000864 <MX_SPI1_Init+0x74>)
 800081e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000822:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000824:	4b0f      	ldr	r3, [pc, #60]	; (8000864 <MX_SPI1_Init+0x74>)
 8000826:	2210      	movs	r2, #16
 8000828:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800082a:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <MX_SPI1_Init+0x74>)
 800082c:	2200      	movs	r2, #0
 800082e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000830:	4b0c      	ldr	r3, [pc, #48]	; (8000864 <MX_SPI1_Init+0x74>)
 8000832:	2200      	movs	r2, #0
 8000834:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000836:	4b0b      	ldr	r3, [pc, #44]	; (8000864 <MX_SPI1_Init+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800083c:	4b09      	ldr	r3, [pc, #36]	; (8000864 <MX_SPI1_Init+0x74>)
 800083e:	2207      	movs	r2, #7
 8000840:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000842:	4b08      	ldr	r3, [pc, #32]	; (8000864 <MX_SPI1_Init+0x74>)
 8000844:	2200      	movs	r2, #0
 8000846:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000848:	4b06      	ldr	r3, [pc, #24]	; (8000864 <MX_SPI1_Init+0x74>)
 800084a:	2200      	movs	r2, #0
 800084c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800084e:	4805      	ldr	r0, [pc, #20]	; (8000864 <MX_SPI1_Init+0x74>)
 8000850:	f003 f855 	bl	80038fe <HAL_SPI_Init>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800085a:	f000 f8db 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800085e:	bf00      	nop
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	20000238 	.word	0x20000238
 8000868:	40013000 	.word	0x40013000

0800086c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000870:	4b23      	ldr	r3, [pc, #140]	; (8000900 <MX_USART1_UART_Init+0x94>)
 8000872:	4a24      	ldr	r2, [pc, #144]	; (8000904 <MX_USART1_UART_Init+0x98>)
 8000874:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000876:	4b22      	ldr	r3, [pc, #136]	; (8000900 <MX_USART1_UART_Init+0x94>)
 8000878:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800087c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 800087e:	4b20      	ldr	r3, [pc, #128]	; (8000900 <MX_USART1_UART_Init+0x94>)
 8000880:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000884:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000886:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <MX_USART1_UART_Init+0x94>)
 8000888:	2200      	movs	r2, #0
 800088a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800088c:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <MX_USART1_UART_Init+0x94>)
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000892:	4b1b      	ldr	r3, [pc, #108]	; (8000900 <MX_USART1_UART_Init+0x94>)
 8000894:	220c      	movs	r2, #12
 8000896:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000898:	4b19      	ldr	r3, [pc, #100]	; (8000900 <MX_USART1_UART_Init+0x94>)
 800089a:	2200      	movs	r2, #0
 800089c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800089e:	4b18      	ldr	r3, [pc, #96]	; (8000900 <MX_USART1_UART_Init+0x94>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a4:	4b16      	ldr	r3, [pc, #88]	; (8000900 <MX_USART1_UART_Init+0x94>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008aa:	4b15      	ldr	r3, [pc, #84]	; (8000900 <MX_USART1_UART_Init+0x94>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b0:	4b13      	ldr	r3, [pc, #76]	; (8000900 <MX_USART1_UART_Init+0x94>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008b6:	4812      	ldr	r0, [pc, #72]	; (8000900 <MX_USART1_UART_Init+0x94>)
 80008b8:	f003 fbbe 	bl	8004038 <HAL_UART_Init>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80008c2:	f000 f8a7 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c6:	2100      	movs	r1, #0
 80008c8:	480d      	ldr	r0, [pc, #52]	; (8000900 <MX_USART1_UART_Init+0x94>)
 80008ca:	f004 f885 	bl	80049d8 <HAL_UARTEx_SetTxFifoThreshold>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80008d4:	f000 f89e 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008d8:	2100      	movs	r1, #0
 80008da:	4809      	ldr	r0, [pc, #36]	; (8000900 <MX_USART1_UART_Init+0x94>)
 80008dc:	f004 f8ba 	bl	8004a54 <HAL_UARTEx_SetRxFifoThreshold>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80008e6:	f000 f895 	bl	8000a14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <MX_USART1_UART_Init+0x94>)
 80008ec:	f004 f83b 	bl	8004966 <HAL_UARTEx_DisableFifoMode>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80008f6:	f000 f88d 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	2000029c 	.word	0x2000029c
 8000904:	40013800 	.word	0x40013800

08000908 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800090c:	4b10      	ldr	r3, [pc, #64]	; (8000950 <MX_USB_PCD_Init+0x48>)
 800090e:	4a11      	ldr	r2, [pc, #68]	; (8000954 <MX_USB_PCD_Init+0x4c>)
 8000910:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000912:	4b0f      	ldr	r3, [pc, #60]	; (8000950 <MX_USB_PCD_Init+0x48>)
 8000914:	2208      	movs	r2, #8
 8000916:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000918:	4b0d      	ldr	r3, [pc, #52]	; (8000950 <MX_USB_PCD_Init+0x48>)
 800091a:	2202      	movs	r2, #2
 800091c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800091e:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <MX_USB_PCD_Init+0x48>)
 8000920:	2202      	movs	r2, #2
 8000922:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000924:	4b0a      	ldr	r3, [pc, #40]	; (8000950 <MX_USB_PCD_Init+0x48>)
 8000926:	2200      	movs	r2, #0
 8000928:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800092a:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_USB_PCD_Init+0x48>)
 800092c:	2200      	movs	r2, #0
 800092e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000930:	4b07      	ldr	r3, [pc, #28]	; (8000950 <MX_USB_PCD_Init+0x48>)
 8000932:	2200      	movs	r2, #0
 8000934:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000936:	4b06      	ldr	r3, [pc, #24]	; (8000950 <MX_USB_PCD_Init+0x48>)
 8000938:	2200      	movs	r2, #0
 800093a:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800093c:	4804      	ldr	r0, [pc, #16]	; (8000950 <MX_USB_PCD_Init+0x48>)
 800093e:	f001 f905 	bl	8001b4c <HAL_PCD_Init>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000948:	f000 f864 	bl	8000a14 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000330 	.word	0x20000330
 8000954:	40006800 	.word	0x40006800

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096c:	2004      	movs	r0, #4
 800096e:	f7ff fdeb 	bl	8000548 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000972:	2001      	movs	r0, #1
 8000974:	f7ff fde8 	bl	8000548 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000978:	2002      	movs	r0, #2
 800097a:	f7ff fde5 	bl	8000548 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800097e:	2008      	movs	r0, #8
 8000980:	f7ff fde2 	bl	8000548 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8000984:	2200      	movs	r2, #0
 8000986:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800098a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800098e:	f000 ffa1 	bl	80018d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	2123      	movs	r1, #35	; 0x23
 8000996:	481c      	ldr	r0, [pc, #112]	; (8000a08 <MX_GPIO_Init+0xb0>)
 8000998:	f000 ff9c 	bl	80018d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA6 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_8;
 800099c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80009a0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a2:	2301      	movs	r3, #1
 80009a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	4619      	mov	r1, r3
 80009b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b6:	f000 fe1d 	bl	80015f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009ba:	2310      	movs	r3, #16
 80009bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009be:	2300      	movs	r3, #0
 80009c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	4619      	mov	r1, r3
 80009ca:	4810      	ldr	r0, [pc, #64]	; (8000a0c <MX_GPIO_Init+0xb4>)
 80009cc:	f000 fe12 	bl	80015f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 80009d0:	2323      	movs	r3, #35	; 0x23
 80009d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e0:	1d3b      	adds	r3, r7, #4
 80009e2:	4619      	mov	r1, r3
 80009e4:	4808      	ldr	r0, [pc, #32]	; (8000a08 <MX_GPIO_Init+0xb0>)
 80009e6:	f000 fe05 	bl	80015f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80009ea:	2303      	movs	r3, #3
 80009ec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ee:	2300      	movs	r3, #0
 80009f0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	4619      	mov	r1, r3
 80009fa:	4805      	ldr	r0, [pc, #20]	; (8000a10 <MX_GPIO_Init+0xb8>)
 80009fc:	f000 fdfa 	bl	80015f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a00:	bf00      	nop
 8000a02:	3718      	adds	r7, #24
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	48000400 	.word	0x48000400
 8000a0c:	48000800 	.word	0x48000800
 8000a10:	48000c00 	.word	0x48000c00

08000a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a18:	b672      	cpsid	i
}
 8000a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <Error_Handler+0x8>
	...

08000a20 <clearDisplay>:
//uint8_t frontBuffer[DISPLAY_HEIGHT][DISPLAY_WIDTH / 8];
uint8_t backBuffer[DISPLAY_HEIGHT][DISPLAY_WIDTH / 8] __attribute__((aligned(4)));
uint8_t (*currentBuffer)[DISPLAY_WIDTH / 8] = backBuffer;
uint8_t sendToDisplayBuffer[TOTAL_DATA_SIZE];

void clearDisplay(void) {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	SCS_HIGH();
 8000a24:	2201      	movs	r2, #1
 8000a26:	2110      	movs	r1, #16
 8000a28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a2c:	f000 ff52 	bl	80018d4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &clear_command, 1, HAL_MAX_DELAY);
 8000a30:	f04f 33ff 	mov.w	r3, #4294967295
 8000a34:	2201      	movs	r2, #1
 8000a36:	4907      	ldr	r1, [pc, #28]	; (8000a54 <clearDisplay+0x34>)
 8000a38:	4807      	ldr	r0, [pc, #28]	; (8000a58 <clearDisplay+0x38>)
 8000a3a:	f003 f803 	bl	8003a44 <HAL_SPI_Transmit>
	//HAL_SPI_Transmit(&hspi1, &dummy_8bit, 1, HAL_MAX_DELAY);
	SCS_LOW();
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2110      	movs	r1, #16
 8000a42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a46:	f000 ff45 	bl	80018d4 <HAL_GPIO_WritePin>
	toggle_vcom();
 8000a4a:	f000 f82d 	bl	8000aa8 <toggle_vcom>
}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000180 	.word	0x20000180
 8000a58:	20000238 	.word	0x20000238

08000a5c <init_display>:

void init_display(void) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	// Step 1
	HAL_Delay(10);
 8000a60:	200a      	movs	r0, #10
 8000a62:	f000 fcbf 	bl	80013e4 <HAL_Delay>
	DISP_LOW();
 8000a66:	2200      	movs	r2, #0
 8000a68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a6c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a70:	f000 ff30 	bl	80018d4 <HAL_GPIO_WritePin>
	SCS_LOW();
 8000a74:	2200      	movs	r2, #0
 8000a76:	2110      	movs	r1, #16
 8000a78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a7c:	f000 ff2a 	bl	80018d4 <HAL_GPIO_WritePin>
	EXTCOMIN_LOW();
 8000a80:	2200      	movs	r2, #0
 8000a82:	2140      	movs	r1, #64	; 0x40
 8000a84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a88:	f000 ff24 	bl	80018d4 <HAL_GPIO_WritePin>
	// Step 2
	clearDisplay();
 8000a8c:	f7ff ffc8 	bl	8000a20 <clearDisplay>
	HAL_Delay(50);
 8000a90:	2032      	movs	r0, #50	; 0x32
 8000a92:	f000 fca7 	bl	80013e4 <HAL_Delay>
	// Step 3
	DISP_HIGH();
 8000a96:	2201      	movs	r2, #1
 8000a98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aa0:	f000 ff18 	bl	80018d4 <HAL_GPIO_WritePin>
	// Step 4
}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <toggle_vcom>:

unsigned int toggle_vcom(void) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
	SCS_HIGH();
 8000aac:	2201      	movs	r2, #1
 8000aae:	2110      	movs	r1, #16
 8000ab0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ab4:	f000 ff0e 	bl	80018d4 <HAL_GPIO_WritePin>
	vcom_bit ^= 0x40;
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	; (8000af8 <toggle_vcom+0x50>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	4b0d      	ldr	r3, [pc, #52]	; (8000af8 <toggle_vcom+0x50>)
 8000ac4:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &vcom_bit, 1, HAL_MAX_DELAY);
 8000ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aca:	2201      	movs	r2, #1
 8000acc:	490a      	ldr	r1, [pc, #40]	; (8000af8 <toggle_vcom+0x50>)
 8000ace:	480b      	ldr	r0, [pc, #44]	; (8000afc <toggle_vcom+0x54>)
 8000ad0:	f002 ffb8 	bl	8003a44 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, &dummy_8bit, 1, HAL_MAX_DELAY);
 8000ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad8:	2201      	movs	r2, #1
 8000ada:	4909      	ldr	r1, [pc, #36]	; (8000b00 <toggle_vcom+0x58>)
 8000adc:	4807      	ldr	r0, [pc, #28]	; (8000afc <toggle_vcom+0x54>)
 8000ade:	f002 ffb1 	bl	8003a44 <HAL_SPI_Transmit>
	SCS_LOW();
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2110      	movs	r1, #16
 8000ae6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aea:	f000 fef3 	bl	80018d4 <HAL_GPIO_WritePin>
	return vcom_bit;
 8000aee:	4b02      	ldr	r3, [pc, #8]	; (8000af8 <toggle_vcom+0x50>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000182 	.word	0x20000182
 8000afc:	20000238 	.word	0x20000238
 8000b00:	2000060d 	.word	0x2000060d

08000b04 <updateDisplay>:

	int vcom_bit = toggle_vcom();
	return vcom_bit;
}

unsigned int updateDisplay(uint8_t x_start, uint8_t x_end) {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b088      	sub	sp, #32
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	460a      	mov	r2, r1
 8000b0e:	71fb      	strb	r3, [r7, #7]
 8000b10:	4613      	mov	r3, r2
 8000b12:	71bb      	strb	r3, [r7, #6]
	uint8_t* sendBufferPtr = sendToDisplayBuffer;
 8000b14:	4b34      	ldr	r3, [pc, #208]	; (8000be8 <updateDisplay+0xe4>)
 8000b16:	61fb      	str	r3, [r7, #28]
	*sendBufferPtr++ = write_mode;
 8000b18:	69fb      	ldr	r3, [r7, #28]
 8000b1a:	1c5a      	adds	r2, r3, #1
 8000b1c:	61fa      	str	r2, [r7, #28]
 8000b1e:	4a33      	ldr	r2, [pc, #204]	; (8000bec <updateDisplay+0xe8>)
 8000b20:	7812      	ldrb	r2, [r2, #0]
 8000b22:	701a      	strb	r2, [r3, #0]

	for (uint8_t line = x_start; line <= x_end; line++) {
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	76fb      	strb	r3, [r7, #27]
 8000b28:	e027      	b.n	8000b7a <updateDisplay+0x76>
	    // Send line address inverted
	    uint8_t line_address = (uint8_t)(__RBIT((uint8_t)(line)) >> 24);
 8000b2a:	7efb      	ldrb	r3, [r7, #27]
 8000b2c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	fa93 f3a3 	rbit	r3, r3
 8000b34:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	0e1b      	lsrs	r3, r3, #24
 8000b3a:	74fb      	strb	r3, [r7, #19]
	    *sendBufferPtr++ = line_address;
 8000b3c:	69fb      	ldr	r3, [r7, #28]
 8000b3e:	1c5a      	adds	r2, r3, #1
 8000b40:	61fa      	str	r2, [r7, #28]
 8000b42:	7cfa      	ldrb	r2, [r7, #19]
 8000b44:	701a      	strb	r2, [r3, #0]

	    // Add pixel data from displayBuffer -> to improve this all the gfx code could modify only the bufferPtr/sendToDisplayBuffer
	    memcpy(sendBufferPtr, currentBuffer[line - 1], DISPLAY_WIDTH / 8);
 8000b46:	4b2a      	ldr	r3, [pc, #168]	; (8000bf0 <updateDisplay+0xec>)
 8000b48:	6819      	ldr	r1, [r3, #0]
 8000b4a:	7efa      	ldrb	r2, [r7, #27]
 8000b4c:	4613      	mov	r3, r2
 8000b4e:	011b      	lsls	r3, r3, #4
 8000b50:	1a9b      	subs	r3, r3, r2
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	3b1e      	subs	r3, #30
 8000b56:	440b      	add	r3, r1
 8000b58:	221e      	movs	r2, #30
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	69f8      	ldr	r0, [r7, #28]
 8000b5e:	f004 f8c7 	bl	8004cf0 <memcpy>
	    sendBufferPtr += DISPLAY_WIDTH / 8;
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	331e      	adds	r3, #30
 8000b66:	61fb      	str	r3, [r7, #28]

	    // Send 8 dummy bits after each line's pixel data
	    *sendBufferPtr++ = dummy_8bit;
 8000b68:	69fb      	ldr	r3, [r7, #28]
 8000b6a:	1c5a      	adds	r2, r3, #1
 8000b6c:	61fa      	str	r2, [r7, #28]
 8000b6e:	4a21      	ldr	r2, [pc, #132]	; (8000bf4 <updateDisplay+0xf0>)
 8000b70:	7812      	ldrb	r2, [r2, #0]
 8000b72:	701a      	strb	r2, [r3, #0]
	for (uint8_t line = x_start; line <= x_end; line++) {
 8000b74:	7efb      	ldrb	r3, [r7, #27]
 8000b76:	3301      	adds	r3, #1
 8000b78:	76fb      	strb	r3, [r7, #27]
 8000b7a:	7efa      	ldrb	r2, [r7, #27]
 8000b7c:	79bb      	ldrb	r3, [r7, #6]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d9d3      	bls.n	8000b2a <updateDisplay+0x26>
	}
	*sendBufferPtr++ = dummy_16bit;
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	1c5a      	adds	r2, r3, #1
 8000b86:	61fa      	str	r2, [r7, #28]
 8000b88:	4a1b      	ldr	r2, [pc, #108]	; (8000bf8 <updateDisplay+0xf4>)
 8000b8a:	7812      	ldrb	r2, [r2, #0]
 8000b8c:	701a      	strb	r2, [r3, #0]

	RED_LED_ON();
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2102      	movs	r1, #2
 8000b92:	481a      	ldr	r0, [pc, #104]	; (8000bfc <updateDisplay+0xf8>)
 8000b94:	f000 fe9e 	bl	80018d4 <HAL_GPIO_WritePin>
	SCS_HIGH();
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2110      	movs	r1, #16
 8000b9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ba0:	f000 fe98 	bl	80018d4 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, sendToDisplayBuffer, TOTAL_DATA_SIZE, HAL_MAX_DELAY);
 8000ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba8:	f641 6203 	movw	r2, #7683	; 0x1e03
 8000bac:	490e      	ldr	r1, [pc, #56]	; (8000be8 <updateDisplay+0xe4>)
 8000bae:	4814      	ldr	r0, [pc, #80]	; (8000c00 <updateDisplay+0xfc>)
 8000bb0:	f002 ff48 	bl	8003a44 <HAL_SPI_Transmit>
	SCS_LOW();
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2110      	movs	r1, #16
 8000bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bbc:	f000 fe8a 	bl	80018d4 <HAL_GPIO_WritePin>
	//updateBuffer();
	//currentBuffer = (currentBuffer == frontBuffer) ? backBuffer : frontBuffer;
	//initCurrentBuffer();
	resetCurrentBuffer(x_start, x_end);
 8000bc0:	79ba      	ldrb	r2, [r7, #6]
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
 8000bc4:	4611      	mov	r1, r2
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f92c 	bl	8000e24 <resetCurrentBuffer>
	RED_LED_OFF();
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2102      	movs	r1, #2
 8000bd0:	480a      	ldr	r0, [pc, #40]	; (8000bfc <updateDisplay+0xf8>)
 8000bd2:	f000 fe7f 	bl	80018d4 <HAL_GPIO_WritePin>

	int vcom_bit = toggle_vcom();
 8000bd6:	f7ff ff67 	bl	8000aa8 <toggle_vcom>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	617b      	str	r3, [r7, #20]
	return vcom_bit;
 8000bde:	697b      	ldr	r3, [r7, #20]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3720      	adds	r7, #32
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20002230 	.word	0x20002230
 8000bec:	20000181 	.word	0x20000181
 8000bf0:	20000184 	.word	0x20000184
 8000bf4:	2000060d 	.word	0x2000060d
 8000bf8:	2000060c 	.word	0x2000060c
 8000bfc:	48000400 	.word	0x48000400
 8000c00:	20000238 	.word	0x20000238

08000c04 <setPixel_BB>:
		// Clear the bit to erase a pixel (assuming 1 is the color for erasing)
		currentBuffer[y][byteIndex] |= (1 << bitIndex);
	}
}

void setPixel_BB(int x, int y, bool color) {
 8000c04:	b480      	push	{r7}
 8000c06:	b08b      	sub	sp, #44	; 0x2c
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	4613      	mov	r3, r2
 8000c10:	71fb      	strb	r3, [r7, #7]
	int byteIndex = x >> 3; // byteIndex = x / 8
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	10db      	asrs	r3, r3, #3
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
	int bitIndex = 7 - (x & 7); // bitIndex = 7 - (x % 8)
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	43db      	mvns	r3, r3
 8000c1c:	f003 0307 	and.w	r3, r3, #7
 8000c20:	623b      	str	r3, [r7, #32]

	// Calculate the byte offset within the buffer
	uint32_t byte_offset = (uint32_t)&currentBuffer[y][byteIndex] - SRAM_BASE;
 8000c22:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <setPixel_BB+0x64>)
 8000c24:	6819      	ldr	r1, [r3, #0]
 8000c26:	68ba      	ldr	r2, [r7, #8]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	011b      	lsls	r3, r3, #4
 8000c2c:	1a9b      	subs	r3, r3, r2
 8000c2e:	005b      	lsls	r3, r3, #1
 8000c30:	18ca      	adds	r2, r1, r3
 8000c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c34:	4413      	add	r3, r2
 8000c36:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000c3a:	61fb      	str	r3, [r7, #28]

	// Calculate the bit_word_offset and bit_band_alias_address
	uint32_t bit_word_offset = (byte_offset << 5) + (bitIndex << 2); // bit_word_offset = (byte_offset) * 32 + (bitIndex * 4)
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	015b      	lsls	r3, r3, #5
 8000c40:	6a3a      	ldr	r2, [r7, #32]
 8000c42:	0092      	lsls	r2, r2, #2
 8000c44:	4413      	add	r3, r2
 8000c46:	61bb      	str	r3, [r7, #24]
	uint32_t bit_band_alias_address = SRAM_BB_BASE + bit_word_offset;
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	f103 5308 	add.w	r3, r3, #570425344	; 0x22000000
 8000c4e:	617b      	str	r3, [r7, #20]

	// Use bit-banding to set or clear the bit
	*(volatile uint32_t *)bit_band_alias_address = (color ? 0 : 1);
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	f083 0301 	eor.w	r3, r3, #1
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	601a      	str	r2, [r3, #0]
}
 8000c5c:	bf00      	nop
 8000c5e:	372c      	adds	r7, #44	; 0x2c
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	20000184 	.word	0x20000184

08000c6c <drawChar>:

void drawChar(int x, int y, char c, bool color) {
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b092      	sub	sp, #72	; 0x48
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	4611      	mov	r1, r2
 8000c78:	461a      	mov	r2, r3
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	71fb      	strb	r3, [r7, #7]
 8000c7e:	4613      	mov	r3, r2
 8000c80:	71bb      	strb	r3, [r7, #6]
	// Get the index of the character in the font arrays
	int charIndex = c - 33; // Assuming '!' (char 33) is the first character in your font
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	3b21      	subs	r3, #33	; 0x21
 8000c86:	637b      	str	r3, [r7, #52]	; 0x34

	// Get the character width and bitmap address
	int width = char_width[charIndex];
 8000c88:	4a2c      	ldr	r2, [pc, #176]	; (8000d3c <drawChar+0xd0>)
 8000c8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c8c:	4413      	add	r3, r2
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	633b      	str	r3, [r7, #48]	; 0x30
	const char* bitmap = char_addr[charIndex];
 8000c92:	4a2b      	ldr	r2, [pc, #172]	; (8000d40 <drawChar+0xd4>)
 8000c94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9a:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Iterate over each vertical slice (column) in the character's bitmap
	for (int col = 0; col < width; col++) {
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	647b      	str	r3, [r7, #68]	; 0x44
 8000ca0:	e043      	b.n	8000d2a <drawChar+0xbe>
		int displayX = x + col;  // X position is based on the column (width)
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ca6:	4413      	add	r3, r2
 8000ca8:	62bb      	str	r3, [r7, #40]	; 0x28
		int bitmapColOffset = col; // Pre-calculate column offset in the bitmap
 8000caa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000cac:	627b      	str	r3, [r7, #36]	; 0x24

		int prevRowDivisionResult = -1;
 8000cae:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb2:	643b      	str	r3, [r7, #64]	; 0x40
		int prevRowDivisionResultTimesWidth = -1;
 8000cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cb8:	63fb      	str	r3, [r7, #60]	; 0x3c

		// Iterate over each row in the character's bitmap
		for (int row = 0; row < 48; row++) { // Assuming 48 pixels in height
 8000cba:	2300      	movs	r3, #0
 8000cbc:	63bb      	str	r3, [r7, #56]	; 0x38
 8000cbe:	e02e      	b.n	8000d1e <drawChar+0xb2>
			int displayY = y + row;  // Y position is based on the row (height)
 8000cc0:	68ba      	ldr	r2, [r7, #8]
 8000cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cc4:	4413      	add	r3, r2
 8000cc6:	623b      	str	r3, [r7, #32]

			// Optimize division and multiplication
			int rowDivisionResult = row >> 3;
 8000cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cca:	10db      	asrs	r3, r3, #3
 8000ccc:	61fb      	str	r3, [r7, #28]
			if (rowDivisionResult != prevRowDivisionResult) {
 8000cce:	69fa      	ldr	r2, [r7, #28]
 8000cd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d006      	beq.n	8000ce4 <drawChar+0x78>
				prevRowDivisionResult = rowDivisionResult;
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	643b      	str	r3, [r7, #64]	; 0x40
				prevRowDivisionResultTimesWidth = rowDivisionResult * width;
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000cde:	fb02 f303 	mul.w	r3, r2, r3
 8000ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
			}

			// Calculate the position in the bitmap array and the bit index
			int bitmapIndex = bitmapColOffset + prevRowDivisionResultTimesWidth;
 8000ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ce8:	4413      	add	r3, r2
 8000cea:	61bb      	str	r3, [r7, #24]
			int bitIndex = row & 7;  // Bit index within the byte, assuming LSB to MSB ordering
 8000cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000cee:	f003 0307 	and.w	r3, r3, #7
 8000cf2:	617b      	str	r3, [r7, #20]

			// Check if the pixel should be drawn (based on the bitmap data)
			if (bitmap[bitmapIndex] & (1 << bitIndex)) {
 8000cf4:	69bb      	ldr	r3, [r7, #24]
 8000cf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000cf8:	4413      	add	r3, r2
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	fa42 f303 	asr.w	r3, r2, r3
 8000d04:	f003 0301 	and.w	r3, r3, #1
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d005      	beq.n	8000d18 <drawChar+0xac>
				setPixel_BB(displayX, displayY, color); // Draw the pixel
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	6a39      	ldr	r1, [r7, #32]
 8000d12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d14:	f7ff ff76 	bl	8000c04 <setPixel_BB>
		for (int row = 0; row < 48; row++) { // Assuming 48 pixels in height
 8000d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8000d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d20:	2b2f      	cmp	r3, #47	; 0x2f
 8000d22:	ddcd      	ble.n	8000cc0 <drawChar+0x54>
	for (int col = 0; col < width; col++) {
 8000d24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d26:	3301      	adds	r3, #1
 8000d28:	647b      	str	r3, [r7, #68]	; 0x44
 8000d2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	dbb7      	blt.n	8000ca2 <drawChar+0x36>
			}
		}
	}
}
 8000d32:	bf00      	nop
 8000d34:	bf00      	nop
 8000d36:	3748      	adds	r7, #72	; 0x48
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	08008b1c 	.word	0x08008b1c
 8000d40:	20000008 	.word	0x20000008

08000d44 <drawString>:


void drawString(int x, int y, const char* str, bool color) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
 8000d50:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8000d52:	e012      	b.n	8000d7a <drawString+0x36>
        drawChar(x, y, *str, color);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	781a      	ldrb	r2, [r3, #0]
 8000d58:	78fb      	ldrb	r3, [r7, #3]
 8000d5a:	68b9      	ldr	r1, [r7, #8]
 8000d5c:	68f8      	ldr	r0, [r7, #12]
 8000d5e:	f7ff ff85 	bl	8000c6c <drawChar>
        x += char_width[*str - 33] + 1; // Move x to the next character position
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	3b21      	subs	r3, #33	; 0x21
 8000d68:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <drawString+0x48>)
 8000d6a:	5cd3      	ldrb	r3, [r2, r3]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	68fa      	ldr	r2, [r7, #12]
 8000d70:	4413      	add	r3, r2
 8000d72:	60fb      	str	r3, [r7, #12]
        str++; // Next character
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	3301      	adds	r3, #1
 8000d78:	607b      	str	r3, [r7, #4]
    while (*str) {
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d1e8      	bne.n	8000d54 <drawString+0x10>
    }
}
 8000d82:	bf00      	nop
 8000d84:	bf00      	nop
 8000d86:	3710      	adds	r7, #16
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	08008b1c 	.word	0x08008b1c

08000d90 <numToString>:

void numToString(int x, int y, int number, char *format, bool color) {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08c      	sub	sp, #48	; 0x30
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
 8000d9c:	603b      	str	r3, [r7, #0]
	char str[16];
	char *string_pointer = str;
 8000d9e:	f107 031c 	add.w	r3, r7, #28
 8000da2:	62fb      	str	r3, [r7, #44]	; 0x2c
	char finalFormat[8];
	snprintf(finalFormat, sizeof(finalFormat), "%%%s", format);
 8000da4:	f107 0014 	add.w	r0, r7, #20
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	4a15      	ldr	r2, [pc, #84]	; (8000e00 <numToString+0x70>)
 8000dac:	2108      	movs	r1, #8
 8000dae:	f003 ff17 	bl	8004be0 <sniprintf>
	sprintf(str, finalFormat, number);
 8000db2:	f107 0114 	add.w	r1, r7, #20
 8000db6:	f107 031c 	add.w	r3, r7, #28
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f003 ff43 	bl	8004c48 <siprintf>
	while (*string_pointer) {
 8000dc2:	e013      	b.n	8000dec <numToString+0x5c>
        drawChar(x, y, *string_pointer, color);
 8000dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dc6:	781a      	ldrb	r2, [r3, #0]
 8000dc8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000dcc:	68b9      	ldr	r1, [r7, #8]
 8000dce:	68f8      	ldr	r0, [r7, #12]
 8000dd0:	f7ff ff4c 	bl	8000c6c <drawChar>
        x += char_width[*string_pointer - 33] + 1; // Move x to the next character position
 8000dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	3b21      	subs	r3, #33	; 0x21
 8000dda:	4a0a      	ldr	r2, [pc, #40]	; (8000e04 <numToString+0x74>)
 8000ddc:	5cd3      	ldrb	r3, [r2, r3]
 8000dde:	3301      	adds	r3, #1
 8000de0:	68fa      	ldr	r2, [r7, #12]
 8000de2:	4413      	add	r3, r2
 8000de4:	60fb      	str	r3, [r7, #12]
        string_pointer++; // Next character
 8000de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000de8:	3301      	adds	r3, #1
 8000dea:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (*string_pointer) {
 8000dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1e7      	bne.n	8000dc4 <numToString+0x34>
    }
}
 8000df4:	bf00      	nop
 8000df6:	bf00      	nop
 8000df8:	3730      	adds	r7, #48	; 0x30
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	080055b8 	.word	0x080055b8
 8000e04:	08008b1c 	.word	0x08008b1c

08000e08 <initDisplayBuffer>:
	    	currentBuffer[row][col] = ~currentBuffer[row][col];
	    }
	}
}

void initDisplayBuffer(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	//memset(frontBuffer, 0xFF, DISPLAY_HEIGHT * (DISPLAY_WIDTH / 8));
	memset(currentBuffer, 0xFF, DISPLAY_HEIGHT * (DISPLAY_WIDTH / 8));
 8000e0c:	4b04      	ldr	r3, [pc, #16]	; (8000e20 <initDisplayBuffer+0x18>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8000e14:	21ff      	movs	r1, #255	; 0xff
 8000e16:	4618      	mov	r0, r3
 8000e18:	f003 ff36 	bl	8004c88 <memset>
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000184 	.word	0x20000184

08000e24 <resetCurrentBuffer>:

void initCurrentBuffer(void) {
	memset(currentBuffer, 0xFF, DISPLAY_HEIGHT * (DISPLAY_WIDTH / 8));
}

void resetCurrentBuffer(uint8_t x_start, uint8_t x_end) {
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	460a      	mov	r2, r1
 8000e2e:	71fb      	strb	r3, [r7, #7]
 8000e30:	4613      	mov	r3, r2
 8000e32:	71bb      	strb	r3, [r7, #6]
	for (int i = x_start; i <= x_end; i++) {
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	e00f      	b.n	8000e5a <resetCurrentBuffer+0x36>
		memset(currentBuffer[i], 0xFF, sizeof(currentBuffer[i]));
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <resetCurrentBuffer+0x48>)
 8000e3c:	6819      	ldr	r1, [r3, #0]
 8000e3e:	68fa      	ldr	r2, [r7, #12]
 8000e40:	4613      	mov	r3, r2
 8000e42:	011b      	lsls	r3, r3, #4
 8000e44:	1a9b      	subs	r3, r3, r2
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	440b      	add	r3, r1
 8000e4a:	221e      	movs	r2, #30
 8000e4c:	21ff      	movs	r1, #255	; 0xff
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f003 ff1a 	bl	8004c88 <memset>
	for (int i = x_start; i <= x_end; i++) {
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	3301      	adds	r3, #1
 8000e58:	60fb      	str	r3, [r7, #12]
 8000e5a:	79bb      	ldrb	r3, [r7, #6]
 8000e5c:	68fa      	ldr	r2, [r7, #12]
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	ddeb      	ble.n	8000e3a <resetCurrentBuffer+0x16>
	}
}
 8000e62:	bf00      	nop
 8000e64:	bf00      	nop
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000184 	.word	0x20000184

08000e70 <LL_AHB2_GRP1_EnableClock>:
{
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4013      	ands	r3, r2
 8000e92:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e94:	68fb      	ldr	r3, [r7, #12]
}
 8000e96:	bf00      	nop
 8000e98:	3714      	adds	r7, #20
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr

08000ea2 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	b085      	sub	sp, #20
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000eaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000eb0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000eba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ebe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
}
 8000ec8:	bf00      	nop
 8000eca:	3714      	adds	r7, #20
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000edc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ee0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ee2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000eec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ef0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
}
 8000efa:	bf00      	nop
 8000efc:	3714      	adds	r7, #20
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f06:	b480      	push	{r7}
 8000f08:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f0a:	bf00      	nop
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b096      	sub	sp, #88	; 0x58
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f1c:	f107 0308 	add.w	r3, r7, #8
 8000f20:	2250      	movs	r2, #80	; 0x50
 8000f22:	2100      	movs	r1, #0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f003 feaf 	bl	8004c88 <memset>
  if(hlptim->Instance==LPTIM1)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a0d      	ldr	r2, [pc, #52]	; (8000f64 <HAL_LPTIM_MspInit+0x50>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d112      	bne.n	8000f5a <HAL_LPTIM_MspInit+0x46>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8000f34:	2310      	movs	r3, #16
 8000f36:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8000f38:	f04f 130c 	mov.w	r3, #786444	; 0xc000c
 8000f3c:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f3e:	f107 0308 	add.w	r3, r7, #8
 8000f42:	4618      	mov	r0, r3
 8000f44:	f002 fa4e 	bl	80033e4 <HAL_RCCEx_PeriphCLKConfig>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 8000f4e:	f7ff fd61 	bl	8000a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8000f52:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8000f56:	f7ff ffa4 	bl	8000ea2 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 8000f5a:	bf00      	nop
 8000f5c:	3758      	adds	r7, #88	; 0x58
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40007c00 	.word	0x40007c00

08000f68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b088      	sub	sp, #32
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f70:	f107 030c 	add.w	r3, r7, #12
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4a0f      	ldr	r2, [pc, #60]	; (8000fc4 <HAL_SPI_MspInit+0x5c>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d117      	bne.n	8000fba <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f8a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000f8e:	f7ff ffa1 	bl	8000ed4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	2001      	movs	r0, #1
 8000f94:	f7ff ff6c 	bl	8000e70 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000f98:	23a0      	movs	r3, #160	; 0xa0
 8000f9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fa8:	2305      	movs	r3, #5
 8000faa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb6:	f000 fb1d 	bl	80015f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000fba:	bf00      	nop
 8000fbc:	3720      	adds	r7, #32
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	40013000 	.word	0x40013000

08000fc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b09c      	sub	sp, #112	; 0x70
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fe0:	f107 030c 	add.w	r3, r7, #12
 8000fe4:	2250      	movs	r2, #80	; 0x50
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f003 fe4d 	bl	8004c88 <memset>
  if(huart->Instance==USART1)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a16      	ldr	r2, [pc, #88]	; (800104c <HAL_UART_MspInit+0x84>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d124      	bne.n	8001042 <HAL_UART_MspInit+0x7a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001000:	f107 030c 	add.w	r3, r7, #12
 8001004:	4618      	mov	r0, r3
 8001006:	f002 f9ed 	bl	80033e4 <HAL_RCCEx_PeriphCLKConfig>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001010:	f7ff fd00 	bl	8000a14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001014:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001018:	f7ff ff5c 	bl	8000ed4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101c:	2002      	movs	r0, #2
 800101e:	f7ff ff27 	bl	8000e70 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001022:	23c0      	movs	r3, #192	; 0xc0
 8001024:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001026:	2302      	movs	r3, #2
 8001028:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800102a:	2301      	movs	r3, #1
 800102c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102e:	2300      	movs	r3, #0
 8001030:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001032:	2307      	movs	r3, #7
 8001034:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001036:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800103a:	4619      	mov	r1, r3
 800103c:	4804      	ldr	r0, [pc, #16]	; (8001050 <HAL_UART_MspInit+0x88>)
 800103e:	f000 fad9 	bl	80015f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001042:	bf00      	nop
 8001044:	3770      	adds	r7, #112	; 0x70
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	40013800 	.word	0x40013800
 8001050:	48000400 	.word	0x48000400

08001054 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b09c      	sub	sp, #112	; 0x70
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800106c:	f107 030c 	add.w	r3, r7, #12
 8001070:	2250      	movs	r2, #80	; 0x50
 8001072:	2100      	movs	r1, #0
 8001074:	4618      	mov	r0, r3
 8001076:	f003 fe07 	bl	8004c88 <memset>
  if(hpcd->Instance==USB)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4a1f      	ldr	r2, [pc, #124]	; (80010fc <HAL_PCD_MspInit+0xa8>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d136      	bne.n	80010f2 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001084:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001088:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 800108a:	2318      	movs	r3, #24
 800108c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 800108e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001092:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001094:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001098:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 800109a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800109e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 80010a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010a4:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80010a6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80010aa:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4618      	mov	r0, r3
 80010b2:	f002 f997 	bl	80033e4 <HAL_RCCEx_PeriphCLKConfig>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 80010bc:	f7ff fcaa 	bl	8000a14 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c0:	2001      	movs	r0, #1
 80010c2:	f7ff fed5 	bl	8000e70 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80010c6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80010ca:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010cc:	2302      	movs	r3, #2
 80010ce:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2300      	movs	r3, #0
 80010d6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80010d8:	230a      	movs	r3, #10
 80010da:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010dc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010e0:	4619      	mov	r1, r3
 80010e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e6:	f000 fa85 	bl	80015f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80010ea:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80010ee:	f7ff fed8 	bl	8000ea2 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80010f2:	bf00      	nop
 80010f4:	3770      	adds	r7, #112	; 0x70
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40006800 	.word	0x40006800

08001100 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001104:	e7fe      	b.n	8001104 <NMI_Handler+0x4>

08001106 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001106:	b480      	push	{r7}
 8001108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800110a:	e7fe      	b.n	800110a <HardFault_Handler+0x4>

0800110c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001110:	e7fe      	b.n	8001110 <MemManage_Handler+0x4>

08001112 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001112:	b480      	push	{r7}
 8001114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001116:	e7fe      	b.n	8001116 <BusFault_Handler+0x4>

08001118 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800111c:	e7fe      	b.n	800111c <UsageFault_Handler+0x4>

0800111e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800113a:	b480      	push	{r7}
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800114c:	f000 f91e 	bl	800138c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}

08001154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800115c:	4a14      	ldr	r2, [pc, #80]	; (80011b0 <_sbrk+0x5c>)
 800115e:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <_sbrk+0x60>)
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001168:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <_sbrk+0x64>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d102      	bne.n	8001176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001170:	4b11      	ldr	r3, [pc, #68]	; (80011b8 <_sbrk+0x64>)
 8001172:	4a12      	ldr	r2, [pc, #72]	; (80011bc <_sbrk+0x68>)
 8001174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001176:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <_sbrk+0x64>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4413      	add	r3, r2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	429a      	cmp	r2, r3
 8001182:	d207      	bcs.n	8001194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001184:	f003 fd88 	bl	8004c98 <__errno>
 8001188:	4603      	mov	r3, r0
 800118a:	220c      	movs	r2, #12
 800118c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	e009      	b.n	80011a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001194:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <_sbrk+0x64>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800119a:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <_sbrk+0x64>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4413      	add	r3, r2
 80011a2:	4a05      	ldr	r2, [pc, #20]	; (80011b8 <_sbrk+0x64>)
 80011a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011a6:	68fb      	ldr	r3, [r7, #12]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20030000 	.word	0x20030000
 80011b4:	00000400 	.word	0x00000400
 80011b8:	20004034 	.word	0x20004034
 80011bc:	20004188 	.word	0x20004188

080011c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80011c4:	4b24      	ldr	r3, [pc, #144]	; (8001258 <SystemInit+0x98>)
 80011c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ca:	4a23      	ldr	r2, [pc, #140]	; (8001258 <SystemInit+0x98>)
 80011cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80011d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011de:	f043 0301 	orr.w	r3, r3, #1
 80011e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80011e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011e8:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80011ec:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80011ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80011f8:	4b18      	ldr	r3, [pc, #96]	; (800125c <SystemInit+0x9c>)
 80011fa:	4013      	ands	r3, r2
 80011fc:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80011fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001206:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800120a:	f023 0305 	bic.w	r3, r3, #5
 800120e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001216:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800121a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800121e:	f023 0301 	bic.w	r3, r3, #1
 8001222:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001226:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800122a:	4a0d      	ldr	r2, [pc, #52]	; (8001260 <SystemInit+0xa0>)
 800122c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800122e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001232:	4a0b      	ldr	r2, [pc, #44]	; (8001260 <SystemInit+0xa0>)
 8001234:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001236:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001240:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001244:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001246:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800124a:	2200      	movs	r2, #0
 800124c:	619a      	str	r2, [r3, #24]
}
 800124e:	bf00      	nop
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	e000ed00 	.word	0xe000ed00
 800125c:	faf6fefb 	.word	0xfaf6fefb
 8001260:	22041000 	.word	0x22041000

08001264 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001264:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001266:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001268:	3304      	adds	r3, #4

0800126a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800126a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800126c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800126e:	d3f9      	bcc.n	8001264 <CopyDataInit>
  bx lr
 8001270:	4770      	bx	lr

08001272 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001272:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001274:	3004      	adds	r0, #4

08001276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001276:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001278:	d3fb      	bcc.n	8001272 <FillZerobss>
  bx lr
 800127a:	4770      	bx	lr

0800127c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800127c:	480c      	ldr	r0, [pc, #48]	; (80012b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800127e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001280:	f7ff ff9e 	bl	80011c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001284:	480b      	ldr	r0, [pc, #44]	; (80012b4 <LoopForever+0x6>)
 8001286:	490c      	ldr	r1, [pc, #48]	; (80012b8 <LoopForever+0xa>)
 8001288:	4a0c      	ldr	r2, [pc, #48]	; (80012bc <LoopForever+0xe>)
 800128a:	2300      	movs	r3, #0
 800128c:	f7ff ffed 	bl	800126a <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001290:	480b      	ldr	r0, [pc, #44]	; (80012c0 <LoopForever+0x12>)
 8001292:	490c      	ldr	r1, [pc, #48]	; (80012c4 <LoopForever+0x16>)
 8001294:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <LoopForever+0x1a>)
 8001296:	2300      	movs	r3, #0
 8001298:	f7ff ffe7 	bl	800126a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 800129c:	480b      	ldr	r0, [pc, #44]	; (80012cc <LoopForever+0x1e>)
 800129e:	490c      	ldr	r1, [pc, #48]	; (80012d0 <LoopForever+0x22>)
 80012a0:	2300      	movs	r3, #0
 80012a2:	f7ff ffe8 	bl	8001276 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012a6:	f003 fcfd 	bl	8004ca4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80012aa:	f7ff f967 	bl	800057c <main>

080012ae <LoopForever>:

LoopForever:
  b LoopForever
 80012ae:	e7fe      	b.n	80012ae <LoopForever>
  ldr   r0, =_estack
 80012b0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80012b4:	20000008 	.word	0x20000008
 80012b8:	200001e4 	.word	0x200001e4
 80012bc:	08008c88 	.word	0x08008c88
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80012c0:	20030000 	.word	0x20030000
 80012c4:	20030000 	.word	0x20030000
 80012c8:	08008e64 	.word	0x08008e64
  INIT_BSS _sbss, _ebss
 80012cc:	200001e4 	.word	0x200001e4
 80012d0:	20004184 	.word	0x20004184

080012d4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012d4:	e7fe      	b.n	80012d4 <ADC1_IRQHandler>
	...

080012d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012de:	2300      	movs	r3, #0
 80012e0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e2:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <HAL_Init+0x3c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <HAL_Init+0x3c>)
 80012e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012ec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012ee:	2003      	movs	r0, #3
 80012f0:	f000 f94e 	bl	8001590 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012f4:	2000      	movs	r0, #0
 80012f6:	f000 f80f 	bl	8001318 <HAL_InitTick>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d002      	beq.n	8001306 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	e001      	b.n	800130a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001306:	f7ff fdfe 	bl	8000f06 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800130a:	79fb      	ldrb	r3, [r7, #7]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	58004000 	.word	0x58004000

08001318 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001320:	2300      	movs	r3, #0
 8001322:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001324:	4b17      	ldr	r3, [pc, #92]	; (8001384 <HAL_InitTick+0x6c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d024      	beq.n	8001376 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800132c:	f001 fdba 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8001330:	4602      	mov	r2, r0
 8001332:	4b14      	ldr	r3, [pc, #80]	; (8001384 <HAL_InitTick+0x6c>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	4619      	mov	r1, r3
 8001338:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001340:	fbb2 f3f3 	udiv	r3, r2, r3
 8001344:	4618      	mov	r0, r3
 8001346:	f000 f948 	bl	80015da <HAL_SYSTICK_Config>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d10f      	bne.n	8001370 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b0f      	cmp	r3, #15
 8001354:	d809      	bhi.n	800136a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001356:	2200      	movs	r2, #0
 8001358:	6879      	ldr	r1, [r7, #4]
 800135a:	f04f 30ff 	mov.w	r0, #4294967295
 800135e:	f000 f922 	bl	80015a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001362:	4a09      	ldr	r2, [pc, #36]	; (8001388 <HAL_InitTick+0x70>)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6013      	str	r3, [r2, #0]
 8001368:	e007      	b.n	800137a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	73fb      	strb	r3, [r7, #15]
 800136e:	e004      	b.n	800137a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	73fb      	strb	r3, [r7, #15]
 8001374:	e001      	b.n	800137a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800137a:	7bfb      	ldrb	r3, [r7, #15]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000190 	.word	0x20000190
 8001388:	2000018c 	.word	0x2000018c

0800138c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_IncTick+0x20>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	461a      	mov	r2, r3
 8001396:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <HAL_IncTick+0x24>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4413      	add	r3, r2
 800139c:	4a04      	ldr	r2, [pc, #16]	; (80013b0 <HAL_IncTick+0x24>)
 800139e:	6013      	str	r3, [r2, #0]
}
 80013a0:	bf00      	nop
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000190 	.word	0x20000190
 80013b0:	20004038 	.word	0x20004038

080013b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return uwTick;
 80013b8:	4b03      	ldr	r3, [pc, #12]	; (80013c8 <HAL_GetTick+0x14>)
 80013ba:	681b      	ldr	r3, [r3, #0]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	20004038 	.word	0x20004038

080013cc <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <HAL_GetTickPrio+0x14>)
 80013d2:	681b      	ldr	r3, [r3, #0]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	2000018c 	.word	0x2000018c

080013e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013ec:	f7ff ffe2 	bl	80013b4 <HAL_GetTick>
 80013f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013fc:	d005      	beq.n	800140a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <HAL_Delay+0x44>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	461a      	mov	r2, r3
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	4413      	add	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800140a:	bf00      	nop
 800140c:	f7ff ffd2 	bl	80013b4 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	429a      	cmp	r2, r3
 800141a:	d8f7      	bhi.n	800140c <HAL_Delay+0x28>
  {
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3710      	adds	r7, #16
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000190 	.word	0x20000190

0800142c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f003 0307 	and.w	r3, r3, #7
 800143a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800143c:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001448:	4013      	ands	r3, r2
 800144a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001454:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800145c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800145e:	4a04      	ldr	r2, [pc, #16]	; (8001470 <__NVIC_SetPriorityGrouping+0x44>)
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	60d3      	str	r3, [r2, #12]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001478:	4b04      	ldr	r3, [pc, #16]	; (800148c <__NVIC_GetPriorityGrouping+0x18>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	0a1b      	lsrs	r3, r3, #8
 800147e:	f003 0307 	and.w	r3, r3, #7
}
 8001482:	4618      	mov	r0, r3
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	db0a      	blt.n	80014ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	490c      	ldr	r1, [pc, #48]	; (80014dc <__NVIC_SetPriority+0x4c>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	0112      	lsls	r2, r2, #4
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	440b      	add	r3, r1
 80014b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b8:	e00a      	b.n	80014d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4908      	ldr	r1, [pc, #32]	; (80014e0 <__NVIC_SetPriority+0x50>)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	3b04      	subs	r3, #4
 80014c8:	0112      	lsls	r2, r2, #4
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	440b      	add	r3, r1
 80014ce:	761a      	strb	r2, [r3, #24]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000e100 	.word	0xe000e100
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b089      	sub	sp, #36	; 0x24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f1c3 0307 	rsb	r3, r3, #7
 80014fe:	2b04      	cmp	r3, #4
 8001500:	bf28      	it	cs
 8001502:	2304      	movcs	r3, #4
 8001504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3304      	adds	r3, #4
 800150a:	2b06      	cmp	r3, #6
 800150c:	d902      	bls.n	8001514 <NVIC_EncodePriority+0x30>
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3b03      	subs	r3, #3
 8001512:	e000      	b.n	8001516 <NVIC_EncodePriority+0x32>
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	f04f 32ff 	mov.w	r2, #4294967295
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43da      	mvns	r2, r3
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	401a      	ands	r2, r3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800152c:	f04f 31ff 	mov.w	r1, #4294967295
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	43d9      	mvns	r1, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800153c:	4313      	orrs	r3, r2
         );
}
 800153e:	4618      	mov	r0, r3
 8001540:	3724      	adds	r7, #36	; 0x24
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
	...

0800154c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3b01      	subs	r3, #1
 8001558:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800155c:	d301      	bcc.n	8001562 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800155e:	2301      	movs	r3, #1
 8001560:	e00f      	b.n	8001582 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001562:	4a0a      	ldr	r2, [pc, #40]	; (800158c <SysTick_Config+0x40>)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3b01      	subs	r3, #1
 8001568:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800156a:	210f      	movs	r1, #15
 800156c:	f04f 30ff 	mov.w	r0, #4294967295
 8001570:	f7ff ff8e 	bl	8001490 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001574:	4b05      	ldr	r3, [pc, #20]	; (800158c <SysTick_Config+0x40>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800157a:	4b04      	ldr	r3, [pc, #16]	; (800158c <SysTick_Config+0x40>)
 800157c:	2207      	movs	r2, #7
 800157e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	e000e010 	.word	0xe000e010

08001590 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff ff47 	bl	800142c <__NVIC_SetPriorityGrouping>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b086      	sub	sp, #24
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	4603      	mov	r3, r0
 80015ae:	60b9      	str	r1, [r7, #8]
 80015b0:	607a      	str	r2, [r7, #4]
 80015b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015b4:	f7ff ff5e 	bl	8001474 <__NVIC_GetPriorityGrouping>
 80015b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	68b9      	ldr	r1, [r7, #8]
 80015be:	6978      	ldr	r0, [r7, #20]
 80015c0:	f7ff ff90 	bl	80014e4 <NVIC_EncodePriority>
 80015c4:	4602      	mov	r2, r0
 80015c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ca:	4611      	mov	r1, r2
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ff5f 	bl	8001490 <__NVIC_SetPriority>
}
 80015d2:	bf00      	nop
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff ffb2 	bl	800154c <SysTick_Config>
 80015e8:	4603      	mov	r3, r0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b087      	sub	sp, #28
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001602:	e14c      	b.n	800189e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	2101      	movs	r1, #1
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	fa01 f303 	lsl.w	r3, r1, r3
 8001610:	4013      	ands	r3, r2
 8001612:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2b00      	cmp	r3, #0
 8001618:	f000 813e 	beq.w	8001898 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	2b01      	cmp	r3, #1
 8001626:	d005      	beq.n	8001634 <HAL_GPIO_Init+0x40>
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0303 	and.w	r3, r3, #3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d130      	bne.n	8001696 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	2203      	movs	r2, #3
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	43db      	mvns	r3, r3
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4013      	ands	r3, r2
 800164a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	4313      	orrs	r3, r2
 800165c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800166a:	2201      	movs	r2, #1
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	fa02 f303 	lsl.w	r3, r2, r3
 8001672:	43db      	mvns	r3, r3
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	4013      	ands	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	091b      	lsrs	r3, r3, #4
 8001680:	f003 0201 	and.w	r2, r3, #1
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	4313      	orrs	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f003 0303 	and.w	r3, r3, #3
 800169e:	2b03      	cmp	r3, #3
 80016a0:	d017      	beq.n	80016d2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	005b      	lsls	r3, r3, #1
 80016ac:	2203      	movs	r2, #3
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	43db      	mvns	r3, r3
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	4013      	ands	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	689a      	ldr	r2, [r3, #8]
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f003 0303 	and.w	r3, r3, #3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d123      	bne.n	8001726 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	08da      	lsrs	r2, r3, #3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3208      	adds	r2, #8
 80016e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	f003 0307 	and.w	r3, r3, #7
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	220f      	movs	r2, #15
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43db      	mvns	r3, r3
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	4013      	ands	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	691a      	ldr	r2, [r3, #16]
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	fa02 f303 	lsl.w	r3, r2, r3
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	4313      	orrs	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	08da      	lsrs	r2, r3, #3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3208      	adds	r2, #8
 8001720:	6939      	ldr	r1, [r7, #16]
 8001722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	2203      	movs	r2, #3
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	43db      	mvns	r3, r3
 8001738:	693a      	ldr	r2, [r7, #16]
 800173a:	4013      	ands	r3, r2
 800173c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f003 0203 	and.w	r2, r3, #3
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	4313      	orrs	r3, r2
 8001752:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001762:	2b00      	cmp	r3, #0
 8001764:	f000 8098 	beq.w	8001898 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001768:	4a54      	ldr	r2, [pc, #336]	; (80018bc <HAL_GPIO_Init+0x2c8>)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	089b      	lsrs	r3, r3, #2
 800176e:	3302      	adds	r3, #2
 8001770:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001774:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	220f      	movs	r2, #15
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	43db      	mvns	r3, r3
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	4013      	ands	r3, r2
 800178a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001792:	d019      	beq.n	80017c8 <HAL_GPIO_Init+0x1d4>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a4a      	ldr	r2, [pc, #296]	; (80018c0 <HAL_GPIO_Init+0x2cc>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d013      	beq.n	80017c4 <HAL_GPIO_Init+0x1d0>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a49      	ldr	r2, [pc, #292]	; (80018c4 <HAL_GPIO_Init+0x2d0>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d00d      	beq.n	80017c0 <HAL_GPIO_Init+0x1cc>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4a48      	ldr	r2, [pc, #288]	; (80018c8 <HAL_GPIO_Init+0x2d4>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d007      	beq.n	80017bc <HAL_GPIO_Init+0x1c8>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	4a47      	ldr	r2, [pc, #284]	; (80018cc <HAL_GPIO_Init+0x2d8>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d101      	bne.n	80017b8 <HAL_GPIO_Init+0x1c4>
 80017b4:	2304      	movs	r3, #4
 80017b6:	e008      	b.n	80017ca <HAL_GPIO_Init+0x1d6>
 80017b8:	2307      	movs	r3, #7
 80017ba:	e006      	b.n	80017ca <HAL_GPIO_Init+0x1d6>
 80017bc:	2303      	movs	r3, #3
 80017be:	e004      	b.n	80017ca <HAL_GPIO_Init+0x1d6>
 80017c0:	2302      	movs	r3, #2
 80017c2:	e002      	b.n	80017ca <HAL_GPIO_Init+0x1d6>
 80017c4:	2301      	movs	r3, #1
 80017c6:	e000      	b.n	80017ca <HAL_GPIO_Init+0x1d6>
 80017c8:	2300      	movs	r3, #0
 80017ca:	697a      	ldr	r2, [r7, #20]
 80017cc:	f002 0203 	and.w	r2, r2, #3
 80017d0:	0092      	lsls	r2, r2, #2
 80017d2:	4093      	lsls	r3, r2
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4313      	orrs	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017da:	4938      	ldr	r1, [pc, #224]	; (80018bc <HAL_GPIO_Init+0x2c8>)
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	089b      	lsrs	r3, r3, #2
 80017e0:	3302      	adds	r3, #2
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80017e8:	4b39      	ldr	r3, [pc, #228]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	43db      	mvns	r3, r3
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	4013      	ands	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	4313      	orrs	r3, r2
 800180a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800180c:	4a30      	ldr	r2, [pc, #192]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001812:	4b2f      	ldr	r3, [pc, #188]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	43db      	mvns	r3, r3
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	4013      	ands	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d003      	beq.n	8001836 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	4313      	orrs	r3, r2
 8001834:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001836:	4a26      	ldr	r2, [pc, #152]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800183c:	4b24      	ldr	r3, [pc, #144]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 800183e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	43db      	mvns	r3, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4313      	orrs	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001862:	4a1b      	ldr	r2, [pc, #108]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800186a:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 800186c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001870:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	43db      	mvns	r3, r3
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d003      	beq.n	8001890 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	4313      	orrs	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001890:	4a0f      	ldr	r2, [pc, #60]	; (80018d0 <HAL_GPIO_Init+0x2dc>)
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	3301      	adds	r3, #1
 800189c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	fa22 f303 	lsr.w	r3, r2, r3
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	f47f aeab 	bne.w	8001604 <HAL_GPIO_Init+0x10>
  }
}
 80018ae:	bf00      	nop
 80018b0:	bf00      	nop
 80018b2:	371c      	adds	r7, #28
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	40010000 	.word	0x40010000
 80018c0:	48000400 	.word	0x48000400
 80018c4:	48000800 	.word	0x48000800
 80018c8:	48000c00 	.word	0x48000c00
 80018cc:	48001000 	.word	0x48001000
 80018d0:	58000800 	.word	0x58000800

080018d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	807b      	strh	r3, [r7, #2]
 80018e0:	4613      	mov	r3, r2
 80018e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018e4:	787b      	ldrb	r3, [r7, #1]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80018ea:	887a      	ldrh	r2, [r7, #2]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80018f0:	e002      	b.n	80018f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80018f2:	887a      	ldrh	r2, [r7, #2]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e08f      	b.n	8001a36 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b00      	cmp	r3, #0
 8001926:	d106      	bne.n	8001936 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f7ff faef 	bl	8000f14 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2202      	movs	r2, #2
 800193a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d004      	beq.n	8001958 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001952:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001956:	d103      	bne.n	8001960 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f023 031e 	bic.w	r3, r3, #30
 800195e:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001968:	4293      	cmp	r3, r2
 800196a:	d005      	beq.n	8001978 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001972:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001976:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8001978:	68fa      	ldr	r2, [r7, #12]
 800197a:	4b31      	ldr	r3, [pc, #196]	; (8001a40 <HAL_LPTIM_Init+0x13c>)
 800197c:	4013      	ands	r3, r2
 800197e:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001988:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 800198e:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8001994:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 800199a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	4313      	orrs	r3, r2
 80019a0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d107      	bne.n	80019ba <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80019b2:	4313      	orrs	r3, r2
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d004      	beq.n	80019cc <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019c6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80019ca:	d107      	bne.n	80019dc <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80019d4:	4313      	orrs	r3, r2
 80019d6:	68fa      	ldr	r2, [r7, #12]
 80019d8:	4313      	orrs	r3, r2
 80019da:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d00a      	beq.n	80019fe <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80019f0:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80019f6:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a0e      	ldr	r2, [pc, #56]	; (8001a44 <HAL_LPTIM_Init+0x140>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d108      	bne.n	8001a22 <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	621a      	str	r2, [r3, #32]
 8001a20:	e004      	b.n	8001a2c <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001a2a:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	ff19f1fe 	.word	0xff19f1fe
 8001a44:	40007c00 	.word	0x40007c00

08001a48 <HAL_LPTIM_Counter_Start>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2202      	movs	r2, #2
 8001a56:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d00c      	beq.n	8001a7c <HAL_LPTIM_Counter_Start+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a66:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001a6a:	d107      	bne.n	8001a7c <HAL_LPTIM_Counter_Start+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68da      	ldr	r2, [r3, #12]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 8001a7a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	691a      	ldr	r2, [r3, #16]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f042 0201 	orr.w	r2, r2, #1
 8001a8a:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2210      	movs	r2, #16
 8001a92:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8001a9c:	2110      	movs	r1, #16
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 f824 	bl	8001aec <LPTIM_WaitForFlag>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b03      	cmp	r3, #3
 8001aa8:	d101      	bne.n	8001aae <HAL_LPTIM_Counter_Start+0x66>
  {
    return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e00c      	b.n	8001ac8 <HAL_LPTIM_Counter_Start+0x80>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	691a      	ldr	r2, [r3, #16]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f042 0204 	orr.w	r2, r2, #4
 8001abc:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8001ac6:	2300      	movs	r3, #0
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_LPTIM_ReadCounter>:
  * @brief  Return the current counter value.
  * @param  hlptim LPTIM handle
  * @retval Counter value.
  */
uint32_t HAL_LPTIM_ReadCounter(const LPTIM_HandleTypeDef *hlptim)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  return (hlptim->Instance->CNT);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	69db      	ldr	r3, [r3, #28]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
	...

08001aec <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b085      	sub	sp, #20
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8001af6:	2300      	movs	r3, #0
 8001af8:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8001afa:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <LPTIM_WaitForFlag+0x58>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <LPTIM_WaitForFlag+0x5c>)
 8001b00:	fba2 2303 	umull	r2, r3, r2, r3
 8001b04:	0b9b      	lsrs	r3, r3, #14
 8001b06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b0a:	fb02 f303 	mul.w	r3, r2, r3
 8001b0e:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d002      	beq.n	8001b36 <LPTIM_WaitForFlag+0x4a>
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1ec      	bne.n	8001b10 <LPTIM_WaitForFlag+0x24>

  return result;
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	20000188 	.word	0x20000188
 8001b48:	d1b71759 	.word	0xd1b71759

08001b4c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e0c0      	b.n	8001ce0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d106      	bne.n	8001b78 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7ff fa6e 	bl	8001054 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2203      	movs	r2, #3
 8001b7c:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f002 fff1 	bl	8004b6c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	73fb      	strb	r3, [r7, #15]
 8001b8e:	e03e      	b.n	8001c0e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b90:	7bfa      	ldrb	r2, [r7, #15]
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	00db      	lsls	r3, r3, #3
 8001b9c:	440b      	add	r3, r1
 8001b9e:	3311      	adds	r3, #17
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ba4:	7bfa      	ldrb	r2, [r7, #15]
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	440b      	add	r3, r1
 8001bb2:	3310      	adds	r3, #16
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001bb8:	7bfa      	ldrb	r2, [r7, #15]
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	4413      	add	r3, r2
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	440b      	add	r3, r1
 8001bc6:	3313      	adds	r3, #19
 8001bc8:	2200      	movs	r2, #0
 8001bca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001bcc:	7bfa      	ldrb	r2, [r7, #15]
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	4413      	add	r3, r2
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	440b      	add	r3, r1
 8001bda:	3320      	adds	r3, #32
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001be0:	7bfa      	ldrb	r2, [r7, #15]
 8001be2:	6879      	ldr	r1, [r7, #4]
 8001be4:	4613      	mov	r3, r2
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	440b      	add	r3, r1
 8001bee:	3324      	adds	r3, #36	; 0x24
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
 8001bf6:	6879      	ldr	r1, [r7, #4]
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	440b      	add	r3, r1
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	73fb      	strb	r3, [r7, #15]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	791b      	ldrb	r3, [r3, #4]
 8001c12:	7bfa      	ldrb	r2, [r7, #15]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d3bb      	bcc.n	8001b90 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c18:	2300      	movs	r3, #0
 8001c1a:	73fb      	strb	r3, [r7, #15]
 8001c1c:	e044      	b.n	8001ca8 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001c1e:	7bfa      	ldrb	r2, [r7, #15]
 8001c20:	6879      	ldr	r1, [r7, #4]
 8001c22:	4613      	mov	r3, r2
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	4413      	add	r3, r2
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	440b      	add	r3, r1
 8001c2c:	f203 1351 	addw	r3, r3, #337	; 0x151
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001c34:	7bfa      	ldrb	r2, [r7, #15]
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	4413      	add	r3, r2
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	440b      	add	r3, r1
 8001c42:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8001c46:	7bfa      	ldrb	r2, [r7, #15]
 8001c48:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001c4a:	7bfa      	ldrb	r2, [r7, #15]
 8001c4c:	6879      	ldr	r1, [r7, #4]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	00db      	lsls	r3, r3, #3
 8001c56:	440b      	add	r3, r1
 8001c58:	f203 1353 	addw	r3, r3, #339	; 0x153
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c60:	7bfa      	ldrb	r2, [r7, #15]
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	4613      	mov	r3, r2
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4413      	add	r3, r2
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	440b      	add	r3, r1
 8001c6e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c76:	7bfa      	ldrb	r2, [r7, #15]
 8001c78:	6879      	ldr	r1, [r7, #4]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	4413      	add	r3, r2
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	440b      	add	r3, r1
 8001c84:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c8c:	7bfa      	ldrb	r2, [r7, #15]
 8001c8e:	6879      	ldr	r1, [r7, #4]
 8001c90:	4613      	mov	r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	440b      	add	r3, r1
 8001c9a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ca2:	7bfb      	ldrb	r3, [r7, #15]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	73fb      	strb	r3, [r7, #15]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	791b      	ldrb	r3, [r3, #4]
 8001cac:	7bfa      	ldrb	r2, [r7, #15]
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d3b5      	bcc.n	8001c1e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6818      	ldr	r0, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	3304      	adds	r3, #4
 8001cba:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001cbe:	f002 ff70 	bl	8004ba2 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	7a9b      	ldrb	r3, [r3, #10]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d102      	bne.n	8001cde <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f000 f805 	bl	8001ce8 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	f043 0302 	orr.w	r3, r3, #2
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d4a:	6013      	str	r3, [r2, #0]
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	58000400 	.word	0x58000400

08001d5c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <HAL_PWREx_GetVoltageRange+0x18>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	58000400 	.word	0x58000400

08001d78 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d8a:	d101      	bne.n	8001d90 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e000      	b.n	8001d92 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <LL_RCC_HSE_Enable>:
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001daa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dae:	6013      	str	r3, [r2, #0]
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <LL_RCC_HSE_Disable>:
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001dbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dcc:	6013      	str	r3, [r2, #0]
}
 8001dce:	bf00      	nop
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <LL_RCC_HSE_IsReady>:
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001dea:	d101      	bne.n	8001df0 <LL_RCC_HSE_IsReady+0x18>
 8001dec:	2301      	movs	r3, #1
 8001dee:	e000      	b.n	8001df2 <LL_RCC_HSE_IsReady+0x1a>
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_RCC_HSI_Enable>:
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001e00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e0e:	6013      	str	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <LL_RCC_HSI_Disable>:
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001e1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e2c:	6013      	str	r3, [r2, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr

08001e38 <LL_RCC_HSI_IsReady>:
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001e3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e4a:	d101      	bne.n	8001e50 <LL_RCC_HSI_IsReady+0x18>
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e000      	b.n	8001e52 <LL_RCC_HSI_IsReady+0x1a>
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <LL_RCC_HSI_SetCalibTrimming>:
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	061b      	lsls	r3, r3, #24
 8001e72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e76:	4313      	orrs	r3, r2
 8001e78:	604b      	str	r3, [r1, #4]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <LL_RCC_HSI48_Enable>:
{
 8001e86:	b480      	push	{r7}
 8001e88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001e8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001e9e:	bf00      	nop
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_RCC_HSI48_Disable>:
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001eac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001eb4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001eb8:	f023 0301 	bic.w	r3, r3, #1
 8001ebc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <LL_RCC_HSI48_IsReady>:
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001ece:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ed2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d101      	bne.n	8001ee2 <LL_RCC_HSI48_IsReady+0x18>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <LL_RCC_HSI48_IsReady+0x1a>
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <LL_RCC_LSE_Enable>:
{
 8001eee:	b480      	push	{r7}
 8001ef0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001efa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <LL_RCC_LSE_Disable>:
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001f14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f1c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f20:	f023 0301 	bic.w	r3, r3, #1
 8001f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <LL_RCC_LSE_EnableBypass>:
{
 8001f32:	b480      	push	{r7}
 8001f34:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001f36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f3e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f42:	f043 0304 	orr.w	r3, r3, #4
 8001f46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001f4a:	bf00      	nop
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <LL_RCC_LSE_DisableBypass>:
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001f58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f64:	f023 0304 	bic.w	r3, r3, #4
 8001f68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001f6c:	bf00      	nop
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001f76:	b480      	push	{r7}
 8001f78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001f7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d101      	bne.n	8001f8e <LL_RCC_LSE_IsReady+0x18>
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e000      	b.n	8001f90 <LL_RCC_LSE_IsReady+0x1a>
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001f9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fa6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001fc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fcc:	f023 0301 	bic.w	r3, r3, #1
 8001fd0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001fe2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d101      	bne.n	8001ff6 <LL_RCC_LSI1_IsReady+0x18>
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e000      	b.n	8001ff8 <LL_RCC_LSI1_IsReady+0x1a>
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800200a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800200e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002012:	f043 0304 	orr.w	r3, r3, #4
 8002016:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800201a:	bf00      	nop
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002028:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800202c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002030:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002034:	f023 0304 	bic.w	r3, r3, #4
 8002038:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8002046:	b480      	push	{r7}
 8002048:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800204a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800204e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002052:	f003 0308 	and.w	r3, r3, #8
 8002056:	2b08      	cmp	r3, #8
 8002058:	d101      	bne.n	800205e <LL_RCC_LSI2_IsReady+0x18>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <LL_RCC_LSI2_IsReady+0x1a>
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 800206a:	b480      	push	{r7}
 800206c:	b083      	sub	sp, #12
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002072:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002076:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800207a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	021b      	lsls	r3, r3, #8
 8002082:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002086:	4313      	orrs	r3, r2
 8002088:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800209c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	6013      	str	r3, [r2, #0]
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80020b6:	b480      	push	{r7}
 80020b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80020ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020c4:	f023 0301 	bic.w	r3, r3, #1
 80020c8:	6013      	str	r3, [r2, #0]
}
 80020ca:	bf00      	nop
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80020d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d101      	bne.n	80020ea <LL_RCC_MSI_IsReady+0x16>
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <LL_RCC_MSI_IsReady+0x18>
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80020fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002108:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4313      	orrs	r3, r2
 8002110:	600b      	str	r3, [r1, #0]
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800211e:	b480      	push	{r7}
 8002120:	b083      	sub	sp, #12
 8002122:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002124:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800212e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2bb0      	cmp	r3, #176	; 0xb0
 8002134:	d901      	bls.n	800213a <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8002136:	23b0      	movs	r3, #176	; 0xb0
 8002138:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 800213a:	687b      	ldr	r3, [r7, #4]
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002150:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	021b      	lsls	r3, r3, #8
 800215e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002162:	4313      	orrs	r3, r2
 8002164:	604b      	str	r3, [r1, #4]
}
 8002166:	bf00      	nop
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002172:	b480      	push	{r7}
 8002174:	b083      	sub	sp, #12
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800217a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f023 0203 	bic.w	r2, r3, #3
 8002184:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4313      	orrs	r3, r2
 800218c:	608b      	str	r3, [r1, #8]
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr

0800219a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800219a:	b480      	push	{r7}
 800219c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800219e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f003 030c 	and.w	r3, r3, #12
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80021ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	608b      	str	r3, [r1, #8]
}
 80021ce:	bf00      	nop
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr

080021da <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80021da:	b480      	push	{r7}
 80021dc:	b083      	sub	sp, #12
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80021e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80021ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800220e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002212:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002216:	f023 020f 	bic.w	r2, r3, #15
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	091b      	lsrs	r3, r3, #4
 800221e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002222:	4313      	orrs	r3, r2
 8002224:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800223c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002246:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4313      	orrs	r3, r2
 800224e:	608b      	str	r3, [r1, #8]
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002264:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800226e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4313      	orrs	r3, r2
 8002276:	608b      	str	r3, [r1, #8]
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002288:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002292:	4618      	mov	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80022a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80022a8:	011b      	lsls	r3, r3, #4
 80022aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80022bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80022d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80022de:	4618      	mov	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80022ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022fa:	6013      	str	r3, [r2, #0]
}
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002306:	b480      	push	{r7}
 8002308:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800230a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002314:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002318:	6013      	str	r3, [r2, #0]
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002328:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002332:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002336:	d101      	bne.n	800233c <LL_RCC_PLL_IsReady+0x18>
 8002338:	2301      	movs	r3, #1
 800233a:	e000      	b.n	800233e <LL_RCC_PLL_IsReady+0x1a>
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800234c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	0a1b      	lsrs	r3, r3, #8
 8002354:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002358:	4618      	mov	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002362:	b480      	push	{r7}
 8002364:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002366:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002370:	4618      	mov	r0, r3
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr

0800237a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800237a:	b480      	push	{r7}
 800237c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800237e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002396:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	f003 0303 	and.w	r3, r3, #3
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80023ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023bc:	d101      	bne.n	80023c2 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80023be:	2301      	movs	r3, #1
 80023c0:	e000      	b.n	80023c4 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80023d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023d6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80023da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023de:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80023e2:	d101      	bne.n	80023e8 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80023e4:	2301      	movs	r3, #1
 80023e6:	e000      	b.n	80023ea <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80023f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023fc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002404:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002408:	d101      	bne.n	800240e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800241a:	b480      	push	{r7}
 800241c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800241e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002428:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800242c:	d101      	bne.n	8002432 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800243e:	b480      	push	{r7}
 8002440:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800244c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002450:	d101      	bne.n	8002456 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002452:	2301      	movs	r3, #1
 8002454:	e000      	b.n	8002458 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
	...

08002464 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002464:	b590      	push	{r4, r7, lr}
 8002466:	b08d      	sub	sp, #52	; 0x34
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e363      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0320 	and.w	r3, r3, #32
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 808d 	beq.w	800259e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002484:	f7ff fe89 	bl	800219a <LL_RCC_GetSysClkSource>
 8002488:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800248a:	f7ff ff82 	bl	8002392 <LL_RCC_PLL_GetMainSource>
 800248e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002492:	2b00      	cmp	r3, #0
 8002494:	d005      	beq.n	80024a2 <HAL_RCC_OscConfig+0x3e>
 8002496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002498:	2b0c      	cmp	r3, #12
 800249a:	d147      	bne.n	800252c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800249c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d144      	bne.n	800252c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e347      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80024b2:	f7ff fe34 	bl	800211e <LL_RCC_MSI_GetRange>
 80024b6:	4603      	mov	r3, r0
 80024b8:	429c      	cmp	r4, r3
 80024ba:	d914      	bls.n	80024e6 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c0:	4618      	mov	r0, r3
 80024c2:	f000 fd2f 	bl	8002f24 <RCC_SetFlashLatencyFromMSIRange>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e336      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fe0e 	bl	80020f6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff fe32 	bl	8002148 <LL_RCC_MSI_SetCalibTrimming>
 80024e4:	e013      	b.n	800250e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fe03 	bl	80020f6 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff fe27 	bl	8002148 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 fd10 	bl	8002f24 <RCC_SetFlashLatencyFromMSIRange>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e317      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800250e:	f000 fcc9 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002512:	4603      	mov	r3, r0
 8002514:	4aa4      	ldr	r2, [pc, #656]	; (80027a8 <HAL_RCC_OscConfig+0x344>)
 8002516:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002518:	4ba4      	ldr	r3, [pc, #656]	; (80027ac <HAL_RCC_OscConfig+0x348>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f7fe fefb 	bl	8001318 <HAL_InitTick>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d039      	beq.n	800259c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e308      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d01e      	beq.n	8002572 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002534:	f7ff fdb0 	bl	8002098 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002538:	f7fe ff3c 	bl	80013b4 <HAL_GetTick>
 800253c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002540:	f7fe ff38 	bl	80013b4 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b02      	cmp	r3, #2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e2f5      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002552:	f7ff fdbf 	bl	80020d4 <LL_RCC_MSI_IsReady>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d0f1      	beq.n	8002540 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff fdc8 	bl	80020f6 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff fdec 	bl	8002148 <LL_RCC_MSI_SetCalibTrimming>
 8002570:	e015      	b.n	800259e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002572:	f7ff fda0 	bl	80020b6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002576:	f7fe ff1d 	bl	80013b4 <HAL_GetTick>
 800257a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800257c:	e008      	b.n	8002590 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800257e:	f7fe ff19 	bl	80013b4 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b02      	cmp	r3, #2
 800258a:	d901      	bls.n	8002590 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e2d6      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002590:	f7ff fda0 	bl	80020d4 <LL_RCC_MSI_IsReady>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d1f1      	bne.n	800257e <HAL_RCC_OscConfig+0x11a>
 800259a:	e000      	b.n	800259e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800259c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d047      	beq.n	800263a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025aa:	f7ff fdf6 	bl	800219a <LL_RCC_GetSysClkSource>
 80025ae:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025b0:	f7ff feef 	bl	8002392 <LL_RCC_PLL_GetMainSource>
 80025b4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80025b6:	6a3b      	ldr	r3, [r7, #32]
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	d005      	beq.n	80025c8 <HAL_RCC_OscConfig+0x164>
 80025bc:	6a3b      	ldr	r3, [r7, #32]
 80025be:	2b0c      	cmp	r3, #12
 80025c0:	d108      	bne.n	80025d4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	2b03      	cmp	r3, #3
 80025c6:	d105      	bne.n	80025d4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d134      	bne.n	800263a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e2b4      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025dc:	d102      	bne.n	80025e4 <HAL_RCC_OscConfig+0x180>
 80025de:	f7ff fbdd 	bl	8001d9c <LL_RCC_HSE_Enable>
 80025e2:	e001      	b.n	80025e8 <HAL_RCC_OscConfig+0x184>
 80025e4:	f7ff fbe9 	bl	8001dba <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d012      	beq.n	8002616 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f0:	f7fe fee0 	bl	80013b4 <HAL_GetTick>
 80025f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f8:	f7fe fedc 	bl	80013b4 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b64      	cmp	r3, #100	; 0x64
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e299      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800260a:	f7ff fbe5 	bl	8001dd8 <LL_RCC_HSE_IsReady>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0f1      	beq.n	80025f8 <HAL_RCC_OscConfig+0x194>
 8002614:	e011      	b.n	800263a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002616:	f7fe fecd 	bl	80013b4 <HAL_GetTick>
 800261a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800261c:	e008      	b.n	8002630 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800261e:	f7fe fec9 	bl	80013b4 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b64      	cmp	r3, #100	; 0x64
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e286      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002630:	f7ff fbd2 	bl	8001dd8 <LL_RCC_HSE_IsReady>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f1      	bne.n	800261e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d04c      	beq.n	80026e0 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002646:	f7ff fda8 	bl	800219a <LL_RCC_GetSysClkSource>
 800264a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800264c:	f7ff fea1 	bl	8002392 <LL_RCC_PLL_GetMainSource>
 8002650:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	2b04      	cmp	r3, #4
 8002656:	d005      	beq.n	8002664 <HAL_RCC_OscConfig+0x200>
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	2b0c      	cmp	r3, #12
 800265c:	d10e      	bne.n	800267c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d10b      	bne.n	800267c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d101      	bne.n	8002670 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e266      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff fbf1 	bl	8001e5c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800267a:	e031      	b.n	80026e0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d019      	beq.n	80026b8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002684:	f7ff fbba 	bl	8001dfc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002688:	f7fe fe94 	bl	80013b4 <HAL_GetTick>
 800268c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002690:	f7fe fe90 	bl	80013b4 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e24d      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80026a2:	f7ff fbc9 	bl	8001e38 <LL_RCC_HSI_IsReady>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0f1      	beq.n	8002690 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691b      	ldr	r3, [r3, #16]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff fbd3 	bl	8001e5c <LL_RCC_HSI_SetCalibTrimming>
 80026b6:	e013      	b.n	80026e0 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026b8:	f7ff fbaf 	bl	8001e1a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026bc:	f7fe fe7a 	bl	80013b4 <HAL_GetTick>
 80026c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026c4:	f7fe fe76 	bl	80013b4 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e233      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 80026d6:	f7ff fbaf 	bl	8001e38 <LL_RCC_HSI_IsReady>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1f1      	bne.n	80026c4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d106      	bne.n	80026fa <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 80a3 	beq.w	8002840 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d076      	beq.n	80027f0 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0310 	and.w	r3, r3, #16
 800270a:	2b00      	cmp	r3, #0
 800270c:	d046      	beq.n	800279c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800270e:	f7ff fc66 	bl	8001fde <LL_RCC_LSI1_IsReady>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d113      	bne.n	8002740 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002718:	f7ff fc3f 	bl	8001f9a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800271c:	f7fe fe4a 	bl	80013b4 <HAL_GetTick>
 8002720:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002724:	f7fe fe46 	bl	80013b4 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e203      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002736:	f7ff fc52 	bl	8001fde <LL_RCC_LSI1_IsReady>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0f1      	beq.n	8002724 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002740:	f7ff fc5f 	bl	8002002 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002744:	f7fe fe36 	bl	80013b4 <HAL_GetTick>
 8002748:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800274c:	f7fe fe32 	bl	80013b4 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b03      	cmp	r3, #3
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e1ef      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800275e:	f7ff fc72 	bl	8002046 <LL_RCC_LSI2_IsReady>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0f1      	beq.n	800274c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff fc7c 	bl	800206a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002772:	f7ff fc23 	bl	8001fbc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002776:	f7fe fe1d 	bl	80013b4 <HAL_GetTick>
 800277a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800277c:	e008      	b.n	8002790 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800277e:	f7fe fe19 	bl	80013b4 <HAL_GetTick>
 8002782:	4602      	mov	r2, r0
 8002784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002786:	1ad3      	subs	r3, r2, r3
 8002788:	2b02      	cmp	r3, #2
 800278a:	d901      	bls.n	8002790 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800278c:	2303      	movs	r3, #3
 800278e:	e1d6      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002790:	f7ff fc25 	bl	8001fde <LL_RCC_LSI1_IsReady>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1f1      	bne.n	800277e <HAL_RCC_OscConfig+0x31a>
 800279a:	e051      	b.n	8002840 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800279c:	f7ff fbfd 	bl	8001f9a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a0:	f7fe fe08 	bl	80013b4 <HAL_GetTick>
 80027a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80027a6:	e00c      	b.n	80027c2 <HAL_RCC_OscConfig+0x35e>
 80027a8:	20000188 	.word	0x20000188
 80027ac:	2000018c 	.word	0x2000018c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80027b0:	f7fe fe00 	bl	80013b4 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e1bd      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80027c2:	f7ff fc0c 	bl	8001fde <LL_RCC_LSI1_IsReady>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d0f1      	beq.n	80027b0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80027cc:	f7ff fc2a 	bl	8002024 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80027d0:	e008      	b.n	80027e4 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80027d2:	f7fe fdef 	bl	80013b4 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b03      	cmp	r3, #3
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e1ac      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80027e4:	f7ff fc2f 	bl	8002046 <LL_RCC_LSI2_IsReady>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d1f1      	bne.n	80027d2 <HAL_RCC_OscConfig+0x36e>
 80027ee:	e027      	b.n	8002840 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80027f0:	f7ff fc18 	bl	8002024 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f4:	f7fe fdde 	bl	80013b4 <HAL_GetTick>
 80027f8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80027fc:	f7fe fdda 	bl	80013b4 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b03      	cmp	r3, #3
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e197      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800280e:	f7ff fc1a 	bl	8002046 <LL_RCC_LSI2_IsReady>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1f1      	bne.n	80027fc <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002818:	f7ff fbd0 	bl	8001fbc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800281c:	f7fe fdca 	bl	80013b4 <HAL_GetTick>
 8002820:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002824:	f7fe fdc6 	bl	80013b4 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e183      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002836:	f7ff fbd2 	bl	8001fde <LL_RCC_LSI1_IsReady>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1f1      	bne.n	8002824 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0304 	and.w	r3, r3, #4
 8002848:	2b00      	cmp	r3, #0
 800284a:	d05b      	beq.n	8002904 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800284c:	4ba7      	ldr	r3, [pc, #668]	; (8002aec <HAL_RCC_OscConfig+0x688>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002854:	2b00      	cmp	r3, #0
 8002856:	d114      	bne.n	8002882 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002858:	f7ff fa70 	bl	8001d3c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800285c:	f7fe fdaa 	bl	80013b4 <HAL_GetTick>
 8002860:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002864:	f7fe fda6 	bl	80013b4 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e163      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002876:	4b9d      	ldr	r3, [pc, #628]	; (8002aec <HAL_RCC_OscConfig+0x688>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f0      	beq.n	8002864 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d102      	bne.n	8002890 <HAL_RCC_OscConfig+0x42c>
 800288a:	f7ff fb30 	bl	8001eee <LL_RCC_LSE_Enable>
 800288e:	e00c      	b.n	80028aa <HAL_RCC_OscConfig+0x446>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	2b05      	cmp	r3, #5
 8002896:	d104      	bne.n	80028a2 <HAL_RCC_OscConfig+0x43e>
 8002898:	f7ff fb4b 	bl	8001f32 <LL_RCC_LSE_EnableBypass>
 800289c:	f7ff fb27 	bl	8001eee <LL_RCC_LSE_Enable>
 80028a0:	e003      	b.n	80028aa <HAL_RCC_OscConfig+0x446>
 80028a2:	f7ff fb35 	bl	8001f10 <LL_RCC_LSE_Disable>
 80028a6:	f7ff fb55 	bl	8001f54 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d014      	beq.n	80028dc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b2:	f7fe fd7f 	bl	80013b4 <HAL_GetTick>
 80028b6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80028b8:	e00a      	b.n	80028d0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ba:	f7fe fd7b 	bl	80013b4 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e136      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80028d0:	f7ff fb51 	bl	8001f76 <LL_RCC_LSE_IsReady>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0ef      	beq.n	80028ba <HAL_RCC_OscConfig+0x456>
 80028da:	e013      	b.n	8002904 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028dc:	f7fe fd6a 	bl	80013b4 <HAL_GetTick>
 80028e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80028e2:	e00a      	b.n	80028fa <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028e4:	f7fe fd66 	bl	80013b4 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e121      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 80028fa:	f7ff fb3c 	bl	8001f76 <LL_RCC_LSE_IsReady>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1ef      	bne.n	80028e4 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800290c:	2b00      	cmp	r3, #0
 800290e:	d02c      	beq.n	800296a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002914:	2b00      	cmp	r3, #0
 8002916:	d014      	beq.n	8002942 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002918:	f7ff fab5 	bl	8001e86 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800291c:	f7fe fd4a 	bl	80013b4 <HAL_GetTick>
 8002920:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002924:	f7fe fd46 	bl	80013b4 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e103      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002936:	f7ff fac8 	bl	8001eca <LL_RCC_HSI48_IsReady>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0f1      	beq.n	8002924 <HAL_RCC_OscConfig+0x4c0>
 8002940:	e013      	b.n	800296a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002942:	f7ff fab1 	bl	8001ea8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002946:	f7fe fd35 	bl	80013b4 <HAL_GetTick>
 800294a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800294e:	f7fe fd31 	bl	80013b4 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e0ee      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002960:	f7ff fab3 	bl	8001eca <LL_RCC_HSI48_IsReady>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f1      	bne.n	800294e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 80e4 	beq.w	8002b3c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002974:	f7ff fc11 	bl	800219a <LL_RCC_GetSysClkSource>
 8002978:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800297a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002986:	2b02      	cmp	r3, #2
 8002988:	f040 80b4 	bne.w	8002af4 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	f003 0203 	and.w	r2, r3, #3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	429a      	cmp	r2, r3
 8002998:	d123      	bne.n	80029e2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d11c      	bne.n	80029e2 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	0a1b      	lsrs	r3, r3, #8
 80029ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d114      	bne.n	80029e2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d10d      	bne.n	80029e2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d106      	bne.n	80029e2 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80029de:	429a      	cmp	r2, r3
 80029e0:	d05d      	beq.n	8002a9e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	2b0c      	cmp	r3, #12
 80029e6:	d058      	beq.n	8002a9a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80029e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e0a1      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80029fa:	f7ff fc84 	bl	8002306 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029fe:	f7fe fcd9 	bl	80013b4 <HAL_GetTick>
 8002a02:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a04:	e008      	b.n	8002a18 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a06:	f7fe fcd5 	bl	80013b4 <HAL_GetTick>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e092      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1ef      	bne.n	8002a06 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a2a:	68da      	ldr	r2, [r3, #12]
 8002a2c:	4b30      	ldr	r3, [pc, #192]	; (8002af0 <HAL_RCC_OscConfig+0x68c>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a38:	4311      	orrs	r1, r2
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a3e:	0212      	lsls	r2, r2, #8
 8002a40:	4311      	orrs	r1, r2
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002a46:	4311      	orrs	r1, r2
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002a4c:	4311      	orrs	r1, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002a52:	430a      	orrs	r2, r1
 8002a54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002a5c:	f7ff fc44 	bl	80022e8 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a6e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a70:	f7fe fca0 	bl	80013b4 <HAL_GetTick>
 8002a74:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a78:	f7fe fc9c 	bl	80013b4 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e059      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d0ef      	beq.n	8002a78 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a98:	e050      	b.n	8002b3c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e04f      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d147      	bne.n	8002b3c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002aac:	f7ff fc1c 	bl	80022e8 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ab0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002abe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ac0:	f7fe fc78 	bl	80013b4 <HAL_GetTick>
 8002ac4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac8:	f7fe fc74 	bl	80013b4 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e031      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ada:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0ef      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x664>
 8002ae8:	e028      	b.n	8002b3c <HAL_RCC_OscConfig+0x6d8>
 8002aea:	bf00      	nop
 8002aec:	58000400 	.word	0x58000400
 8002af0:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	2b0c      	cmp	r3, #12
 8002af8:	d01e      	beq.n	8002b38 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002afa:	f7ff fc04 	bl	8002306 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002afe:	f7fe fc59 	bl	80013b4 <HAL_GetTick>
 8002b02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b04:	e008      	b.n	8002b18 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b06:	f7fe fc55 	bl	80013b4 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	d901      	bls.n	8002b18 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e012      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1ef      	bne.n	8002b06 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002b26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b2a:	68da      	ldr	r2, [r3, #12]
 8002b2c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b30:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <HAL_RCC_OscConfig+0x6e4>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	60cb      	str	r3, [r1, #12]
 8002b36:	e001      	b.n	8002b3c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3734      	adds	r7, #52	; 0x34
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd90      	pop	{r4, r7, pc}
 8002b46:	bf00      	nop
 8002b48:	eefefffc 	.word	0xeefefffc

08002b4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e12d      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b60:	4b98      	ldr	r3, [pc, #608]	; (8002dc4 <HAL_RCC_ClockConfig+0x278>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d91b      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b6e:	4b95      	ldr	r3, [pc, #596]	; (8002dc4 <HAL_RCC_ClockConfig+0x278>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f023 0207 	bic.w	r2, r3, #7
 8002b76:	4993      	ldr	r1, [pc, #588]	; (8002dc4 <HAL_RCC_ClockConfig+0x278>)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b7e:	f7fe fc19 	bl	80013b4 <HAL_GetTick>
 8002b82:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b84:	e008      	b.n	8002b98 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002b86:	f7fe fc15 	bl	80013b4 <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d901      	bls.n	8002b98 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	e111      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b98:	4b8a      	ldr	r3, [pc, #552]	; (8002dc4 <HAL_RCC_ClockConfig+0x278>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d1ef      	bne.n	8002b86 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d016      	beq.n	8002be0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff fafb 	bl	80021b2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002bbc:	f7fe fbfa 	bl	80013b4 <HAL_GetTick>
 8002bc0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002bc4:	f7fe fbf6 	bl	80013b4 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e0f2      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002bd6:	f7ff fbe8 	bl	80023aa <LL_RCC_IsActiveFlag_HPRE>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d0f1      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0320 	and.w	r3, r3, #32
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d016      	beq.n	8002c1a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff faf2 	bl	80021da <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002bf6:	f7fe fbdd 	bl	80013b4 <HAL_GetTick>
 8002bfa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002bfe:	f7fe fbd9 	bl	80013b4 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e0d5      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002c10:	f7ff fbdd 	bl	80023ce <LL_RCC_IsActiveFlag_C2HPRE>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0f1      	beq.n	8002bfe <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d016      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff faeb 	bl	8002206 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c30:	f7fe fbc0 	bl	80013b4 <HAL_GetTick>
 8002c34:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002c36:	e008      	b.n	8002c4a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c38:	f7fe fbbc 	bl	80013b4 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d901      	bls.n	8002c4a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	e0b8      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002c4a:	f7ff fbd3 	bl	80023f4 <LL_RCC_IsActiveFlag_SHDHPRE>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d0f1      	beq.n	8002c38 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d016      	beq.n	8002c8e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fae5 	bl	8002234 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002c6a:	f7fe fba3 	bl	80013b4 <HAL_GetTick>
 8002c6e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002c72:	f7fe fb9f 	bl	80013b4 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e09b      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002c84:	f7ff fbc9 	bl	800241a <LL_RCC_IsActiveFlag_PPRE1>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d0f1      	beq.n	8002c72 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0308 	and.w	r3, r3, #8
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d017      	beq.n	8002cca <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f7ff fadb 	bl	800225c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002ca6:	f7fe fb85 	bl	80013b4 <HAL_GetTick>
 8002caa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002cac:	e008      	b.n	8002cc0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002cae:	f7fe fb81 	bl	80013b4 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e07d      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002cc0:	f7ff fbbd 	bl	800243e <LL_RCC_IsActiveFlag_PPRE2>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f1      	beq.n	8002cae <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d043      	beq.n	8002d5e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d106      	bne.n	8002cec <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8002cde:	f7ff f87b 	bl	8001dd8 <LL_RCC_HSE_IsReady>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d11e      	bne.n	8002d26 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e067      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b03      	cmp	r3, #3
 8002cf2:	d106      	bne.n	8002d02 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8002cf4:	f7ff fb16 	bl	8002324 <LL_RCC_PLL_IsReady>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d113      	bne.n	8002d26 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e05c      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d106      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8002d0a:	f7ff f9e3 	bl	80020d4 <LL_RCC_MSI_IsReady>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d108      	bne.n	8002d26 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e051      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8002d18:	f7ff f88e 	bl	8001e38 <LL_RCC_HSI_IsReady>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e04a      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff fa21 	bl	8002172 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d30:	f7fe fb40 	bl	80013b4 <HAL_GetTick>
 8002d34:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d36:	e00a      	b.n	8002d4e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d38:	f7fe fb3c 	bl	80013b4 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e036      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4e:	f7ff fa24 	bl	800219a <LL_RCC_GetSysClkSource>
 8002d52:	4602      	mov	r2, r0
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d1ec      	bne.n	8002d38 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d5e:	4b19      	ldr	r3, [pc, #100]	; (8002dc4 <HAL_RCC_ClockConfig+0x278>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d21b      	bcs.n	8002da4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6c:	4b15      	ldr	r3, [pc, #84]	; (8002dc4 <HAL_RCC_ClockConfig+0x278>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f023 0207 	bic.w	r2, r3, #7
 8002d74:	4913      	ldr	r1, [pc, #76]	; (8002dc4 <HAL_RCC_ClockConfig+0x278>)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d7c:	f7fe fb1a 	bl	80013b4 <HAL_GetTick>
 8002d80:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002d84:	f7fe fb16 	bl	80013b4 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e012      	b.n	8002dbc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d96:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <HAL_RCC_ClockConfig+0x278>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	683a      	ldr	r2, [r7, #0]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d1ef      	bne.n	8002d84 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002da4:	f000 f87e 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002da8:	4603      	mov	r3, r0
 8002daa:	4a07      	ldr	r2, [pc, #28]	; (8002dc8 <HAL_RCC_ClockConfig+0x27c>)
 8002dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8002dae:	f7fe fb0d 	bl	80013cc <HAL_GetTickPrio>
 8002db2:	4603      	mov	r3, r0
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fe faaf 	bl	8001318 <HAL_InitTick>
 8002dba:	4603      	mov	r3, r0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3710      	adds	r7, #16
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	58004000 	.word	0x58004000
 8002dc8:	20000188 	.word	0x20000188

08002dcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dcc:	b590      	push	{r4, r7, lr}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dd2:	f7ff f9e2 	bl	800219a <LL_RCC_GetSysClkSource>
 8002dd6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10a      	bne.n	8002df4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002dde:	f7ff f99e 	bl	800211e <LL_RCC_MSI_GetRange>
 8002de2:	4603      	mov	r3, r0
 8002de4:	091b      	lsrs	r3, r3, #4
 8002de6:	f003 030f 	and.w	r3, r3, #15
 8002dea:	4a2b      	ldr	r2, [pc, #172]	; (8002e98 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	e04b      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	d102      	bne.n	8002e00 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002dfa:	4b28      	ldr	r3, [pc, #160]	; (8002e9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002dfc:	60fb      	str	r3, [r7, #12]
 8002dfe:	e045      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b08      	cmp	r3, #8
 8002e04:	d10a      	bne.n	8002e1c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002e06:	f7fe ffb7 	bl	8001d78 <LL_RCC_HSE_IsEnabledDiv2>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d102      	bne.n	8002e16 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8002e10:	4b22      	ldr	r3, [pc, #136]	; (8002e9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	e03a      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8002e16:	4b22      	ldr	r3, [pc, #136]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	e037      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8002e1c:	f7ff fab9 	bl	8002392 <LL_RCC_PLL_GetMainSource>
 8002e20:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d003      	beq.n	8002e30 <HAL_RCC_GetSysClockFreq+0x64>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	2b03      	cmp	r3, #3
 8002e2c:	d003      	beq.n	8002e36 <HAL_RCC_GetSysClockFreq+0x6a>
 8002e2e:	e00d      	b.n	8002e4c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002e30:	4b1a      	ldr	r3, [pc, #104]	; (8002e9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e32:	60bb      	str	r3, [r7, #8]
        break;
 8002e34:	e015      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8002e36:	f7fe ff9f 	bl	8001d78 <LL_RCC_HSE_IsEnabledDiv2>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d102      	bne.n	8002e46 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002e40:	4b16      	ldr	r3, [pc, #88]	; (8002e9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e42:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002e44:	e00d      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002e46:	4b16      	ldr	r3, [pc, #88]	; (8002ea0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002e48:	60bb      	str	r3, [r7, #8]
        break;
 8002e4a:	e00a      	b.n	8002e62 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002e4c:	f7ff f967 	bl	800211e <LL_RCC_MSI_GetRange>
 8002e50:	4603      	mov	r3, r0
 8002e52:	091b      	lsrs	r3, r3, #4
 8002e54:	f003 030f 	and.w	r3, r3, #15
 8002e58:	4a0f      	ldr	r2, [pc, #60]	; (8002e98 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e5e:	60bb      	str	r3, [r7, #8]
        break;
 8002e60:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002e62:	f7ff fa71 	bl	8002348 <LL_RCC_PLL_GetN>
 8002e66:	4602      	mov	r2, r0
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	fb03 f402 	mul.w	r4, r3, r2
 8002e6e:	f7ff fa84 	bl	800237a <LL_RCC_PLL_GetDivider>
 8002e72:	4603      	mov	r3, r0
 8002e74:	091b      	lsrs	r3, r3, #4
 8002e76:	3301      	adds	r3, #1
 8002e78:	fbb4 f4f3 	udiv	r4, r4, r3
 8002e7c:	f7ff fa71 	bl	8002362 <LL_RCC_PLL_GetR>
 8002e80:	4603      	mov	r3, r0
 8002e82:	0f5b      	lsrs	r3, r3, #29
 8002e84:	3301      	adds	r3, #1
 8002e86:	fbb4 f3f3 	udiv	r3, r4, r3
 8002e8a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd90      	pop	{r4, r7, pc}
 8002e96:	bf00      	nop
 8002e98:	08008bdc 	.word	0x08008bdc
 8002e9c:	00f42400 	.word	0x00f42400
 8002ea0:	01e84800 	.word	0x01e84800

08002ea4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ea4:	b598      	push	{r3, r4, r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002ea8:	f7ff ff90 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 8002eac:	4604      	mov	r4, r0
 8002eae:	f7ff f9e9 	bl	8002284 <LL_RCC_GetAHBPrescaler>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	091b      	lsrs	r3, r3, #4
 8002eb6:	f003 030f 	and.w	r3, r3, #15
 8002eba:	4a03      	ldr	r2, [pc, #12]	; (8002ec8 <HAL_RCC_GetHCLKFreq+0x24>)
 8002ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	bd98      	pop	{r3, r4, r7, pc}
 8002ec8:	08008b7c 	.word	0x08008b7c

08002ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ecc:	b598      	push	{r3, r4, r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002ed0:	f7ff ffe8 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002ed4:	4604      	mov	r4, r0
 8002ed6:	f7ff f9ef 	bl	80022b8 <LL_RCC_GetAPB1Prescaler>
 8002eda:	4603      	mov	r3, r0
 8002edc:	0a1b      	lsrs	r3, r3, #8
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	4a04      	ldr	r2, [pc, #16]	; (8002ef4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee8:	f003 031f 	and.w	r3, r3, #31
 8002eec:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	bd98      	pop	{r3, r4, r7, pc}
 8002ef4:	08008bbc 	.word	0x08008bbc

08002ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ef8:	b598      	push	{r3, r4, r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002efc:	f7ff ffd2 	bl	8002ea4 <HAL_RCC_GetHCLKFreq>
 8002f00:	4604      	mov	r4, r0
 8002f02:	f7ff f9e5 	bl	80022d0 <LL_RCC_GetAPB2Prescaler>
 8002f06:	4603      	mov	r3, r0
 8002f08:	0adb      	lsrs	r3, r3, #11
 8002f0a:	f003 0307 	and.w	r3, r3, #7
 8002f0e:	4a04      	ldr	r2, [pc, #16]	; (8002f20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f14:	f003 031f 	and.w	r3, r3, #31
 8002f18:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	bd98      	pop	{r3, r4, r7, pc}
 8002f20:	08008bbc 	.word	0x08008bbc

08002f24 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002f24:	b590      	push	{r4, r7, lr}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2bb0      	cmp	r3, #176	; 0xb0
 8002f30:	d903      	bls.n	8002f3a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002f32:	4b15      	ldr	r3, [pc, #84]	; (8002f88 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f36:	60fb      	str	r3, [r7, #12]
 8002f38:	e007      	b.n	8002f4a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	4a11      	ldr	r2, [pc, #68]	; (8002f88 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f48:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002f4a:	f7ff f9a7 	bl	800229c <LL_RCC_GetAHB4Prescaler>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	091b      	lsrs	r3, r3, #4
 8002f52:	f003 030f 	and.w	r3, r3, #15
 8002f56:	4a0d      	ldr	r2, [pc, #52]	; (8002f8c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f62:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	4a0a      	ldr	r2, [pc, #40]	; (8002f90 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8002f68:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6c:	0c9c      	lsrs	r4, r3, #18
 8002f6e:	f7fe fef5 	bl	8001d5c <HAL_PWREx_GetVoltageRange>
 8002f72:	4603      	mov	r3, r0
 8002f74:	4619      	mov	r1, r3
 8002f76:	4620      	mov	r0, r4
 8002f78:	f000 f80c 	bl	8002f94 <RCC_SetFlashLatency>
 8002f7c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd90      	pop	{r4, r7, pc}
 8002f86:	bf00      	nop
 8002f88:	08008bdc 	.word	0x08008bdc
 8002f8c:	08008b7c 	.word	0x08008b7c
 8002f90:	431bde83 	.word	0x431bde83

08002f94 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002f94:	b590      	push	{r4, r7, lr}
 8002f96:	b093      	sub	sp, #76	; 0x4c
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002f9e:	4b37      	ldr	r3, [pc, #220]	; (800307c <RCC_SetFlashLatency+0xe8>)
 8002fa0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8002fa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fa6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8002faa:	4a35      	ldr	r2, [pc, #212]	; (8003080 <RCC_SetFlashLatency+0xec>)
 8002fac:	f107 031c 	add.w	r3, r7, #28
 8002fb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8002fb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002fb6:	4b33      	ldr	r3, [pc, #204]	; (8003084 <RCC_SetFlashLatency+0xf0>)
 8002fb8:	f107 040c 	add.w	r4, r7, #12
 8002fbc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002fbe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fcc:	d11a      	bne.n	8003004 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002fce:	2300      	movs	r3, #0
 8002fd0:	643b      	str	r3, [r7, #64]	; 0x40
 8002fd2:	e013      	b.n	8002ffc <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002fd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	3348      	adds	r3, #72	; 0x48
 8002fda:	443b      	add	r3, r7
 8002fdc:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d807      	bhi.n	8002ff6 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002fe6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	3348      	adds	r3, #72	; 0x48
 8002fec:	443b      	add	r3, r7
 8002fee:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8002ff2:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8002ff4:	e020      	b.n	8003038 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	643b      	str	r3, [r7, #64]	; 0x40
 8002ffc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	d9e8      	bls.n	8002fd4 <RCC_SetFlashLatency+0x40>
 8003002:	e019      	b.n	8003038 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003004:	2300      	movs	r3, #0
 8003006:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003008:	e013      	b.n	8003032 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800300a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	3348      	adds	r3, #72	; 0x48
 8003010:	443b      	add	r3, r7
 8003012:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	429a      	cmp	r2, r3
 800301a:	d807      	bhi.n	800302c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800301c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	3348      	adds	r3, #72	; 0x48
 8003022:	443b      	add	r3, r7
 8003024:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003028:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800302a:	e005      	b.n	8003038 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800302c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800302e:	3301      	adds	r3, #1
 8003030:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003034:	2b02      	cmp	r3, #2
 8003036:	d9e8      	bls.n	800300a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8003038:	4b13      	ldr	r3, [pc, #76]	; (8003088 <RCC_SetFlashLatency+0xf4>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f023 0207 	bic.w	r2, r3, #7
 8003040:	4911      	ldr	r1, [pc, #68]	; (8003088 <RCC_SetFlashLatency+0xf4>)
 8003042:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003044:	4313      	orrs	r3, r2
 8003046:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003048:	f7fe f9b4 	bl	80013b4 <HAL_GetTick>
 800304c:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800304e:	e008      	b.n	8003062 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003050:	f7fe f9b0 	bl	80013b4 <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d901      	bls.n	8003062 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e007      	b.n	8003072 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003062:	4b09      	ldr	r3, [pc, #36]	; (8003088 <RCC_SetFlashLatency+0xf4>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0307 	and.w	r3, r3, #7
 800306a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800306c:	429a      	cmp	r2, r3
 800306e:	d1ef      	bne.n	8003050 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	374c      	adds	r7, #76	; 0x4c
 8003076:	46bd      	mov	sp, r7
 8003078:	bd90      	pop	{r4, r7, pc}
 800307a:	bf00      	nop
 800307c:	080055c0 	.word	0x080055c0
 8003080:	080055d0 	.word	0x080055d0
 8003084:	080055dc 	.word	0x080055dc
 8003088:	58004000 	.word	0x58004000

0800308c <LL_RCC_LSE_IsEnabled>:
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003090:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003098:	f003 0301 	and.w	r3, r3, #1
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <LL_RCC_LSE_IsEnabled+0x18>
 80030a0:	2301      	movs	r3, #1
 80030a2:	e000      	b.n	80030a6 <LL_RCC_LSE_IsEnabled+0x1a>
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <LL_RCC_LSE_IsReady>:
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80030b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d101      	bne.n	80030c8 <LL_RCC_LSE_IsReady+0x18>
 80030c4:	2301      	movs	r3, #1
 80030c6:	e000      	b.n	80030ca <LL_RCC_LSE_IsReady+0x1a>
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <LL_RCC_MSI_EnablePLLMode>:
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 80030d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030e2:	f043 0304 	orr.w	r3, r3, #4
 80030e6:	6013      	str	r3, [r2, #0]
}
 80030e8:	bf00      	nop
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <LL_RCC_SetRFWKPClockSource>:
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80030fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003102:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003106:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4313      	orrs	r3, r2
 800310e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr

0800311e <LL_RCC_SetSMPSClockSource>:
{
 800311e:	b480      	push	{r7}
 8003120:	b083      	sub	sp, #12
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003126:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800312a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312c:	f023 0203 	bic.w	r2, r3, #3
 8003130:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4313      	orrs	r3, r2
 8003138:	624b      	str	r3, [r1, #36]	; 0x24
}
 800313a:	bf00      	nop
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <LL_RCC_SetSMPSPrescaler>:
{
 8003146:	b480      	push	{r7}
 8003148:	b083      	sub	sp, #12
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800314e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003154:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003158:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4313      	orrs	r3, r2
 8003160:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <LL_RCC_SetUSARTClockSource>:
{
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003176:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800317a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317e:	f023 0203 	bic.w	r2, r3, #3
 8003182:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4313      	orrs	r3, r2
 800318a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr

0800319a <LL_RCC_SetLPUARTClockSource>:
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80031a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80031ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <LL_RCC_SetI2CClockSource>:
{
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80031ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031d2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	091b      	lsrs	r3, r3, #4
 80031da:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80031de:	43db      	mvns	r3, r3
 80031e0:	401a      	ands	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	011b      	lsls	r3, r3, #4
 80031e6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80031ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80031ee:	4313      	orrs	r3, r2
 80031f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <LL_RCC_SetLPTIMClockSource>:
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003208:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800320c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	0c1b      	lsrs	r3, r3, #16
 8003214:	041b      	lsls	r3, r3, #16
 8003216:	43db      	mvns	r3, r3
 8003218:	401a      	ands	r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	041b      	lsls	r3, r3, #16
 800321e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003222:	4313      	orrs	r3, r2
 8003224:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <LL_RCC_SetSAIClockSource>:
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800323c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003244:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003248:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4313      	orrs	r3, r2
 8003250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <LL_RCC_SetRNGClockSource>:
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003268:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800326c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003270:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003274:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4313      	orrs	r3, r2
 800327c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <LL_RCC_SetCLK48ClockSource>:
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003294:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003298:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800329c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <LL_RCC_SetUSBClockSource>:
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f7ff ffe3 	bl	800328c <LL_RCC_SetCLK48ClockSource>
}
 80032c6:	bf00      	nop
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <LL_RCC_SetADCClockSource>:
{
 80032ce:	b480      	push	{r7}
 80032d0:	b083      	sub	sp, #12
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80032d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80032e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <LL_RCC_SetRTCClockSource>:
{
 80032fa:	b480      	push	{r7}
 80032fc:	b083      	sub	sp, #12
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003302:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800330a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800330e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4313      	orrs	r3, r2
 8003316:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <LL_RCC_GetRTCClockSource>:
{
 8003326:	b480      	push	{r7}
 8003328:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800332a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800332e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003332:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8003336:	4618      	mov	r0, r3
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <LL_RCC_ForceBackupDomainReset>:
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003344:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003348:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800334c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003354:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003358:	bf00      	nop
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003362:	b480      	push	{r7}
 8003364:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003366:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800336a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800336e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003376:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800337a:	bf00      	nop
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <LL_RCC_PLLSAI1_Enable>:
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003388:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003392:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003396:	6013      	str	r3, [r2, #0]
}
 8003398:	bf00      	nop
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <LL_RCC_PLLSAI1_Disable>:
{
 80033a2:	b480      	push	{r7}
 80033a4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80033a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033b0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033b4:	6013      	str	r3, [r2, #0]
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <LL_RCC_PLLSAI1_IsReady>:
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80033c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80033d2:	d101      	bne.n	80033d8 <LL_RCC_PLLSAI1_IsReady+0x18>
 80033d4:	2301      	movs	r3, #1
 80033d6:	e000      	b.n	80033da <LL_RCC_PLLSAI1_IsReady+0x1a>
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr

080033e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b088      	sub	sp, #32
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80033ec:	2300      	movs	r3, #0
 80033ee:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80033f0:	2300      	movs	r3, #0
 80033f2:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d034      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003404:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003408:	d021      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800340a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800340e:	d81b      	bhi.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003410:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003414:	d01d      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003416:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800341a:	d815      	bhi.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00b      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003420:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003424:	d110      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003426:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003434:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003436:	e00d      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3304      	adds	r3, #4
 800343c:	4618      	mov	r0, r3
 800343e:	f000 f94d 	bl	80036dc <RCCEx_PLLSAI1_ConfigNP>
 8003442:	4603      	mov	r3, r0
 8003444:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003446:	e005      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	77fb      	strb	r3, [r7, #31]
        break;
 800344c:	e002      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800344e:	bf00      	nop
 8003450:	e000      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003452:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003454:	7ffb      	ldrb	r3, [r7, #31]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d105      	bne.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff fee8 	bl	8003234 <LL_RCC_SetSAIClockSource>
 8003464:	e001      	b.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003466:	7ffb      	ldrb	r3, [r7, #31]
 8003468:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003472:	2b00      	cmp	r3, #0
 8003474:	d046      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003476:	f7ff ff56 	bl	8003326 <LL_RCC_GetRTCClockSource>
 800347a:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	429a      	cmp	r2, r3
 8003484:	d03c      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003486:	f7fe fc59 	bl	8001d3c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d105      	bne.n	800349c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff ff30 	bl	80032fa <LL_RCC_SetRTCClockSource>
 800349a:	e02e      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800349c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a4:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80034a6:	f7ff ff4b 	bl	8003340 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80034aa:	f7ff ff5a 	bl	8003362 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b8:	4313      	orrs	r3, r2
 80034ba:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80034bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80034c6:	f7ff fde1 	bl	800308c <LL_RCC_LSE_IsEnabled>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d114      	bne.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034d0:	f7fd ff70 	bl	80013b4 <HAL_GetTick>
 80034d4:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80034d6:	e00b      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d8:	f7fd ff6c 	bl	80013b4 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d902      	bls.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	77fb      	strb	r3, [r7, #31]
              break;
 80034ee:	e004      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80034f0:	f7ff fdde 	bl	80030b0 <LL_RCC_LSE_IsReady>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d1ee      	bne.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80034fa:	7ffb      	ldrb	r3, [r7, #31]
 80034fc:	77bb      	strb	r3, [r7, #30]
 80034fe:	e001      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003500:	7ffb      	ldrb	r3, [r7, #31]
 8003502:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	2b00      	cmp	r3, #0
 800350e:	d004      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff fe2a 	bl	800316e <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d004      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	4618      	mov	r0, r3
 800352c:	f7ff fe35 	bl	800319a <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0310 	and.w	r3, r3, #16
 8003538:	2b00      	cmp	r3, #0
 800353a:	d004      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff fe5d 	bl	8003200 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b00      	cmp	r3, #0
 8003550:	d004      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003556:	4618      	mov	r0, r3
 8003558:	f7ff fe52 	bl	8003200 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d004      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	4618      	mov	r0, r3
 800356e:	f7ff fe2a 	bl	80031c6 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0308 	and.w	r3, r3, #8
 800357a:	2b00      	cmp	r3, #0
 800357c:	d004      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003582:	4618      	mov	r0, r3
 8003584:	f7ff fe1f 	bl	80031c6 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003590:	2b00      	cmp	r3, #0
 8003592:	d022      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff fe8d 	bl	80032b8 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035a6:	d107      	bne.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80035a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80035b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035b6:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035c0:	d10b      	bne.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3304      	adds	r3, #4
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 f8e3 	bl	8003792 <RCCEx_PLLSAI1_ConfigNQ>
 80035cc:	4603      	mov	r3, r0
 80035ce:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80035d0:	7ffb      	ldrb	r3, [r7, #31]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80035d6:	7ffb      	ldrb	r3, [r7, #31]
 80035d8:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d02b      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ee:	d008      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035f8:	d003      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d105      	bne.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003606:	4618      	mov	r0, r3
 8003608:	f7ff fe2a 	bl	8003260 <LL_RCC_SetRNGClockSource>
 800360c:	e00a      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003612:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	2000      	movs	r0, #0
 800361a:	f7ff fe21 	bl	8003260 <LL_RCC_SetRNGClockSource>
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f7ff fe34 	bl	800328c <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003628:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800362c:	d107      	bne.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800362e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003638:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800363c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003646:	2b00      	cmp	r3, #0
 8003648:	d022      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff fe3d 	bl	80032ce <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003658:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800365c:	d107      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800365e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003668:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800366c:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003672:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003676:	d10b      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3304      	adds	r3, #4
 800367c:	4618      	mov	r0, r3
 800367e:	f000 f8e3 	bl	8003848 <RCCEx_PLLSAI1_ConfigNR>
 8003682:	4603      	mov	r3, r0
 8003684:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8003686:	7ffb      	ldrb	r3, [r7, #31]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d001      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800368c:	7ffb      	ldrb	r3, [r7, #31]
 800368e:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d004      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff fd26 	bl	80030f2 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d009      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff fd45 	bl	8003146 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7ff fd2c 	bl	800311e <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80036c6:	7fbb      	ldrb	r3, [r7, #30]
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3720      	adds	r7, #32
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 80036d4:	f7ff fcfe 	bl	80030d4 <LL_RCC_MSI_EnablePLLMode>
}
 80036d8:	bf00      	nop
 80036da:	bd80      	pop	{r7, pc}

080036dc <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036e4:	2300      	movs	r3, #0
 80036e6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80036e8:	f7ff fe5b 	bl	80033a2 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80036ec:	f7fd fe62 	bl	80013b4 <HAL_GetTick>
 80036f0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80036f2:	e009      	b.n	8003708 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80036f4:	f7fd fe5e 	bl	80013b4 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d902      	bls.n	8003708 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	73fb      	strb	r3, [r7, #15]
      break;
 8003706:	e004      	b.n	8003712 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003708:	f7ff fe5a 	bl	80033c0 <LL_RCC_PLLSAI1_IsReady>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1f0      	bne.n	80036f4 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003712:	7bfb      	ldrb	r3, [r7, #15]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d137      	bne.n	8003788 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	021b      	lsls	r3, r3, #8
 8003728:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800372c:	4313      	orrs	r3, r2
 800372e:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003730:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003742:	4313      	orrs	r3, r2
 8003744:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003746:	f7ff fe1d 	bl	8003384 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800374a:	f7fd fe33 	bl	80013b4 <HAL_GetTick>
 800374e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003750:	e009      	b.n	8003766 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003752:	f7fd fe2f 	bl	80013b4 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d902      	bls.n	8003766 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	73fb      	strb	r3, [r7, #15]
        break;
 8003764:	e004      	b.n	8003770 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003766:	f7ff fe2b 	bl	80033c0 <LL_RCC_PLLSAI1_IsReady>
 800376a:	4603      	mov	r3, r0
 800376c:	2b01      	cmp	r3, #1
 800376e:	d1f0      	bne.n	8003752 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003770:	7bfb      	ldrb	r3, [r7, #15]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d108      	bne.n	8003788 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003776:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003784:	4313      	orrs	r3, r2
 8003786:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003788:	7bfb      	ldrb	r3, [r7, #15]
}
 800378a:	4618      	mov	r0, r3
 800378c:	3710      	adds	r7, #16
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}

08003792 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b084      	sub	sp, #16
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800379a:	2300      	movs	r3, #0
 800379c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800379e:	f7ff fe00 	bl	80033a2 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80037a2:	f7fd fe07 	bl	80013b4 <HAL_GetTick>
 80037a6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80037a8:	e009      	b.n	80037be <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037aa:	f7fd fe03 	bl	80013b4 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d902      	bls.n	80037be <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	73fb      	strb	r3, [r7, #15]
      break;
 80037bc:	e004      	b.n	80037c8 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80037be:	f7ff fdff 	bl	80033c0 <LL_RCC_PLLSAI1_IsReady>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1f0      	bne.n	80037aa <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80037c8:	7bfb      	ldrb	r3, [r7, #15]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d137      	bne.n	800383e <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80037ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	021b      	lsls	r3, r3, #8
 80037de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037e2:	4313      	orrs	r3, r2
 80037e4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80037e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037f8:	4313      	orrs	r3, r2
 80037fa:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80037fc:	f7ff fdc2 	bl	8003384 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003800:	f7fd fdd8 	bl	80013b4 <HAL_GetTick>
 8003804:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003806:	e009      	b.n	800381c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003808:	f7fd fdd4 	bl	80013b4 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d902      	bls.n	800381c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	73fb      	strb	r3, [r7, #15]
        break;
 800381a:	e004      	b.n	8003826 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800381c:	f7ff fdd0 	bl	80033c0 <LL_RCC_PLLSAI1_IsReady>
 8003820:	4603      	mov	r3, r0
 8003822:	2b01      	cmp	r3, #1
 8003824:	d1f0      	bne.n	8003808 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003826:	7bfb      	ldrb	r3, [r7, #15]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d108      	bne.n	800383e <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800382c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003830:	691a      	ldr	r2, [r3, #16]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800383a:	4313      	orrs	r3, r2
 800383c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800383e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3710      	adds	r7, #16
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003850:	2300      	movs	r3, #0
 8003852:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003854:	f7ff fda5 	bl	80033a2 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003858:	f7fd fdac 	bl	80013b4 <HAL_GetTick>
 800385c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800385e:	e009      	b.n	8003874 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003860:	f7fd fda8 	bl	80013b4 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b02      	cmp	r3, #2
 800386c:	d902      	bls.n	8003874 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	73fb      	strb	r3, [r7, #15]
      break;
 8003872:	e004      	b.n	800387e <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003874:	f7ff fda4 	bl	80033c0 <LL_RCC_PLLSAI1_IsReady>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1f0      	bne.n	8003860 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800387e:	7bfb      	ldrb	r3, [r7, #15]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d137      	bne.n	80038f4 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003884:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	021b      	lsls	r3, r3, #8
 8003894:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003898:	4313      	orrs	r3, r2
 800389a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800389c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	68db      	ldr	r3, [r3, #12]
 80038aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038ae:	4313      	orrs	r3, r2
 80038b0:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80038b2:	f7ff fd67 	bl	8003384 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b6:	f7fd fd7d 	bl	80013b4 <HAL_GetTick>
 80038ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80038bc:	e009      	b.n	80038d2 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80038be:	f7fd fd79 	bl	80013b4 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d902      	bls.n	80038d2 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	73fb      	strb	r3, [r7, #15]
        break;
 80038d0:	e004      	b.n	80038dc <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80038d2:	f7ff fd75 	bl	80033c0 <LL_RCC_PLLSAI1_IsReady>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d1f0      	bne.n	80038be <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d108      	bne.n	80038f4 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80038e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038e6:	691a      	ldr	r2, [r3, #16]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038f0:	4313      	orrs	r3, r2
 80038f2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80038f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b084      	sub	sp, #16
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d101      	bne.n	8003910 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e095      	b.n	8003a3c <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003914:	2b00      	cmp	r3, #0
 8003916:	d108      	bne.n	800392a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003920:	d009      	beq.n	8003936 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	61da      	str	r2, [r3, #28]
 8003928:	e005      	b.n	8003936 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d106      	bne.n	8003956 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f7fd fb09 	bl	8000f68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2202      	movs	r2, #2
 800395a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800396c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003976:	d902      	bls.n	800397e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003978:	2300      	movs	r3, #0
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	e002      	b.n	8003984 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800397e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003982:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800398c:	d007      	beq.n	800399e <HAL_SPI_Init+0xa0>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003996:	d002      	beq.n	800399e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80039ae:	431a      	orrs	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	431a      	orrs	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	431a      	orrs	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039cc:	431a      	orrs	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80039d6:	431a      	orrs	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039e0:	ea42 0103 	orr.w	r1, r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	430a      	orrs	r2, r1
 80039f2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	0c1b      	lsrs	r3, r3, #16
 80039fa:	f003 0204 	and.w	r2, r3, #4
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a02:	f003 0310 	and.w	r3, r3, #16
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003a1a:	ea42 0103 	orr.w	r1, r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2201      	movs	r2, #1
 8003a36:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	4613      	mov	r3, r2
 8003a52:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a54:	2300      	movs	r3, #0
 8003a56:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d101      	bne.n	8003a66 <HAL_SPI_Transmit+0x22>
 8003a62:	2302      	movs	r3, #2
 8003a64:	e15f      	b.n	8003d26 <HAL_SPI_Transmit+0x2e2>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a6e:	f7fd fca1 	bl	80013b4 <HAL_GetTick>
 8003a72:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003a74:	88fb      	ldrh	r3, [r7, #6]
 8003a76:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d002      	beq.n	8003a8a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003a84:	2302      	movs	r3, #2
 8003a86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a88:	e148      	b.n	8003d1c <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d002      	beq.n	8003a96 <HAL_SPI_Transmit+0x52>
 8003a90:	88fb      	ldrh	r3, [r7, #6]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d102      	bne.n	8003a9c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a9a:	e13f      	b.n	8003d1c <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2203      	movs	r2, #3
 8003aa0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	88fa      	ldrh	r2, [r7, #6]
 8003ab4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	88fa      	ldrh	r2, [r7, #6]
 8003aba:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ae6:	d10f      	bne.n	8003b08 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003af6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b06:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b12:	2b40      	cmp	r3, #64	; 0x40
 8003b14:	d007      	beq.n	8003b26 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b2e:	d94f      	bls.n	8003bd0 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d002      	beq.n	8003b3e <HAL_SPI_Transmit+0xfa>
 8003b38:	8afb      	ldrh	r3, [r7, #22]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d142      	bne.n	8003bc4 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b42:	881a      	ldrh	r2, [r3, #0]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4e:	1c9a      	adds	r2, r3, #2
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b62:	e02f      	b.n	8003bc4 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d112      	bne.n	8003b98 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b76:	881a      	ldrh	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b82:	1c9a      	adds	r2, r3, #2
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b96:	e015      	b.n	8003bc4 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b98:	f7fd fc0c 	bl	80013b4 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d803      	bhi.n	8003bb0 <HAL_SPI_Transmit+0x16c>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bae:	d102      	bne.n	8003bb6 <HAL_SPI_Transmit+0x172>
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d106      	bne.n	8003bc4 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8003bc2:	e0ab      	b.n	8003d1c <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1ca      	bne.n	8003b64 <HAL_SPI_Transmit+0x120>
 8003bce:	e080      	b.n	8003cd2 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d002      	beq.n	8003bde <HAL_SPI_Transmit+0x19a>
 8003bd8:	8afb      	ldrh	r3, [r7, #22]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d174      	bne.n	8003cc8 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d912      	bls.n	8003c0e <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bec:	881a      	ldrh	r2, [r3, #0]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf8:	1c9a      	adds	r2, r3, #2
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	3b02      	subs	r3, #2
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c0c:	e05c      	b.n	8003cc8 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	330c      	adds	r3, #12
 8003c18:	7812      	ldrb	r2, [r2, #0]
 8003c1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c20:	1c5a      	adds	r2, r3, #1
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003c34:	e048      	b.n	8003cc8 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d12b      	bne.n	8003c9c <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d912      	bls.n	8003c74 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c52:	881a      	ldrh	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5e:	1c9a      	adds	r2, r3, #2
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b02      	subs	r3, #2
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c72:	e029      	b.n	8003cc8 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	330c      	adds	r3, #12
 8003c7e:	7812      	ldrb	r2, [r2, #0]
 8003c80:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	3b01      	subs	r3, #1
 8003c94:	b29a      	uxth	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c9a:	e015      	b.n	8003cc8 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c9c:	f7fd fb8a 	bl	80013b4 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d803      	bhi.n	8003cb4 <HAL_SPI_Transmit+0x270>
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb2:	d102      	bne.n	8003cba <HAL_SPI_Transmit+0x276>
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8003cc6:	e029      	b.n	8003d1c <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d1b1      	bne.n	8003c36 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cd2:	69ba      	ldr	r2, [r7, #24]
 8003cd4:	6839      	ldr	r1, [r7, #0]
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 f948 	bl	8003f6c <SPI_EndRxTxTransaction>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d002      	beq.n	8003ce8 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d10a      	bne.n	8003d06 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	613b      	str	r3, [r7, #16]
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	613b      	str	r3, [r7, #16]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	613b      	str	r3, [r7, #16]
 8003d04:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d002      	beq.n	8003d14 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	77fb      	strb	r3, [r7, #31]
 8003d12:	e003      	b.n	8003d1c <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003d24:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3720      	adds	r7, #32
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
	...

08003d30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b088      	sub	sp, #32
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	603b      	str	r3, [r7, #0]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d40:	f7fd fb38 	bl	80013b4 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d48:	1a9b      	subs	r3, r3, r2
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	4413      	add	r3, r2
 8003d4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d50:	f7fd fb30 	bl	80013b4 <HAL_GetTick>
 8003d54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d56:	4b39      	ldr	r3, [pc, #228]	; (8003e3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	015b      	lsls	r3, r3, #5
 8003d5c:	0d1b      	lsrs	r3, r3, #20
 8003d5e:	69fa      	ldr	r2, [r7, #28]
 8003d60:	fb02 f303 	mul.w	r3, r2, r3
 8003d64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d66:	e054      	b.n	8003e12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6e:	d050      	beq.n	8003e12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d70:	f7fd fb20 	bl	80013b4 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	69fa      	ldr	r2, [r7, #28]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d902      	bls.n	8003d86 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d13d      	bne.n	8003e02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	685a      	ldr	r2, [r3, #4]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d9e:	d111      	bne.n	8003dc4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003da8:	d004      	beq.n	8003db4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003db2:	d107      	bne.n	8003dc4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dcc:	d10f      	bne.n	8003dee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003dec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2201      	movs	r2, #1
 8003df2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e017      	b.n	8003e32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	bf0c      	ite	eq
 8003e22:	2301      	moveq	r3, #1
 8003e24:	2300      	movne	r3, #0
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	461a      	mov	r2, r3
 8003e2a:	79fb      	ldrb	r3, [r7, #7]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d19b      	bne.n	8003d68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3720      	adds	r7, #32
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	20000188 	.word	0x20000188

08003e40 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b08a      	sub	sp, #40	; 0x28
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
 8003e4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e52:	f7fd faaf 	bl	80013b4 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5a:	1a9b      	subs	r3, r3, r2
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	4413      	add	r3, r2
 8003e60:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003e62:	f7fd faa7 	bl	80013b4 <HAL_GetTick>
 8003e66:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	330c      	adds	r3, #12
 8003e6e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003e70:	4b3d      	ldr	r3, [pc, #244]	; (8003f68 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	4613      	mov	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	00da      	lsls	r2, r3, #3
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	0d1b      	lsrs	r3, r3, #20
 8003e80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003e88:	e060      	b.n	8003f4c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003e90:	d107      	bne.n	8003ea2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d104      	bne.n	8003ea2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ea0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea8:	d050      	beq.n	8003f4c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003eaa:	f7fd fa83 	bl	80013b4 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	6a3b      	ldr	r3, [r7, #32]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d902      	bls.n	8003ec0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d13d      	bne.n	8003f3c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685a      	ldr	r2, [r3, #4]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003ece:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ed8:	d111      	bne.n	8003efe <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ee2:	d004      	beq.n	8003eee <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eec:	d107      	bne.n	8003efe <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003efc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f06:	d10f      	bne.n	8003f28 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f26:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e010      	b.n	8003f5e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f42:	2300      	movs	r3, #0
 8003f44:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	3b01      	subs	r3, #1
 8003f4a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689a      	ldr	r2, [r3, #8]
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	4013      	ands	r3, r2
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d196      	bne.n	8003e8a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3728      	adds	r7, #40	; 0x28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20000188 	.word	0x20000188

08003f6c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af02      	add	r7, sp, #8
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	9300      	str	r3, [sp, #0]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	f7ff ff5b 	bl	8003e40 <SPI_WaitFifoStateUntilTimeout>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d007      	beq.n	8003fa0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f94:	f043 0220 	orr.w	r2, r3, #32
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e027      	b.n	8003ff0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	9300      	str	r3, [sp, #0]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	2180      	movs	r1, #128	; 0x80
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f7ff fec0 	bl	8003d30 <SPI_WaitFlagStateUntilTimeout>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d007      	beq.n	8003fc6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fba:	f043 0220 	orr.w	r2, r3, #32
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e014      	b.n	8003ff0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f7ff ff34 	bl	8003e40 <SPI_WaitFifoStateUntilTimeout>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d007      	beq.n	8003fee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fe2:	f043 0220 	orr.w	r2, r3, #32
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e000      	b.n	8003ff0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <LL_RCC_GetUSARTClockSource>:
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8004000:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004004:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4013      	ands	r3, r2
}
 800400c:	4618      	mov	r0, r3
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <LL_RCC_GetLPUARTClockSource>:
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004020:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004024:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4013      	ands	r3, r2
}
 800402c:	4618      	mov	r0, r3
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e042      	b.n	80040d0 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004050:	2b00      	cmp	r3, #0
 8004052:	d106      	bne.n	8004062 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7fc ffb3 	bl	8000fc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2224      	movs	r2, #36	; 0x24
 8004066:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0201 	bic.w	r2, r2, #1
 8004078:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407e:	2b00      	cmp	r3, #0
 8004080:	d002      	beq.n	8004088 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fa50 	bl	8004528 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f000 f825 	bl	80040d8 <UART_SetConfig>
 800408e:	4603      	mov	r3, r0
 8004090:	2b01      	cmp	r3, #1
 8004092:	d101      	bne.n	8004098 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e01b      	b.n	80040d0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80040a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689a      	ldr	r2, [r3, #8]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0201 	orr.w	r2, r2, #1
 80040c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 facf 	bl	800466c <UART_CheckIdleState>
 80040ce:	4603      	mov	r3, r0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3708      	adds	r7, #8
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040dc:	b08c      	sub	sp, #48	; 0x30
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	689a      	ldr	r2, [r3, #8]
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	431a      	orrs	r2, r3
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	431a      	orrs	r2, r3
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	69db      	ldr	r3, [r3, #28]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	4baf      	ldr	r3, [pc, #700]	; (80043c4 <UART_SetConfig+0x2ec>)
 8004108:	4013      	ands	r3, r2
 800410a:	697a      	ldr	r2, [r7, #20]
 800410c:	6812      	ldr	r2, [r2, #0]
 800410e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004110:	430b      	orrs	r3, r1
 8004112:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	68da      	ldr	r2, [r3, #12]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	430a      	orrs	r2, r1
 8004128:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	699b      	ldr	r3, [r3, #24]
 800412e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4aa4      	ldr	r2, [pc, #656]	; (80043c8 <UART_SetConfig+0x2f0>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d004      	beq.n	8004144 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004140:	4313      	orrs	r3, r2
 8004142:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800414e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	6812      	ldr	r2, [r2, #0]
 8004156:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004158:	430b      	orrs	r3, r1
 800415a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004162:	f023 010f 	bic.w	r1, r3, #15
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	430a      	orrs	r2, r1
 8004170:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a95      	ldr	r2, [pc, #596]	; (80043cc <UART_SetConfig+0x2f4>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d125      	bne.n	80041c8 <UART_SetConfig+0xf0>
 800417c:	2003      	movs	r0, #3
 800417e:	f7ff ff3b 	bl	8003ff8 <LL_RCC_GetUSARTClockSource>
 8004182:	4603      	mov	r3, r0
 8004184:	2b03      	cmp	r3, #3
 8004186:	d81b      	bhi.n	80041c0 <UART_SetConfig+0xe8>
 8004188:	a201      	add	r2, pc, #4	; (adr r2, 8004190 <UART_SetConfig+0xb8>)
 800418a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418e:	bf00      	nop
 8004190:	080041a1 	.word	0x080041a1
 8004194:	080041b1 	.word	0x080041b1
 8004198:	080041a9 	.word	0x080041a9
 800419c:	080041b9 	.word	0x080041b9
 80041a0:	2301      	movs	r3, #1
 80041a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041a6:	e042      	b.n	800422e <UART_SetConfig+0x156>
 80041a8:	2302      	movs	r3, #2
 80041aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041ae:	e03e      	b.n	800422e <UART_SetConfig+0x156>
 80041b0:	2304      	movs	r3, #4
 80041b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041b6:	e03a      	b.n	800422e <UART_SetConfig+0x156>
 80041b8:	2308      	movs	r3, #8
 80041ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041be:	e036      	b.n	800422e <UART_SetConfig+0x156>
 80041c0:	2310      	movs	r3, #16
 80041c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041c6:	e032      	b.n	800422e <UART_SetConfig+0x156>
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a7e      	ldr	r2, [pc, #504]	; (80043c8 <UART_SetConfig+0x2f0>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d12a      	bne.n	8004228 <UART_SetConfig+0x150>
 80041d2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80041d6:	f7ff ff1f 	bl	8004018 <LL_RCC_GetLPUARTClockSource>
 80041da:	4603      	mov	r3, r0
 80041dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041e0:	d01a      	beq.n	8004218 <UART_SetConfig+0x140>
 80041e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041e6:	d81b      	bhi.n	8004220 <UART_SetConfig+0x148>
 80041e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041ec:	d00c      	beq.n	8004208 <UART_SetConfig+0x130>
 80041ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041f2:	d815      	bhi.n	8004220 <UART_SetConfig+0x148>
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d003      	beq.n	8004200 <UART_SetConfig+0x128>
 80041f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041fc:	d008      	beq.n	8004210 <UART_SetConfig+0x138>
 80041fe:	e00f      	b.n	8004220 <UART_SetConfig+0x148>
 8004200:	2300      	movs	r3, #0
 8004202:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004206:	e012      	b.n	800422e <UART_SetConfig+0x156>
 8004208:	2302      	movs	r3, #2
 800420a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800420e:	e00e      	b.n	800422e <UART_SetConfig+0x156>
 8004210:	2304      	movs	r3, #4
 8004212:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004216:	e00a      	b.n	800422e <UART_SetConfig+0x156>
 8004218:	2308      	movs	r3, #8
 800421a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800421e:	e006      	b.n	800422e <UART_SetConfig+0x156>
 8004220:	2310      	movs	r3, #16
 8004222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004226:	e002      	b.n	800422e <UART_SetConfig+0x156>
 8004228:	2310      	movs	r3, #16
 800422a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a65      	ldr	r2, [pc, #404]	; (80043c8 <UART_SetConfig+0x2f0>)
 8004234:	4293      	cmp	r3, r2
 8004236:	f040 8097 	bne.w	8004368 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800423a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800423e:	2b08      	cmp	r3, #8
 8004240:	d823      	bhi.n	800428a <UART_SetConfig+0x1b2>
 8004242:	a201      	add	r2, pc, #4	; (adr r2, 8004248 <UART_SetConfig+0x170>)
 8004244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004248:	0800426d 	.word	0x0800426d
 800424c:	0800428b 	.word	0x0800428b
 8004250:	08004275 	.word	0x08004275
 8004254:	0800428b 	.word	0x0800428b
 8004258:	0800427b 	.word	0x0800427b
 800425c:	0800428b 	.word	0x0800428b
 8004260:	0800428b 	.word	0x0800428b
 8004264:	0800428b 	.word	0x0800428b
 8004268:	08004283 	.word	0x08004283
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800426c:	f7fe fe2e 	bl	8002ecc <HAL_RCC_GetPCLK1Freq>
 8004270:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004272:	e010      	b.n	8004296 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004274:	4b56      	ldr	r3, [pc, #344]	; (80043d0 <UART_SetConfig+0x2f8>)
 8004276:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004278:	e00d      	b.n	8004296 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800427a:	f7fe fda7 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 800427e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004280:	e009      	b.n	8004296 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004286:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004288:	e005      	b.n	8004296 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004294:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 812b 	beq.w	80044f4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a2:	4a4c      	ldr	r2, [pc, #304]	; (80043d4 <UART_SetConfig+0x2fc>)
 80042a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042a8:	461a      	mov	r2, r3
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	685a      	ldr	r2, [r3, #4]
 80042b6:	4613      	mov	r3, r2
 80042b8:	005b      	lsls	r3, r3, #1
 80042ba:	4413      	add	r3, r2
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d305      	bcc.n	80042ce <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80042c8:	69ba      	ldr	r2, [r7, #24]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d903      	bls.n	80042d6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80042d4:	e10e      	b.n	80044f4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	2200      	movs	r2, #0
 80042da:	60bb      	str	r3, [r7, #8]
 80042dc:	60fa      	str	r2, [r7, #12]
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e2:	4a3c      	ldr	r2, [pc, #240]	; (80043d4 <UART_SetConfig+0x2fc>)
 80042e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2200      	movs	r2, #0
 80042ec:	603b      	str	r3, [r7, #0]
 80042ee:	607a      	str	r2, [r7, #4]
 80042f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80042f8:	f7fb ff92 	bl	8000220 <__aeabi_uldivmod>
 80042fc:	4602      	mov	r2, r0
 80042fe:	460b      	mov	r3, r1
 8004300:	4610      	mov	r0, r2
 8004302:	4619      	mov	r1, r3
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	020b      	lsls	r3, r1, #8
 800430e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004312:	0202      	lsls	r2, r0, #8
 8004314:	6979      	ldr	r1, [r7, #20]
 8004316:	6849      	ldr	r1, [r1, #4]
 8004318:	0849      	lsrs	r1, r1, #1
 800431a:	2000      	movs	r0, #0
 800431c:	460c      	mov	r4, r1
 800431e:	4605      	mov	r5, r0
 8004320:	eb12 0804 	adds.w	r8, r2, r4
 8004324:	eb43 0905 	adc.w	r9, r3, r5
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	469a      	mov	sl, r3
 8004330:	4693      	mov	fp, r2
 8004332:	4652      	mov	r2, sl
 8004334:	465b      	mov	r3, fp
 8004336:	4640      	mov	r0, r8
 8004338:	4649      	mov	r1, r9
 800433a:	f7fb ff71 	bl	8000220 <__aeabi_uldivmod>
 800433e:	4602      	mov	r2, r0
 8004340:	460b      	mov	r3, r1
 8004342:	4613      	mov	r3, r2
 8004344:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004346:	6a3b      	ldr	r3, [r7, #32]
 8004348:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800434c:	d308      	bcc.n	8004360 <UART_SetConfig+0x288>
 800434e:	6a3b      	ldr	r3, [r7, #32]
 8004350:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004354:	d204      	bcs.n	8004360 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6a3a      	ldr	r2, [r7, #32]
 800435c:	60da      	str	r2, [r3, #12]
 800435e:	e0c9      	b.n	80044f4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004366:	e0c5      	b.n	80044f4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004370:	d16d      	bne.n	800444e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8004372:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004376:	3b01      	subs	r3, #1
 8004378:	2b07      	cmp	r3, #7
 800437a:	d82d      	bhi.n	80043d8 <UART_SetConfig+0x300>
 800437c:	a201      	add	r2, pc, #4	; (adr r2, 8004384 <UART_SetConfig+0x2ac>)
 800437e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004382:	bf00      	nop
 8004384:	080043a5 	.word	0x080043a5
 8004388:	080043ad 	.word	0x080043ad
 800438c:	080043d9 	.word	0x080043d9
 8004390:	080043b3 	.word	0x080043b3
 8004394:	080043d9 	.word	0x080043d9
 8004398:	080043d9 	.word	0x080043d9
 800439c:	080043d9 	.word	0x080043d9
 80043a0:	080043bb 	.word	0x080043bb
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043a4:	f7fe fda8 	bl	8002ef8 <HAL_RCC_GetPCLK2Freq>
 80043a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80043aa:	e01b      	b.n	80043e4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043ac:	4b08      	ldr	r3, [pc, #32]	; (80043d0 <UART_SetConfig+0x2f8>)
 80043ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80043b0:	e018      	b.n	80043e4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043b2:	f7fe fd0b 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 80043b6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80043b8:	e014      	b.n	80043e4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80043c0:	e010      	b.n	80043e4 <UART_SetConfig+0x30c>
 80043c2:	bf00      	nop
 80043c4:	cfff69f3 	.word	0xcfff69f3
 80043c8:	40008000 	.word	0x40008000
 80043cc:	40013800 	.word	0x40013800
 80043d0:	00f42400 	.word	0x00f42400
 80043d4:	08008c1c 	.word	0x08008c1c
      default:
        pclk = 0U;
 80043d8:	2300      	movs	r3, #0
 80043da:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80043e2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 8084 	beq.w	80044f4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f0:	4a4b      	ldr	r2, [pc, #300]	; (8004520 <UART_SetConfig+0x448>)
 80043f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80043f6:	461a      	mov	r2, r3
 80043f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80043fe:	005a      	lsls	r2, r3, #1
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	085b      	lsrs	r3, r3, #1
 8004406:	441a      	add	r2, r3
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004410:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004412:	6a3b      	ldr	r3, [r7, #32]
 8004414:	2b0f      	cmp	r3, #15
 8004416:	d916      	bls.n	8004446 <UART_SetConfig+0x36e>
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800441e:	d212      	bcs.n	8004446 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	b29b      	uxth	r3, r3
 8004424:	f023 030f 	bic.w	r3, r3, #15
 8004428:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	085b      	lsrs	r3, r3, #1
 800442e:	b29b      	uxth	r3, r3
 8004430:	f003 0307 	and.w	r3, r3, #7
 8004434:	b29a      	uxth	r2, r3
 8004436:	8bfb      	ldrh	r3, [r7, #30]
 8004438:	4313      	orrs	r3, r2
 800443a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	8bfa      	ldrh	r2, [r7, #30]
 8004442:	60da      	str	r2, [r3, #12]
 8004444:	e056      	b.n	80044f4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800444c:	e052      	b.n	80044f4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800444e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004452:	3b01      	subs	r3, #1
 8004454:	2b07      	cmp	r3, #7
 8004456:	d822      	bhi.n	800449e <UART_SetConfig+0x3c6>
 8004458:	a201      	add	r2, pc, #4	; (adr r2, 8004460 <UART_SetConfig+0x388>)
 800445a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445e:	bf00      	nop
 8004460:	08004481 	.word	0x08004481
 8004464:	08004489 	.word	0x08004489
 8004468:	0800449f 	.word	0x0800449f
 800446c:	0800448f 	.word	0x0800448f
 8004470:	0800449f 	.word	0x0800449f
 8004474:	0800449f 	.word	0x0800449f
 8004478:	0800449f 	.word	0x0800449f
 800447c:	08004497 	.word	0x08004497
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004480:	f7fe fd3a 	bl	8002ef8 <HAL_RCC_GetPCLK2Freq>
 8004484:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004486:	e010      	b.n	80044aa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004488:	4b26      	ldr	r3, [pc, #152]	; (8004524 <UART_SetConfig+0x44c>)
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800448c:	e00d      	b.n	80044aa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800448e:	f7fe fc9d 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 8004492:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004494:	e009      	b.n	80044aa <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004496:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800449a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800449c:	e005      	b.n	80044aa <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800449e:	2300      	movs	r3, #0
 80044a0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80044a8:	bf00      	nop
    }

    if (pclk != 0U)
 80044aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d021      	beq.n	80044f4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b4:	4a1a      	ldr	r2, [pc, #104]	; (8004520 <UART_SetConfig+0x448>)
 80044b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044ba:	461a      	mov	r2, r3
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	fbb3 f2f2 	udiv	r2, r3, r2
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	085b      	lsrs	r3, r3, #1
 80044c8:	441a      	add	r2, r3
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80044d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044d4:	6a3b      	ldr	r3, [r7, #32]
 80044d6:	2b0f      	cmp	r3, #15
 80044d8:	d909      	bls.n	80044ee <UART_SetConfig+0x416>
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044e0:	d205      	bcs.n	80044ee <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044e2:	6a3b      	ldr	r3, [r7, #32]
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	60da      	str	r2, [r3, #12]
 80044ec:	e002      	b.n	80044f4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	2201      	movs	r2, #1
 8004500:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	2200      	movs	r2, #0
 8004508:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2200      	movs	r2, #0
 800450e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004510:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004514:	4618      	mov	r0, r3
 8004516:	3730      	adds	r7, #48	; 0x30
 8004518:	46bd      	mov	sp, r7
 800451a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800451e:	bf00      	nop
 8004520:	08008c1c 	.word	0x08008c1c
 8004524:	00f42400 	.word	0x00f42400

08004528 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004534:	f003 0308 	and.w	r3, r3, #8
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00a      	beq.n	8004552 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	430a      	orrs	r2, r1
 8004550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00a      	beq.n	8004574 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	430a      	orrs	r2, r1
 8004572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00a      	beq.n	8004596 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800459a:	f003 0304 	and.w	r3, r3, #4
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00a      	beq.n	80045b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045bc:	f003 0310 	and.w	r3, r3, #16
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00a      	beq.n	80045da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045de:	f003 0320 	and.w	r3, r3, #32
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00a      	beq.n	80045fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	430a      	orrs	r2, r1
 80045fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004600:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004604:	2b00      	cmp	r3, #0
 8004606:	d01a      	beq.n	800463e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	430a      	orrs	r2, r1
 800461c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004622:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004626:	d10a      	bne.n	800463e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	430a      	orrs	r2, r1
 800463c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00a      	beq.n	8004660 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	605a      	str	r2, [r3, #4]
  }
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b098      	sub	sp, #96	; 0x60
 8004670:	af02      	add	r7, sp, #8
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2200      	movs	r2, #0
 8004678:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800467c:	f7fc fe9a 	bl	80013b4 <HAL_GetTick>
 8004680:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b08      	cmp	r3, #8
 800468e:	d12f      	bne.n	80046f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004690:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004694:	9300      	str	r3, [sp, #0]
 8004696:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004698:	2200      	movs	r2, #0
 800469a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f88e 	bl	80047c0 <UART_WaitOnFlagUntilTimeout>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d022      	beq.n	80046f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046b2:	e853 3f00 	ldrex	r3, [r3]
 80046b6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80046b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046be:	653b      	str	r3, [r7, #80]	; 0x50
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	461a      	mov	r2, r3
 80046c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046c8:	647b      	str	r3, [r7, #68]	; 0x44
 80046ca:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046cc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80046ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046d0:	e841 2300 	strex	r3, r2, [r1]
 80046d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80046d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1e6      	bne.n	80046aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2220      	movs	r2, #32
 80046e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e063      	b.n	80047b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0304 	and.w	r3, r3, #4
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d149      	bne.n	8004792 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046fe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004702:	9300      	str	r3, [sp, #0]
 8004704:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004706:	2200      	movs	r2, #0
 8004708:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f857 	bl	80047c0 <UART_WaitOnFlagUntilTimeout>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d03c      	beq.n	8004792 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800471e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004720:	e853 3f00 	ldrex	r3, [r3]
 8004724:	623b      	str	r3, [r7, #32]
   return(result);
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800472c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	461a      	mov	r2, r3
 8004734:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004736:	633b      	str	r3, [r7, #48]	; 0x30
 8004738:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800473c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800473e:	e841 2300 	strex	r3, r2, [r1]
 8004742:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1e6      	bne.n	8004718 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	3308      	adds	r3, #8
 8004750:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	e853 3f00 	ldrex	r3, [r3]
 8004758:	60fb      	str	r3, [r7, #12]
   return(result);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f023 0301 	bic.w	r3, r3, #1
 8004760:	64bb      	str	r3, [r7, #72]	; 0x48
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	3308      	adds	r3, #8
 8004768:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800476a:	61fa      	str	r2, [r7, #28]
 800476c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476e:	69b9      	ldr	r1, [r7, #24]
 8004770:	69fa      	ldr	r2, [r7, #28]
 8004772:	e841 2300 	strex	r3, r2, [r1]
 8004776:	617b      	str	r3, [r7, #20]
   return(result);
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1e5      	bne.n	800474a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2220      	movs	r2, #32
 8004782:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e012      	b.n	80047b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2220      	movs	r2, #32
 8004796:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2220      	movs	r2, #32
 800479e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3758      	adds	r7, #88	; 0x58
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	603b      	str	r3, [r7, #0]
 80047cc:	4613      	mov	r3, r2
 80047ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d0:	e04f      	b.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d8:	d04b      	beq.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047da:	f7fc fdeb 	bl	80013b4 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d302      	bcc.n	80047f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e04e      	b.n	8004892 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0304 	and.w	r3, r3, #4
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d037      	beq.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2b80      	cmp	r3, #128	; 0x80
 8004806:	d034      	beq.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	2b40      	cmp	r3, #64	; 0x40
 800480c:	d031      	beq.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	f003 0308 	and.w	r3, r3, #8
 8004818:	2b08      	cmp	r3, #8
 800481a:	d110      	bne.n	800483e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2208      	movs	r2, #8
 8004822:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f000 f838 	bl	800489a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2208      	movs	r2, #8
 800482e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e029      	b.n	8004892 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	69db      	ldr	r3, [r3, #28]
 8004844:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004848:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800484c:	d111      	bne.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004856:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 f81e 	bl	800489a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2220      	movs	r2, #32
 8004862:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e00f      	b.n	8004892 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	69da      	ldr	r2, [r3, #28]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	4013      	ands	r3, r2
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	429a      	cmp	r2, r3
 8004880:	bf0c      	ite	eq
 8004882:	2301      	moveq	r3, #1
 8004884:	2300      	movne	r3, #0
 8004886:	b2db      	uxtb	r3, r3
 8004888:	461a      	mov	r2, r3
 800488a:	79fb      	ldrb	r3, [r7, #7]
 800488c:	429a      	cmp	r2, r3
 800488e:	d0a0      	beq.n	80047d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800489a:	b480      	push	{r7}
 800489c:	b095      	sub	sp, #84	; 0x54
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048aa:	e853 3f00 	ldrex	r3, [r3]
 80048ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	461a      	mov	r2, r3
 80048be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048c0:	643b      	str	r3, [r7, #64]	; 0x40
 80048c2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048c8:	e841 2300 	strex	r3, r2, [r1]
 80048cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80048ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1e6      	bne.n	80048a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	3308      	adds	r3, #8
 80048da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048dc:	6a3b      	ldr	r3, [r7, #32]
 80048de:	e853 3f00 	ldrex	r3, [r3]
 80048e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ea:	f023 0301 	bic.w	r3, r3, #1
 80048ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	3308      	adds	r3, #8
 80048f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004900:	e841 2300 	strex	r3, r2, [r1]
 8004904:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1e3      	bne.n	80048d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004910:	2b01      	cmp	r3, #1
 8004912:	d118      	bne.n	8004946 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	e853 3f00 	ldrex	r3, [r3]
 8004920:	60bb      	str	r3, [r7, #8]
   return(result);
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	f023 0310 	bic.w	r3, r3, #16
 8004928:	647b      	str	r3, [r7, #68]	; 0x44
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	461a      	mov	r2, r3
 8004930:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004932:	61bb      	str	r3, [r7, #24]
 8004934:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004936:	6979      	ldr	r1, [r7, #20]
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	e841 2300 	strex	r3, r2, [r1]
 800493e:	613b      	str	r3, [r7, #16]
   return(result);
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1e6      	bne.n	8004914 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2220      	movs	r2, #32
 800494a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	675a      	str	r2, [r3, #116]	; 0x74
}
 800495a:	bf00      	nop
 800495c:	3754      	adds	r7, #84	; 0x54
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004966:	b480      	push	{r7}
 8004968:	b085      	sub	sp, #20
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004974:	2b01      	cmp	r3, #1
 8004976:	d101      	bne.n	800497c <HAL_UARTEx_DisableFifoMode+0x16>
 8004978:	2302      	movs	r3, #2
 800497a:	e027      	b.n	80049cc <HAL_UARTEx_DisableFifoMode+0x66>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2224      	movs	r2, #36	; 0x24
 8004988:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0201 	bic.w	r2, r2, #1
 80049a2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80049aa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2220      	movs	r2, #32
 80049be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3714      	adds	r7, #20
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d101      	bne.n	80049f0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80049ec:	2302      	movs	r3, #2
 80049ee:	e02d      	b.n	8004a4c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2224      	movs	r2, #36	; 0x24
 80049fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f022 0201 	bic.w	r2, r2, #1
 8004a16:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f84f 	bl	8004ad0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2220      	movs	r2, #32
 8004a3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3710      	adds	r7, #16
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d101      	bne.n	8004a6c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a68:	2302      	movs	r3, #2
 8004a6a:	e02d      	b.n	8004ac8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2224      	movs	r2, #36	; 0x24
 8004a78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f022 0201 	bic.w	r2, r2, #1
 8004a92:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	683a      	ldr	r2, [r7, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004aa8:	6878      	ldr	r0, [r7, #4]
 8004aaa:	f000 f811 	bl	8004ad0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3710      	adds	r7, #16
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d108      	bne.n	8004af2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004af0:	e031      	b.n	8004b56 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004af2:	2308      	movs	r3, #8
 8004af4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004af6:	2308      	movs	r3, #8
 8004af8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	0e5b      	lsrs	r3, r3, #25
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	0f5b      	lsrs	r3, r3, #29
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	f003 0307 	and.w	r3, r3, #7
 8004b18:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b1a:	7bbb      	ldrb	r3, [r7, #14]
 8004b1c:	7b3a      	ldrb	r2, [r7, #12]
 8004b1e:	4911      	ldr	r1, [pc, #68]	; (8004b64 <UARTEx_SetNbDataToProcess+0x94>)
 8004b20:	5c8a      	ldrb	r2, [r1, r2]
 8004b22:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004b26:	7b3a      	ldrb	r2, [r7, #12]
 8004b28:	490f      	ldr	r1, [pc, #60]	; (8004b68 <UARTEx_SetNbDataToProcess+0x98>)
 8004b2a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b38:	7bfb      	ldrb	r3, [r7, #15]
 8004b3a:	7b7a      	ldrb	r2, [r7, #13]
 8004b3c:	4909      	ldr	r1, [pc, #36]	; (8004b64 <UARTEx_SetNbDataToProcess+0x94>)
 8004b3e:	5c8a      	ldrb	r2, [r1, r2]
 8004b40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004b44:	7b7a      	ldrb	r2, [r7, #13]
 8004b46:	4908      	ldr	r1, [pc, #32]	; (8004b68 <UARTEx_SetNbDataToProcess+0x98>)
 8004b48:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004b56:	bf00      	nop
 8004b58:	3714      	adds	r7, #20
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	08008c34 	.word	0x08008c34
 8004b68:	08008c3c 	.word	0x08008c3c

08004b6c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b74:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004b78:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	43db      	mvns	r3, r3
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3714      	adds	r7, #20
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr

08004ba2 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004ba2:	b480      	push	{r7}
 8004ba4:	b085      	sub	sp, #20
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	60f8      	str	r0, [r7, #12]
 8004baa:	1d3b      	adds	r3, r7, #4
 8004bac:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
	...

08004be0 <sniprintf>:
 8004be0:	b40c      	push	{r2, r3}
 8004be2:	b530      	push	{r4, r5, lr}
 8004be4:	4b17      	ldr	r3, [pc, #92]	; (8004c44 <sniprintf+0x64>)
 8004be6:	1e0c      	subs	r4, r1, #0
 8004be8:	681d      	ldr	r5, [r3, #0]
 8004bea:	b09d      	sub	sp, #116	; 0x74
 8004bec:	da08      	bge.n	8004c00 <sniprintf+0x20>
 8004bee:	238b      	movs	r3, #139	; 0x8b
 8004bf0:	602b      	str	r3, [r5, #0]
 8004bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf6:	b01d      	add	sp, #116	; 0x74
 8004bf8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004bfc:	b002      	add	sp, #8
 8004bfe:	4770      	bx	lr
 8004c00:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004c04:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004c08:	bf14      	ite	ne
 8004c0a:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004c0e:	4623      	moveq	r3, r4
 8004c10:	9304      	str	r3, [sp, #16]
 8004c12:	9307      	str	r3, [sp, #28]
 8004c14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c18:	9002      	str	r0, [sp, #8]
 8004c1a:	9006      	str	r0, [sp, #24]
 8004c1c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004c20:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004c22:	ab21      	add	r3, sp, #132	; 0x84
 8004c24:	a902      	add	r1, sp, #8
 8004c26:	4628      	mov	r0, r5
 8004c28:	9301      	str	r3, [sp, #4]
 8004c2a:	f000 f9c1 	bl	8004fb0 <_svfiprintf_r>
 8004c2e:	1c43      	adds	r3, r0, #1
 8004c30:	bfbc      	itt	lt
 8004c32:	238b      	movlt	r3, #139	; 0x8b
 8004c34:	602b      	strlt	r3, [r5, #0]
 8004c36:	2c00      	cmp	r4, #0
 8004c38:	d0dd      	beq.n	8004bf6 <sniprintf+0x16>
 8004c3a:	9b02      	ldr	r3, [sp, #8]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	701a      	strb	r2, [r3, #0]
 8004c40:	e7d9      	b.n	8004bf6 <sniprintf+0x16>
 8004c42:	bf00      	nop
 8004c44:	200001e0 	.word	0x200001e0

08004c48 <siprintf>:
 8004c48:	b40e      	push	{r1, r2, r3}
 8004c4a:	b500      	push	{lr}
 8004c4c:	b09c      	sub	sp, #112	; 0x70
 8004c4e:	ab1d      	add	r3, sp, #116	; 0x74
 8004c50:	9002      	str	r0, [sp, #8]
 8004c52:	9006      	str	r0, [sp, #24]
 8004c54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c58:	4809      	ldr	r0, [pc, #36]	; (8004c80 <siprintf+0x38>)
 8004c5a:	9107      	str	r1, [sp, #28]
 8004c5c:	9104      	str	r1, [sp, #16]
 8004c5e:	4909      	ldr	r1, [pc, #36]	; (8004c84 <siprintf+0x3c>)
 8004c60:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c64:	9105      	str	r1, [sp, #20]
 8004c66:	6800      	ldr	r0, [r0, #0]
 8004c68:	9301      	str	r3, [sp, #4]
 8004c6a:	a902      	add	r1, sp, #8
 8004c6c:	f000 f9a0 	bl	8004fb0 <_svfiprintf_r>
 8004c70:	9b02      	ldr	r3, [sp, #8]
 8004c72:	2200      	movs	r2, #0
 8004c74:	701a      	strb	r2, [r3, #0]
 8004c76:	b01c      	add	sp, #112	; 0x70
 8004c78:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c7c:	b003      	add	sp, #12
 8004c7e:	4770      	bx	lr
 8004c80:	200001e0 	.word	0x200001e0
 8004c84:	ffff0208 	.word	0xffff0208

08004c88 <memset>:
 8004c88:	4402      	add	r2, r0
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d100      	bne.n	8004c92 <memset+0xa>
 8004c90:	4770      	bx	lr
 8004c92:	f803 1b01 	strb.w	r1, [r3], #1
 8004c96:	e7f9      	b.n	8004c8c <memset+0x4>

08004c98 <__errno>:
 8004c98:	4b01      	ldr	r3, [pc, #4]	; (8004ca0 <__errno+0x8>)
 8004c9a:	6818      	ldr	r0, [r3, #0]
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	200001e0 	.word	0x200001e0

08004ca4 <__libc_init_array>:
 8004ca4:	b570      	push	{r4, r5, r6, lr}
 8004ca6:	4d0d      	ldr	r5, [pc, #52]	; (8004cdc <__libc_init_array+0x38>)
 8004ca8:	4c0d      	ldr	r4, [pc, #52]	; (8004ce0 <__libc_init_array+0x3c>)
 8004caa:	1b64      	subs	r4, r4, r5
 8004cac:	10a4      	asrs	r4, r4, #2
 8004cae:	2600      	movs	r6, #0
 8004cb0:	42a6      	cmp	r6, r4
 8004cb2:	d109      	bne.n	8004cc8 <__libc_init_array+0x24>
 8004cb4:	4d0b      	ldr	r5, [pc, #44]	; (8004ce4 <__libc_init_array+0x40>)
 8004cb6:	4c0c      	ldr	r4, [pc, #48]	; (8004ce8 <__libc_init_array+0x44>)
 8004cb8:	f000 fc6a 	bl	8005590 <_init>
 8004cbc:	1b64      	subs	r4, r4, r5
 8004cbe:	10a4      	asrs	r4, r4, #2
 8004cc0:	2600      	movs	r6, #0
 8004cc2:	42a6      	cmp	r6, r4
 8004cc4:	d105      	bne.n	8004cd2 <__libc_init_array+0x2e>
 8004cc6:	bd70      	pop	{r4, r5, r6, pc}
 8004cc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ccc:	4798      	blx	r3
 8004cce:	3601      	adds	r6, #1
 8004cd0:	e7ee      	b.n	8004cb0 <__libc_init_array+0xc>
 8004cd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cd6:	4798      	blx	r3
 8004cd8:	3601      	adds	r6, #1
 8004cda:	e7f2      	b.n	8004cc2 <__libc_init_array+0x1e>
 8004cdc:	08008c80 	.word	0x08008c80
 8004ce0:	08008c80 	.word	0x08008c80
 8004ce4:	08008c80 	.word	0x08008c80
 8004ce8:	08008c84 	.word	0x08008c84

08004cec <__retarget_lock_acquire_recursive>:
 8004cec:	4770      	bx	lr

08004cee <__retarget_lock_release_recursive>:
 8004cee:	4770      	bx	lr

08004cf0 <memcpy>:
 8004cf0:	440a      	add	r2, r1
 8004cf2:	4291      	cmp	r1, r2
 8004cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004cf8:	d100      	bne.n	8004cfc <memcpy+0xc>
 8004cfa:	4770      	bx	lr
 8004cfc:	b510      	push	{r4, lr}
 8004cfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d06:	4291      	cmp	r1, r2
 8004d08:	d1f9      	bne.n	8004cfe <memcpy+0xe>
 8004d0a:	bd10      	pop	{r4, pc}

08004d0c <_free_r>:
 8004d0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d0e:	2900      	cmp	r1, #0
 8004d10:	d044      	beq.n	8004d9c <_free_r+0x90>
 8004d12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d16:	9001      	str	r0, [sp, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	f1a1 0404 	sub.w	r4, r1, #4
 8004d1e:	bfb8      	it	lt
 8004d20:	18e4      	addlt	r4, r4, r3
 8004d22:	f000 f8df 	bl	8004ee4 <__malloc_lock>
 8004d26:	4a1e      	ldr	r2, [pc, #120]	; (8004da0 <_free_r+0x94>)
 8004d28:	9801      	ldr	r0, [sp, #4]
 8004d2a:	6813      	ldr	r3, [r2, #0]
 8004d2c:	b933      	cbnz	r3, 8004d3c <_free_r+0x30>
 8004d2e:	6063      	str	r3, [r4, #4]
 8004d30:	6014      	str	r4, [r2, #0]
 8004d32:	b003      	add	sp, #12
 8004d34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d38:	f000 b8da 	b.w	8004ef0 <__malloc_unlock>
 8004d3c:	42a3      	cmp	r3, r4
 8004d3e:	d908      	bls.n	8004d52 <_free_r+0x46>
 8004d40:	6825      	ldr	r5, [r4, #0]
 8004d42:	1961      	adds	r1, r4, r5
 8004d44:	428b      	cmp	r3, r1
 8004d46:	bf01      	itttt	eq
 8004d48:	6819      	ldreq	r1, [r3, #0]
 8004d4a:	685b      	ldreq	r3, [r3, #4]
 8004d4c:	1949      	addeq	r1, r1, r5
 8004d4e:	6021      	streq	r1, [r4, #0]
 8004d50:	e7ed      	b.n	8004d2e <_free_r+0x22>
 8004d52:	461a      	mov	r2, r3
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	b10b      	cbz	r3, 8004d5c <_free_r+0x50>
 8004d58:	42a3      	cmp	r3, r4
 8004d5a:	d9fa      	bls.n	8004d52 <_free_r+0x46>
 8004d5c:	6811      	ldr	r1, [r2, #0]
 8004d5e:	1855      	adds	r5, r2, r1
 8004d60:	42a5      	cmp	r5, r4
 8004d62:	d10b      	bne.n	8004d7c <_free_r+0x70>
 8004d64:	6824      	ldr	r4, [r4, #0]
 8004d66:	4421      	add	r1, r4
 8004d68:	1854      	adds	r4, r2, r1
 8004d6a:	42a3      	cmp	r3, r4
 8004d6c:	6011      	str	r1, [r2, #0]
 8004d6e:	d1e0      	bne.n	8004d32 <_free_r+0x26>
 8004d70:	681c      	ldr	r4, [r3, #0]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	6053      	str	r3, [r2, #4]
 8004d76:	440c      	add	r4, r1
 8004d78:	6014      	str	r4, [r2, #0]
 8004d7a:	e7da      	b.n	8004d32 <_free_r+0x26>
 8004d7c:	d902      	bls.n	8004d84 <_free_r+0x78>
 8004d7e:	230c      	movs	r3, #12
 8004d80:	6003      	str	r3, [r0, #0]
 8004d82:	e7d6      	b.n	8004d32 <_free_r+0x26>
 8004d84:	6825      	ldr	r5, [r4, #0]
 8004d86:	1961      	adds	r1, r4, r5
 8004d88:	428b      	cmp	r3, r1
 8004d8a:	bf04      	itt	eq
 8004d8c:	6819      	ldreq	r1, [r3, #0]
 8004d8e:	685b      	ldreq	r3, [r3, #4]
 8004d90:	6063      	str	r3, [r4, #4]
 8004d92:	bf04      	itt	eq
 8004d94:	1949      	addeq	r1, r1, r5
 8004d96:	6021      	streq	r1, [r4, #0]
 8004d98:	6054      	str	r4, [r2, #4]
 8004d9a:	e7ca      	b.n	8004d32 <_free_r+0x26>
 8004d9c:	b003      	add	sp, #12
 8004d9e:	bd30      	pop	{r4, r5, pc}
 8004da0:	2000417c 	.word	0x2000417c

08004da4 <sbrk_aligned>:
 8004da4:	b570      	push	{r4, r5, r6, lr}
 8004da6:	4e0e      	ldr	r6, [pc, #56]	; (8004de0 <sbrk_aligned+0x3c>)
 8004da8:	460c      	mov	r4, r1
 8004daa:	6831      	ldr	r1, [r6, #0]
 8004dac:	4605      	mov	r5, r0
 8004dae:	b911      	cbnz	r1, 8004db6 <sbrk_aligned+0x12>
 8004db0:	f000 fba6 	bl	8005500 <_sbrk_r>
 8004db4:	6030      	str	r0, [r6, #0]
 8004db6:	4621      	mov	r1, r4
 8004db8:	4628      	mov	r0, r5
 8004dba:	f000 fba1 	bl	8005500 <_sbrk_r>
 8004dbe:	1c43      	adds	r3, r0, #1
 8004dc0:	d00a      	beq.n	8004dd8 <sbrk_aligned+0x34>
 8004dc2:	1cc4      	adds	r4, r0, #3
 8004dc4:	f024 0403 	bic.w	r4, r4, #3
 8004dc8:	42a0      	cmp	r0, r4
 8004dca:	d007      	beq.n	8004ddc <sbrk_aligned+0x38>
 8004dcc:	1a21      	subs	r1, r4, r0
 8004dce:	4628      	mov	r0, r5
 8004dd0:	f000 fb96 	bl	8005500 <_sbrk_r>
 8004dd4:	3001      	adds	r0, #1
 8004dd6:	d101      	bne.n	8004ddc <sbrk_aligned+0x38>
 8004dd8:	f04f 34ff 	mov.w	r4, #4294967295
 8004ddc:	4620      	mov	r0, r4
 8004dde:	bd70      	pop	{r4, r5, r6, pc}
 8004de0:	20004180 	.word	0x20004180

08004de4 <_malloc_r>:
 8004de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004de8:	1ccd      	adds	r5, r1, #3
 8004dea:	f025 0503 	bic.w	r5, r5, #3
 8004dee:	3508      	adds	r5, #8
 8004df0:	2d0c      	cmp	r5, #12
 8004df2:	bf38      	it	cc
 8004df4:	250c      	movcc	r5, #12
 8004df6:	2d00      	cmp	r5, #0
 8004df8:	4607      	mov	r7, r0
 8004dfa:	db01      	blt.n	8004e00 <_malloc_r+0x1c>
 8004dfc:	42a9      	cmp	r1, r5
 8004dfe:	d905      	bls.n	8004e0c <_malloc_r+0x28>
 8004e00:	230c      	movs	r3, #12
 8004e02:	603b      	str	r3, [r7, #0]
 8004e04:	2600      	movs	r6, #0
 8004e06:	4630      	mov	r0, r6
 8004e08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e0c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004ee0 <_malloc_r+0xfc>
 8004e10:	f000 f868 	bl	8004ee4 <__malloc_lock>
 8004e14:	f8d8 3000 	ldr.w	r3, [r8]
 8004e18:	461c      	mov	r4, r3
 8004e1a:	bb5c      	cbnz	r4, 8004e74 <_malloc_r+0x90>
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	4638      	mov	r0, r7
 8004e20:	f7ff ffc0 	bl	8004da4 <sbrk_aligned>
 8004e24:	1c43      	adds	r3, r0, #1
 8004e26:	4604      	mov	r4, r0
 8004e28:	d155      	bne.n	8004ed6 <_malloc_r+0xf2>
 8004e2a:	f8d8 4000 	ldr.w	r4, [r8]
 8004e2e:	4626      	mov	r6, r4
 8004e30:	2e00      	cmp	r6, #0
 8004e32:	d145      	bne.n	8004ec0 <_malloc_r+0xdc>
 8004e34:	2c00      	cmp	r4, #0
 8004e36:	d048      	beq.n	8004eca <_malloc_r+0xe6>
 8004e38:	6823      	ldr	r3, [r4, #0]
 8004e3a:	4631      	mov	r1, r6
 8004e3c:	4638      	mov	r0, r7
 8004e3e:	eb04 0903 	add.w	r9, r4, r3
 8004e42:	f000 fb5d 	bl	8005500 <_sbrk_r>
 8004e46:	4581      	cmp	r9, r0
 8004e48:	d13f      	bne.n	8004eca <_malloc_r+0xe6>
 8004e4a:	6821      	ldr	r1, [r4, #0]
 8004e4c:	1a6d      	subs	r5, r5, r1
 8004e4e:	4629      	mov	r1, r5
 8004e50:	4638      	mov	r0, r7
 8004e52:	f7ff ffa7 	bl	8004da4 <sbrk_aligned>
 8004e56:	3001      	adds	r0, #1
 8004e58:	d037      	beq.n	8004eca <_malloc_r+0xe6>
 8004e5a:	6823      	ldr	r3, [r4, #0]
 8004e5c:	442b      	add	r3, r5
 8004e5e:	6023      	str	r3, [r4, #0]
 8004e60:	f8d8 3000 	ldr.w	r3, [r8]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d038      	beq.n	8004eda <_malloc_r+0xf6>
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	42a2      	cmp	r2, r4
 8004e6c:	d12b      	bne.n	8004ec6 <_malloc_r+0xe2>
 8004e6e:	2200      	movs	r2, #0
 8004e70:	605a      	str	r2, [r3, #4]
 8004e72:	e00f      	b.n	8004e94 <_malloc_r+0xb0>
 8004e74:	6822      	ldr	r2, [r4, #0]
 8004e76:	1b52      	subs	r2, r2, r5
 8004e78:	d41f      	bmi.n	8004eba <_malloc_r+0xd6>
 8004e7a:	2a0b      	cmp	r2, #11
 8004e7c:	d917      	bls.n	8004eae <_malloc_r+0xca>
 8004e7e:	1961      	adds	r1, r4, r5
 8004e80:	42a3      	cmp	r3, r4
 8004e82:	6025      	str	r5, [r4, #0]
 8004e84:	bf18      	it	ne
 8004e86:	6059      	strne	r1, [r3, #4]
 8004e88:	6863      	ldr	r3, [r4, #4]
 8004e8a:	bf08      	it	eq
 8004e8c:	f8c8 1000 	streq.w	r1, [r8]
 8004e90:	5162      	str	r2, [r4, r5]
 8004e92:	604b      	str	r3, [r1, #4]
 8004e94:	4638      	mov	r0, r7
 8004e96:	f104 060b 	add.w	r6, r4, #11
 8004e9a:	f000 f829 	bl	8004ef0 <__malloc_unlock>
 8004e9e:	f026 0607 	bic.w	r6, r6, #7
 8004ea2:	1d23      	adds	r3, r4, #4
 8004ea4:	1af2      	subs	r2, r6, r3
 8004ea6:	d0ae      	beq.n	8004e06 <_malloc_r+0x22>
 8004ea8:	1b9b      	subs	r3, r3, r6
 8004eaa:	50a3      	str	r3, [r4, r2]
 8004eac:	e7ab      	b.n	8004e06 <_malloc_r+0x22>
 8004eae:	42a3      	cmp	r3, r4
 8004eb0:	6862      	ldr	r2, [r4, #4]
 8004eb2:	d1dd      	bne.n	8004e70 <_malloc_r+0x8c>
 8004eb4:	f8c8 2000 	str.w	r2, [r8]
 8004eb8:	e7ec      	b.n	8004e94 <_malloc_r+0xb0>
 8004eba:	4623      	mov	r3, r4
 8004ebc:	6864      	ldr	r4, [r4, #4]
 8004ebe:	e7ac      	b.n	8004e1a <_malloc_r+0x36>
 8004ec0:	4634      	mov	r4, r6
 8004ec2:	6876      	ldr	r6, [r6, #4]
 8004ec4:	e7b4      	b.n	8004e30 <_malloc_r+0x4c>
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	e7cc      	b.n	8004e64 <_malloc_r+0x80>
 8004eca:	230c      	movs	r3, #12
 8004ecc:	603b      	str	r3, [r7, #0]
 8004ece:	4638      	mov	r0, r7
 8004ed0:	f000 f80e 	bl	8004ef0 <__malloc_unlock>
 8004ed4:	e797      	b.n	8004e06 <_malloc_r+0x22>
 8004ed6:	6025      	str	r5, [r4, #0]
 8004ed8:	e7dc      	b.n	8004e94 <_malloc_r+0xb0>
 8004eda:	605b      	str	r3, [r3, #4]
 8004edc:	deff      	udf	#255	; 0xff
 8004ede:	bf00      	nop
 8004ee0:	2000417c 	.word	0x2000417c

08004ee4 <__malloc_lock>:
 8004ee4:	4801      	ldr	r0, [pc, #4]	; (8004eec <__malloc_lock+0x8>)
 8004ee6:	f7ff bf01 	b.w	8004cec <__retarget_lock_acquire_recursive>
 8004eea:	bf00      	nop
 8004eec:	20004178 	.word	0x20004178

08004ef0 <__malloc_unlock>:
 8004ef0:	4801      	ldr	r0, [pc, #4]	; (8004ef8 <__malloc_unlock+0x8>)
 8004ef2:	f7ff befc 	b.w	8004cee <__retarget_lock_release_recursive>
 8004ef6:	bf00      	nop
 8004ef8:	20004178 	.word	0x20004178

08004efc <__ssputs_r>:
 8004efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f00:	688e      	ldr	r6, [r1, #8]
 8004f02:	461f      	mov	r7, r3
 8004f04:	42be      	cmp	r6, r7
 8004f06:	680b      	ldr	r3, [r1, #0]
 8004f08:	4682      	mov	sl, r0
 8004f0a:	460c      	mov	r4, r1
 8004f0c:	4690      	mov	r8, r2
 8004f0e:	d82c      	bhi.n	8004f6a <__ssputs_r+0x6e>
 8004f10:	898a      	ldrh	r2, [r1, #12]
 8004f12:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004f16:	d026      	beq.n	8004f66 <__ssputs_r+0x6a>
 8004f18:	6965      	ldr	r5, [r4, #20]
 8004f1a:	6909      	ldr	r1, [r1, #16]
 8004f1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f20:	eba3 0901 	sub.w	r9, r3, r1
 8004f24:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f28:	1c7b      	adds	r3, r7, #1
 8004f2a:	444b      	add	r3, r9
 8004f2c:	106d      	asrs	r5, r5, #1
 8004f2e:	429d      	cmp	r5, r3
 8004f30:	bf38      	it	cc
 8004f32:	461d      	movcc	r5, r3
 8004f34:	0553      	lsls	r3, r2, #21
 8004f36:	d527      	bpl.n	8004f88 <__ssputs_r+0x8c>
 8004f38:	4629      	mov	r1, r5
 8004f3a:	f7ff ff53 	bl	8004de4 <_malloc_r>
 8004f3e:	4606      	mov	r6, r0
 8004f40:	b360      	cbz	r0, 8004f9c <__ssputs_r+0xa0>
 8004f42:	6921      	ldr	r1, [r4, #16]
 8004f44:	464a      	mov	r2, r9
 8004f46:	f7ff fed3 	bl	8004cf0 <memcpy>
 8004f4a:	89a3      	ldrh	r3, [r4, #12]
 8004f4c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f54:	81a3      	strh	r3, [r4, #12]
 8004f56:	6126      	str	r6, [r4, #16]
 8004f58:	6165      	str	r5, [r4, #20]
 8004f5a:	444e      	add	r6, r9
 8004f5c:	eba5 0509 	sub.w	r5, r5, r9
 8004f60:	6026      	str	r6, [r4, #0]
 8004f62:	60a5      	str	r5, [r4, #8]
 8004f64:	463e      	mov	r6, r7
 8004f66:	42be      	cmp	r6, r7
 8004f68:	d900      	bls.n	8004f6c <__ssputs_r+0x70>
 8004f6a:	463e      	mov	r6, r7
 8004f6c:	6820      	ldr	r0, [r4, #0]
 8004f6e:	4632      	mov	r2, r6
 8004f70:	4641      	mov	r1, r8
 8004f72:	f000 faab 	bl	80054cc <memmove>
 8004f76:	68a3      	ldr	r3, [r4, #8]
 8004f78:	1b9b      	subs	r3, r3, r6
 8004f7a:	60a3      	str	r3, [r4, #8]
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	4433      	add	r3, r6
 8004f80:	6023      	str	r3, [r4, #0]
 8004f82:	2000      	movs	r0, #0
 8004f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f88:	462a      	mov	r2, r5
 8004f8a:	f000 fac9 	bl	8005520 <_realloc_r>
 8004f8e:	4606      	mov	r6, r0
 8004f90:	2800      	cmp	r0, #0
 8004f92:	d1e0      	bne.n	8004f56 <__ssputs_r+0x5a>
 8004f94:	6921      	ldr	r1, [r4, #16]
 8004f96:	4650      	mov	r0, sl
 8004f98:	f7ff feb8 	bl	8004d0c <_free_r>
 8004f9c:	230c      	movs	r3, #12
 8004f9e:	f8ca 3000 	str.w	r3, [sl]
 8004fa2:	89a3      	ldrh	r3, [r4, #12]
 8004fa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fa8:	81a3      	strh	r3, [r4, #12]
 8004faa:	f04f 30ff 	mov.w	r0, #4294967295
 8004fae:	e7e9      	b.n	8004f84 <__ssputs_r+0x88>

08004fb0 <_svfiprintf_r>:
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	4698      	mov	r8, r3
 8004fb6:	898b      	ldrh	r3, [r1, #12]
 8004fb8:	061b      	lsls	r3, r3, #24
 8004fba:	b09d      	sub	sp, #116	; 0x74
 8004fbc:	4607      	mov	r7, r0
 8004fbe:	460d      	mov	r5, r1
 8004fc0:	4614      	mov	r4, r2
 8004fc2:	d50e      	bpl.n	8004fe2 <_svfiprintf_r+0x32>
 8004fc4:	690b      	ldr	r3, [r1, #16]
 8004fc6:	b963      	cbnz	r3, 8004fe2 <_svfiprintf_r+0x32>
 8004fc8:	2140      	movs	r1, #64	; 0x40
 8004fca:	f7ff ff0b 	bl	8004de4 <_malloc_r>
 8004fce:	6028      	str	r0, [r5, #0]
 8004fd0:	6128      	str	r0, [r5, #16]
 8004fd2:	b920      	cbnz	r0, 8004fde <_svfiprintf_r+0x2e>
 8004fd4:	230c      	movs	r3, #12
 8004fd6:	603b      	str	r3, [r7, #0]
 8004fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004fdc:	e0d0      	b.n	8005180 <_svfiprintf_r+0x1d0>
 8004fde:	2340      	movs	r3, #64	; 0x40
 8004fe0:	616b      	str	r3, [r5, #20]
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	9309      	str	r3, [sp, #36]	; 0x24
 8004fe6:	2320      	movs	r3, #32
 8004fe8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004fec:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ff0:	2330      	movs	r3, #48	; 0x30
 8004ff2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005198 <_svfiprintf_r+0x1e8>
 8004ff6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ffa:	f04f 0901 	mov.w	r9, #1
 8004ffe:	4623      	mov	r3, r4
 8005000:	469a      	mov	sl, r3
 8005002:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005006:	b10a      	cbz	r2, 800500c <_svfiprintf_r+0x5c>
 8005008:	2a25      	cmp	r2, #37	; 0x25
 800500a:	d1f9      	bne.n	8005000 <_svfiprintf_r+0x50>
 800500c:	ebba 0b04 	subs.w	fp, sl, r4
 8005010:	d00b      	beq.n	800502a <_svfiprintf_r+0x7a>
 8005012:	465b      	mov	r3, fp
 8005014:	4622      	mov	r2, r4
 8005016:	4629      	mov	r1, r5
 8005018:	4638      	mov	r0, r7
 800501a:	f7ff ff6f 	bl	8004efc <__ssputs_r>
 800501e:	3001      	adds	r0, #1
 8005020:	f000 80a9 	beq.w	8005176 <_svfiprintf_r+0x1c6>
 8005024:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005026:	445a      	add	r2, fp
 8005028:	9209      	str	r2, [sp, #36]	; 0x24
 800502a:	f89a 3000 	ldrb.w	r3, [sl]
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 80a1 	beq.w	8005176 <_svfiprintf_r+0x1c6>
 8005034:	2300      	movs	r3, #0
 8005036:	f04f 32ff 	mov.w	r2, #4294967295
 800503a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800503e:	f10a 0a01 	add.w	sl, sl, #1
 8005042:	9304      	str	r3, [sp, #16]
 8005044:	9307      	str	r3, [sp, #28]
 8005046:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800504a:	931a      	str	r3, [sp, #104]	; 0x68
 800504c:	4654      	mov	r4, sl
 800504e:	2205      	movs	r2, #5
 8005050:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005054:	4850      	ldr	r0, [pc, #320]	; (8005198 <_svfiprintf_r+0x1e8>)
 8005056:	f7fb f893 	bl	8000180 <memchr>
 800505a:	9a04      	ldr	r2, [sp, #16]
 800505c:	b9d8      	cbnz	r0, 8005096 <_svfiprintf_r+0xe6>
 800505e:	06d0      	lsls	r0, r2, #27
 8005060:	bf44      	itt	mi
 8005062:	2320      	movmi	r3, #32
 8005064:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005068:	0711      	lsls	r1, r2, #28
 800506a:	bf44      	itt	mi
 800506c:	232b      	movmi	r3, #43	; 0x2b
 800506e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005072:	f89a 3000 	ldrb.w	r3, [sl]
 8005076:	2b2a      	cmp	r3, #42	; 0x2a
 8005078:	d015      	beq.n	80050a6 <_svfiprintf_r+0xf6>
 800507a:	9a07      	ldr	r2, [sp, #28]
 800507c:	4654      	mov	r4, sl
 800507e:	2000      	movs	r0, #0
 8005080:	f04f 0c0a 	mov.w	ip, #10
 8005084:	4621      	mov	r1, r4
 8005086:	f811 3b01 	ldrb.w	r3, [r1], #1
 800508a:	3b30      	subs	r3, #48	; 0x30
 800508c:	2b09      	cmp	r3, #9
 800508e:	d94d      	bls.n	800512c <_svfiprintf_r+0x17c>
 8005090:	b1b0      	cbz	r0, 80050c0 <_svfiprintf_r+0x110>
 8005092:	9207      	str	r2, [sp, #28]
 8005094:	e014      	b.n	80050c0 <_svfiprintf_r+0x110>
 8005096:	eba0 0308 	sub.w	r3, r0, r8
 800509a:	fa09 f303 	lsl.w	r3, r9, r3
 800509e:	4313      	orrs	r3, r2
 80050a0:	9304      	str	r3, [sp, #16]
 80050a2:	46a2      	mov	sl, r4
 80050a4:	e7d2      	b.n	800504c <_svfiprintf_r+0x9c>
 80050a6:	9b03      	ldr	r3, [sp, #12]
 80050a8:	1d19      	adds	r1, r3, #4
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	9103      	str	r1, [sp, #12]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	bfbb      	ittet	lt
 80050b2:	425b      	neglt	r3, r3
 80050b4:	f042 0202 	orrlt.w	r2, r2, #2
 80050b8:	9307      	strge	r3, [sp, #28]
 80050ba:	9307      	strlt	r3, [sp, #28]
 80050bc:	bfb8      	it	lt
 80050be:	9204      	strlt	r2, [sp, #16]
 80050c0:	7823      	ldrb	r3, [r4, #0]
 80050c2:	2b2e      	cmp	r3, #46	; 0x2e
 80050c4:	d10c      	bne.n	80050e0 <_svfiprintf_r+0x130>
 80050c6:	7863      	ldrb	r3, [r4, #1]
 80050c8:	2b2a      	cmp	r3, #42	; 0x2a
 80050ca:	d134      	bne.n	8005136 <_svfiprintf_r+0x186>
 80050cc:	9b03      	ldr	r3, [sp, #12]
 80050ce:	1d1a      	adds	r2, r3, #4
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	9203      	str	r2, [sp, #12]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	bfb8      	it	lt
 80050d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80050dc:	3402      	adds	r4, #2
 80050de:	9305      	str	r3, [sp, #20]
 80050e0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80051a8 <_svfiprintf_r+0x1f8>
 80050e4:	7821      	ldrb	r1, [r4, #0]
 80050e6:	2203      	movs	r2, #3
 80050e8:	4650      	mov	r0, sl
 80050ea:	f7fb f849 	bl	8000180 <memchr>
 80050ee:	b138      	cbz	r0, 8005100 <_svfiprintf_r+0x150>
 80050f0:	9b04      	ldr	r3, [sp, #16]
 80050f2:	eba0 000a 	sub.w	r0, r0, sl
 80050f6:	2240      	movs	r2, #64	; 0x40
 80050f8:	4082      	lsls	r2, r0
 80050fa:	4313      	orrs	r3, r2
 80050fc:	3401      	adds	r4, #1
 80050fe:	9304      	str	r3, [sp, #16]
 8005100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005104:	4825      	ldr	r0, [pc, #148]	; (800519c <_svfiprintf_r+0x1ec>)
 8005106:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800510a:	2206      	movs	r2, #6
 800510c:	f7fb f838 	bl	8000180 <memchr>
 8005110:	2800      	cmp	r0, #0
 8005112:	d038      	beq.n	8005186 <_svfiprintf_r+0x1d6>
 8005114:	4b22      	ldr	r3, [pc, #136]	; (80051a0 <_svfiprintf_r+0x1f0>)
 8005116:	bb1b      	cbnz	r3, 8005160 <_svfiprintf_r+0x1b0>
 8005118:	9b03      	ldr	r3, [sp, #12]
 800511a:	3307      	adds	r3, #7
 800511c:	f023 0307 	bic.w	r3, r3, #7
 8005120:	3308      	adds	r3, #8
 8005122:	9303      	str	r3, [sp, #12]
 8005124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005126:	4433      	add	r3, r6
 8005128:	9309      	str	r3, [sp, #36]	; 0x24
 800512a:	e768      	b.n	8004ffe <_svfiprintf_r+0x4e>
 800512c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005130:	460c      	mov	r4, r1
 8005132:	2001      	movs	r0, #1
 8005134:	e7a6      	b.n	8005084 <_svfiprintf_r+0xd4>
 8005136:	2300      	movs	r3, #0
 8005138:	3401      	adds	r4, #1
 800513a:	9305      	str	r3, [sp, #20]
 800513c:	4619      	mov	r1, r3
 800513e:	f04f 0c0a 	mov.w	ip, #10
 8005142:	4620      	mov	r0, r4
 8005144:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005148:	3a30      	subs	r2, #48	; 0x30
 800514a:	2a09      	cmp	r2, #9
 800514c:	d903      	bls.n	8005156 <_svfiprintf_r+0x1a6>
 800514e:	2b00      	cmp	r3, #0
 8005150:	d0c6      	beq.n	80050e0 <_svfiprintf_r+0x130>
 8005152:	9105      	str	r1, [sp, #20]
 8005154:	e7c4      	b.n	80050e0 <_svfiprintf_r+0x130>
 8005156:	fb0c 2101 	mla	r1, ip, r1, r2
 800515a:	4604      	mov	r4, r0
 800515c:	2301      	movs	r3, #1
 800515e:	e7f0      	b.n	8005142 <_svfiprintf_r+0x192>
 8005160:	ab03      	add	r3, sp, #12
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	462a      	mov	r2, r5
 8005166:	4b0f      	ldr	r3, [pc, #60]	; (80051a4 <_svfiprintf_r+0x1f4>)
 8005168:	a904      	add	r1, sp, #16
 800516a:	4638      	mov	r0, r7
 800516c:	f3af 8000 	nop.w
 8005170:	1c42      	adds	r2, r0, #1
 8005172:	4606      	mov	r6, r0
 8005174:	d1d6      	bne.n	8005124 <_svfiprintf_r+0x174>
 8005176:	89ab      	ldrh	r3, [r5, #12]
 8005178:	065b      	lsls	r3, r3, #25
 800517a:	f53f af2d 	bmi.w	8004fd8 <_svfiprintf_r+0x28>
 800517e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005180:	b01d      	add	sp, #116	; 0x74
 8005182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005186:	ab03      	add	r3, sp, #12
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	462a      	mov	r2, r5
 800518c:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <_svfiprintf_r+0x1f4>)
 800518e:	a904      	add	r1, sp, #16
 8005190:	4638      	mov	r0, r7
 8005192:	f000 f879 	bl	8005288 <_printf_i>
 8005196:	e7eb      	b.n	8005170 <_svfiprintf_r+0x1c0>
 8005198:	08008c44 	.word	0x08008c44
 800519c:	08008c4e 	.word	0x08008c4e
 80051a0:	00000000 	.word	0x00000000
 80051a4:	08004efd 	.word	0x08004efd
 80051a8:	08008c4a 	.word	0x08008c4a

080051ac <_printf_common>:
 80051ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051b0:	4616      	mov	r6, r2
 80051b2:	4699      	mov	r9, r3
 80051b4:	688a      	ldr	r2, [r1, #8]
 80051b6:	690b      	ldr	r3, [r1, #16]
 80051b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80051bc:	4293      	cmp	r3, r2
 80051be:	bfb8      	it	lt
 80051c0:	4613      	movlt	r3, r2
 80051c2:	6033      	str	r3, [r6, #0]
 80051c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80051c8:	4607      	mov	r7, r0
 80051ca:	460c      	mov	r4, r1
 80051cc:	b10a      	cbz	r2, 80051d2 <_printf_common+0x26>
 80051ce:	3301      	adds	r3, #1
 80051d0:	6033      	str	r3, [r6, #0]
 80051d2:	6823      	ldr	r3, [r4, #0]
 80051d4:	0699      	lsls	r1, r3, #26
 80051d6:	bf42      	ittt	mi
 80051d8:	6833      	ldrmi	r3, [r6, #0]
 80051da:	3302      	addmi	r3, #2
 80051dc:	6033      	strmi	r3, [r6, #0]
 80051de:	6825      	ldr	r5, [r4, #0]
 80051e0:	f015 0506 	ands.w	r5, r5, #6
 80051e4:	d106      	bne.n	80051f4 <_printf_common+0x48>
 80051e6:	f104 0a19 	add.w	sl, r4, #25
 80051ea:	68e3      	ldr	r3, [r4, #12]
 80051ec:	6832      	ldr	r2, [r6, #0]
 80051ee:	1a9b      	subs	r3, r3, r2
 80051f0:	42ab      	cmp	r3, r5
 80051f2:	dc26      	bgt.n	8005242 <_printf_common+0x96>
 80051f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80051f8:	1e13      	subs	r3, r2, #0
 80051fa:	6822      	ldr	r2, [r4, #0]
 80051fc:	bf18      	it	ne
 80051fe:	2301      	movne	r3, #1
 8005200:	0692      	lsls	r2, r2, #26
 8005202:	d42b      	bmi.n	800525c <_printf_common+0xb0>
 8005204:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005208:	4649      	mov	r1, r9
 800520a:	4638      	mov	r0, r7
 800520c:	47c0      	blx	r8
 800520e:	3001      	adds	r0, #1
 8005210:	d01e      	beq.n	8005250 <_printf_common+0xa4>
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	6922      	ldr	r2, [r4, #16]
 8005216:	f003 0306 	and.w	r3, r3, #6
 800521a:	2b04      	cmp	r3, #4
 800521c:	bf02      	ittt	eq
 800521e:	68e5      	ldreq	r5, [r4, #12]
 8005220:	6833      	ldreq	r3, [r6, #0]
 8005222:	1aed      	subeq	r5, r5, r3
 8005224:	68a3      	ldr	r3, [r4, #8]
 8005226:	bf0c      	ite	eq
 8005228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800522c:	2500      	movne	r5, #0
 800522e:	4293      	cmp	r3, r2
 8005230:	bfc4      	itt	gt
 8005232:	1a9b      	subgt	r3, r3, r2
 8005234:	18ed      	addgt	r5, r5, r3
 8005236:	2600      	movs	r6, #0
 8005238:	341a      	adds	r4, #26
 800523a:	42b5      	cmp	r5, r6
 800523c:	d11a      	bne.n	8005274 <_printf_common+0xc8>
 800523e:	2000      	movs	r0, #0
 8005240:	e008      	b.n	8005254 <_printf_common+0xa8>
 8005242:	2301      	movs	r3, #1
 8005244:	4652      	mov	r2, sl
 8005246:	4649      	mov	r1, r9
 8005248:	4638      	mov	r0, r7
 800524a:	47c0      	blx	r8
 800524c:	3001      	adds	r0, #1
 800524e:	d103      	bne.n	8005258 <_printf_common+0xac>
 8005250:	f04f 30ff 	mov.w	r0, #4294967295
 8005254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005258:	3501      	adds	r5, #1
 800525a:	e7c6      	b.n	80051ea <_printf_common+0x3e>
 800525c:	18e1      	adds	r1, r4, r3
 800525e:	1c5a      	adds	r2, r3, #1
 8005260:	2030      	movs	r0, #48	; 0x30
 8005262:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005266:	4422      	add	r2, r4
 8005268:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800526c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005270:	3302      	adds	r3, #2
 8005272:	e7c7      	b.n	8005204 <_printf_common+0x58>
 8005274:	2301      	movs	r3, #1
 8005276:	4622      	mov	r2, r4
 8005278:	4649      	mov	r1, r9
 800527a:	4638      	mov	r0, r7
 800527c:	47c0      	blx	r8
 800527e:	3001      	adds	r0, #1
 8005280:	d0e6      	beq.n	8005250 <_printf_common+0xa4>
 8005282:	3601      	adds	r6, #1
 8005284:	e7d9      	b.n	800523a <_printf_common+0x8e>
	...

08005288 <_printf_i>:
 8005288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800528c:	7e0f      	ldrb	r7, [r1, #24]
 800528e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005290:	2f78      	cmp	r7, #120	; 0x78
 8005292:	4691      	mov	r9, r2
 8005294:	4680      	mov	r8, r0
 8005296:	460c      	mov	r4, r1
 8005298:	469a      	mov	sl, r3
 800529a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800529e:	d807      	bhi.n	80052b0 <_printf_i+0x28>
 80052a0:	2f62      	cmp	r7, #98	; 0x62
 80052a2:	d80a      	bhi.n	80052ba <_printf_i+0x32>
 80052a4:	2f00      	cmp	r7, #0
 80052a6:	f000 80d4 	beq.w	8005452 <_printf_i+0x1ca>
 80052aa:	2f58      	cmp	r7, #88	; 0x58
 80052ac:	f000 80c0 	beq.w	8005430 <_printf_i+0x1a8>
 80052b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80052b8:	e03a      	b.n	8005330 <_printf_i+0xa8>
 80052ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80052be:	2b15      	cmp	r3, #21
 80052c0:	d8f6      	bhi.n	80052b0 <_printf_i+0x28>
 80052c2:	a101      	add	r1, pc, #4	; (adr r1, 80052c8 <_printf_i+0x40>)
 80052c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80052c8:	08005321 	.word	0x08005321
 80052cc:	08005335 	.word	0x08005335
 80052d0:	080052b1 	.word	0x080052b1
 80052d4:	080052b1 	.word	0x080052b1
 80052d8:	080052b1 	.word	0x080052b1
 80052dc:	080052b1 	.word	0x080052b1
 80052e0:	08005335 	.word	0x08005335
 80052e4:	080052b1 	.word	0x080052b1
 80052e8:	080052b1 	.word	0x080052b1
 80052ec:	080052b1 	.word	0x080052b1
 80052f0:	080052b1 	.word	0x080052b1
 80052f4:	08005439 	.word	0x08005439
 80052f8:	08005361 	.word	0x08005361
 80052fc:	080053f3 	.word	0x080053f3
 8005300:	080052b1 	.word	0x080052b1
 8005304:	080052b1 	.word	0x080052b1
 8005308:	0800545b 	.word	0x0800545b
 800530c:	080052b1 	.word	0x080052b1
 8005310:	08005361 	.word	0x08005361
 8005314:	080052b1 	.word	0x080052b1
 8005318:	080052b1 	.word	0x080052b1
 800531c:	080053fb 	.word	0x080053fb
 8005320:	682b      	ldr	r3, [r5, #0]
 8005322:	1d1a      	adds	r2, r3, #4
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	602a      	str	r2, [r5, #0]
 8005328:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800532c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005330:	2301      	movs	r3, #1
 8005332:	e09f      	b.n	8005474 <_printf_i+0x1ec>
 8005334:	6820      	ldr	r0, [r4, #0]
 8005336:	682b      	ldr	r3, [r5, #0]
 8005338:	0607      	lsls	r7, r0, #24
 800533a:	f103 0104 	add.w	r1, r3, #4
 800533e:	6029      	str	r1, [r5, #0]
 8005340:	d501      	bpl.n	8005346 <_printf_i+0xbe>
 8005342:	681e      	ldr	r6, [r3, #0]
 8005344:	e003      	b.n	800534e <_printf_i+0xc6>
 8005346:	0646      	lsls	r6, r0, #25
 8005348:	d5fb      	bpl.n	8005342 <_printf_i+0xba>
 800534a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800534e:	2e00      	cmp	r6, #0
 8005350:	da03      	bge.n	800535a <_printf_i+0xd2>
 8005352:	232d      	movs	r3, #45	; 0x2d
 8005354:	4276      	negs	r6, r6
 8005356:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800535a:	485a      	ldr	r0, [pc, #360]	; (80054c4 <_printf_i+0x23c>)
 800535c:	230a      	movs	r3, #10
 800535e:	e012      	b.n	8005386 <_printf_i+0xfe>
 8005360:	682b      	ldr	r3, [r5, #0]
 8005362:	6820      	ldr	r0, [r4, #0]
 8005364:	1d19      	adds	r1, r3, #4
 8005366:	6029      	str	r1, [r5, #0]
 8005368:	0605      	lsls	r5, r0, #24
 800536a:	d501      	bpl.n	8005370 <_printf_i+0xe8>
 800536c:	681e      	ldr	r6, [r3, #0]
 800536e:	e002      	b.n	8005376 <_printf_i+0xee>
 8005370:	0641      	lsls	r1, r0, #25
 8005372:	d5fb      	bpl.n	800536c <_printf_i+0xe4>
 8005374:	881e      	ldrh	r6, [r3, #0]
 8005376:	4853      	ldr	r0, [pc, #332]	; (80054c4 <_printf_i+0x23c>)
 8005378:	2f6f      	cmp	r7, #111	; 0x6f
 800537a:	bf0c      	ite	eq
 800537c:	2308      	moveq	r3, #8
 800537e:	230a      	movne	r3, #10
 8005380:	2100      	movs	r1, #0
 8005382:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005386:	6865      	ldr	r5, [r4, #4]
 8005388:	60a5      	str	r5, [r4, #8]
 800538a:	2d00      	cmp	r5, #0
 800538c:	bfa2      	ittt	ge
 800538e:	6821      	ldrge	r1, [r4, #0]
 8005390:	f021 0104 	bicge.w	r1, r1, #4
 8005394:	6021      	strge	r1, [r4, #0]
 8005396:	b90e      	cbnz	r6, 800539c <_printf_i+0x114>
 8005398:	2d00      	cmp	r5, #0
 800539a:	d04b      	beq.n	8005434 <_printf_i+0x1ac>
 800539c:	4615      	mov	r5, r2
 800539e:	fbb6 f1f3 	udiv	r1, r6, r3
 80053a2:	fb03 6711 	mls	r7, r3, r1, r6
 80053a6:	5dc7      	ldrb	r7, [r0, r7]
 80053a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80053ac:	4637      	mov	r7, r6
 80053ae:	42bb      	cmp	r3, r7
 80053b0:	460e      	mov	r6, r1
 80053b2:	d9f4      	bls.n	800539e <_printf_i+0x116>
 80053b4:	2b08      	cmp	r3, #8
 80053b6:	d10b      	bne.n	80053d0 <_printf_i+0x148>
 80053b8:	6823      	ldr	r3, [r4, #0]
 80053ba:	07de      	lsls	r6, r3, #31
 80053bc:	d508      	bpl.n	80053d0 <_printf_i+0x148>
 80053be:	6923      	ldr	r3, [r4, #16]
 80053c0:	6861      	ldr	r1, [r4, #4]
 80053c2:	4299      	cmp	r1, r3
 80053c4:	bfde      	ittt	le
 80053c6:	2330      	movle	r3, #48	; 0x30
 80053c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80053cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80053d0:	1b52      	subs	r2, r2, r5
 80053d2:	6122      	str	r2, [r4, #16]
 80053d4:	f8cd a000 	str.w	sl, [sp]
 80053d8:	464b      	mov	r3, r9
 80053da:	aa03      	add	r2, sp, #12
 80053dc:	4621      	mov	r1, r4
 80053de:	4640      	mov	r0, r8
 80053e0:	f7ff fee4 	bl	80051ac <_printf_common>
 80053e4:	3001      	adds	r0, #1
 80053e6:	d14a      	bne.n	800547e <_printf_i+0x1f6>
 80053e8:	f04f 30ff 	mov.w	r0, #4294967295
 80053ec:	b004      	add	sp, #16
 80053ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	f043 0320 	orr.w	r3, r3, #32
 80053f8:	6023      	str	r3, [r4, #0]
 80053fa:	4833      	ldr	r0, [pc, #204]	; (80054c8 <_printf_i+0x240>)
 80053fc:	2778      	movs	r7, #120	; 0x78
 80053fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005402:	6823      	ldr	r3, [r4, #0]
 8005404:	6829      	ldr	r1, [r5, #0]
 8005406:	061f      	lsls	r7, r3, #24
 8005408:	f851 6b04 	ldr.w	r6, [r1], #4
 800540c:	d402      	bmi.n	8005414 <_printf_i+0x18c>
 800540e:	065f      	lsls	r7, r3, #25
 8005410:	bf48      	it	mi
 8005412:	b2b6      	uxthmi	r6, r6
 8005414:	07df      	lsls	r7, r3, #31
 8005416:	bf48      	it	mi
 8005418:	f043 0320 	orrmi.w	r3, r3, #32
 800541c:	6029      	str	r1, [r5, #0]
 800541e:	bf48      	it	mi
 8005420:	6023      	strmi	r3, [r4, #0]
 8005422:	b91e      	cbnz	r6, 800542c <_printf_i+0x1a4>
 8005424:	6823      	ldr	r3, [r4, #0]
 8005426:	f023 0320 	bic.w	r3, r3, #32
 800542a:	6023      	str	r3, [r4, #0]
 800542c:	2310      	movs	r3, #16
 800542e:	e7a7      	b.n	8005380 <_printf_i+0xf8>
 8005430:	4824      	ldr	r0, [pc, #144]	; (80054c4 <_printf_i+0x23c>)
 8005432:	e7e4      	b.n	80053fe <_printf_i+0x176>
 8005434:	4615      	mov	r5, r2
 8005436:	e7bd      	b.n	80053b4 <_printf_i+0x12c>
 8005438:	682b      	ldr	r3, [r5, #0]
 800543a:	6826      	ldr	r6, [r4, #0]
 800543c:	6961      	ldr	r1, [r4, #20]
 800543e:	1d18      	adds	r0, r3, #4
 8005440:	6028      	str	r0, [r5, #0]
 8005442:	0635      	lsls	r5, r6, #24
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	d501      	bpl.n	800544c <_printf_i+0x1c4>
 8005448:	6019      	str	r1, [r3, #0]
 800544a:	e002      	b.n	8005452 <_printf_i+0x1ca>
 800544c:	0670      	lsls	r0, r6, #25
 800544e:	d5fb      	bpl.n	8005448 <_printf_i+0x1c0>
 8005450:	8019      	strh	r1, [r3, #0]
 8005452:	2300      	movs	r3, #0
 8005454:	6123      	str	r3, [r4, #16]
 8005456:	4615      	mov	r5, r2
 8005458:	e7bc      	b.n	80053d4 <_printf_i+0x14c>
 800545a:	682b      	ldr	r3, [r5, #0]
 800545c:	1d1a      	adds	r2, r3, #4
 800545e:	602a      	str	r2, [r5, #0]
 8005460:	681d      	ldr	r5, [r3, #0]
 8005462:	6862      	ldr	r2, [r4, #4]
 8005464:	2100      	movs	r1, #0
 8005466:	4628      	mov	r0, r5
 8005468:	f7fa fe8a 	bl	8000180 <memchr>
 800546c:	b108      	cbz	r0, 8005472 <_printf_i+0x1ea>
 800546e:	1b40      	subs	r0, r0, r5
 8005470:	6060      	str	r0, [r4, #4]
 8005472:	6863      	ldr	r3, [r4, #4]
 8005474:	6123      	str	r3, [r4, #16]
 8005476:	2300      	movs	r3, #0
 8005478:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800547c:	e7aa      	b.n	80053d4 <_printf_i+0x14c>
 800547e:	6923      	ldr	r3, [r4, #16]
 8005480:	462a      	mov	r2, r5
 8005482:	4649      	mov	r1, r9
 8005484:	4640      	mov	r0, r8
 8005486:	47d0      	blx	sl
 8005488:	3001      	adds	r0, #1
 800548a:	d0ad      	beq.n	80053e8 <_printf_i+0x160>
 800548c:	6823      	ldr	r3, [r4, #0]
 800548e:	079b      	lsls	r3, r3, #30
 8005490:	d413      	bmi.n	80054ba <_printf_i+0x232>
 8005492:	68e0      	ldr	r0, [r4, #12]
 8005494:	9b03      	ldr	r3, [sp, #12]
 8005496:	4298      	cmp	r0, r3
 8005498:	bfb8      	it	lt
 800549a:	4618      	movlt	r0, r3
 800549c:	e7a6      	b.n	80053ec <_printf_i+0x164>
 800549e:	2301      	movs	r3, #1
 80054a0:	4632      	mov	r2, r6
 80054a2:	4649      	mov	r1, r9
 80054a4:	4640      	mov	r0, r8
 80054a6:	47d0      	blx	sl
 80054a8:	3001      	adds	r0, #1
 80054aa:	d09d      	beq.n	80053e8 <_printf_i+0x160>
 80054ac:	3501      	adds	r5, #1
 80054ae:	68e3      	ldr	r3, [r4, #12]
 80054b0:	9903      	ldr	r1, [sp, #12]
 80054b2:	1a5b      	subs	r3, r3, r1
 80054b4:	42ab      	cmp	r3, r5
 80054b6:	dcf2      	bgt.n	800549e <_printf_i+0x216>
 80054b8:	e7eb      	b.n	8005492 <_printf_i+0x20a>
 80054ba:	2500      	movs	r5, #0
 80054bc:	f104 0619 	add.w	r6, r4, #25
 80054c0:	e7f5      	b.n	80054ae <_printf_i+0x226>
 80054c2:	bf00      	nop
 80054c4:	08008c55 	.word	0x08008c55
 80054c8:	08008c66 	.word	0x08008c66

080054cc <memmove>:
 80054cc:	4288      	cmp	r0, r1
 80054ce:	b510      	push	{r4, lr}
 80054d0:	eb01 0402 	add.w	r4, r1, r2
 80054d4:	d902      	bls.n	80054dc <memmove+0x10>
 80054d6:	4284      	cmp	r4, r0
 80054d8:	4623      	mov	r3, r4
 80054da:	d807      	bhi.n	80054ec <memmove+0x20>
 80054dc:	1e43      	subs	r3, r0, #1
 80054de:	42a1      	cmp	r1, r4
 80054e0:	d008      	beq.n	80054f4 <memmove+0x28>
 80054e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80054e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80054ea:	e7f8      	b.n	80054de <memmove+0x12>
 80054ec:	4402      	add	r2, r0
 80054ee:	4601      	mov	r1, r0
 80054f0:	428a      	cmp	r2, r1
 80054f2:	d100      	bne.n	80054f6 <memmove+0x2a>
 80054f4:	bd10      	pop	{r4, pc}
 80054f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80054fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80054fe:	e7f7      	b.n	80054f0 <memmove+0x24>

08005500 <_sbrk_r>:
 8005500:	b538      	push	{r3, r4, r5, lr}
 8005502:	4d06      	ldr	r5, [pc, #24]	; (800551c <_sbrk_r+0x1c>)
 8005504:	2300      	movs	r3, #0
 8005506:	4604      	mov	r4, r0
 8005508:	4608      	mov	r0, r1
 800550a:	602b      	str	r3, [r5, #0]
 800550c:	f7fb fe22 	bl	8001154 <_sbrk>
 8005510:	1c43      	adds	r3, r0, #1
 8005512:	d102      	bne.n	800551a <_sbrk_r+0x1a>
 8005514:	682b      	ldr	r3, [r5, #0]
 8005516:	b103      	cbz	r3, 800551a <_sbrk_r+0x1a>
 8005518:	6023      	str	r3, [r4, #0]
 800551a:	bd38      	pop	{r3, r4, r5, pc}
 800551c:	20004174 	.word	0x20004174

08005520 <_realloc_r>:
 8005520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005524:	4680      	mov	r8, r0
 8005526:	4614      	mov	r4, r2
 8005528:	460e      	mov	r6, r1
 800552a:	b921      	cbnz	r1, 8005536 <_realloc_r+0x16>
 800552c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005530:	4611      	mov	r1, r2
 8005532:	f7ff bc57 	b.w	8004de4 <_malloc_r>
 8005536:	b92a      	cbnz	r2, 8005544 <_realloc_r+0x24>
 8005538:	f7ff fbe8 	bl	8004d0c <_free_r>
 800553c:	4625      	mov	r5, r4
 800553e:	4628      	mov	r0, r5
 8005540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005544:	f000 f81b 	bl	800557e <_malloc_usable_size_r>
 8005548:	4284      	cmp	r4, r0
 800554a:	4607      	mov	r7, r0
 800554c:	d802      	bhi.n	8005554 <_realloc_r+0x34>
 800554e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005552:	d812      	bhi.n	800557a <_realloc_r+0x5a>
 8005554:	4621      	mov	r1, r4
 8005556:	4640      	mov	r0, r8
 8005558:	f7ff fc44 	bl	8004de4 <_malloc_r>
 800555c:	4605      	mov	r5, r0
 800555e:	2800      	cmp	r0, #0
 8005560:	d0ed      	beq.n	800553e <_realloc_r+0x1e>
 8005562:	42bc      	cmp	r4, r7
 8005564:	4622      	mov	r2, r4
 8005566:	4631      	mov	r1, r6
 8005568:	bf28      	it	cs
 800556a:	463a      	movcs	r2, r7
 800556c:	f7ff fbc0 	bl	8004cf0 <memcpy>
 8005570:	4631      	mov	r1, r6
 8005572:	4640      	mov	r0, r8
 8005574:	f7ff fbca 	bl	8004d0c <_free_r>
 8005578:	e7e1      	b.n	800553e <_realloc_r+0x1e>
 800557a:	4635      	mov	r5, r6
 800557c:	e7df      	b.n	800553e <_realloc_r+0x1e>

0800557e <_malloc_usable_size_r>:
 800557e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005582:	1f18      	subs	r0, r3, #4
 8005584:	2b00      	cmp	r3, #0
 8005586:	bfbc      	itt	lt
 8005588:	580b      	ldrlt	r3, [r1, r0]
 800558a:	18c0      	addlt	r0, r0, r3
 800558c:	4770      	bx	lr
	...

08005590 <_init>:
 8005590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005592:	bf00      	nop
 8005594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005596:	bc08      	pop	{r3}
 8005598:	469e      	mov	lr, r3
 800559a:	4770      	bx	lr

0800559c <_fini>:
 800559c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800559e:	bf00      	nop
 80055a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055a2:	bc08      	pop	{r3}
 80055a4:	469e      	mov	lr, r3
 80055a6:	4770      	bx	lr
