

================================================================
== Vitis HLS Report for 'norm2_Pipeline_L2_L3'
================================================================
* Date:           Sat Jan 25 18:25:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       norm2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      234|      234|  2.340 us|  2.340 us|  170|  170|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |      232|      232|        65|          1|          1|   169|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 1
  Pipeline-0 : II = 1, D = 65, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62]   --->   Operation 68 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 69 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 70 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln59_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln59"   --->   Operation 71 'read' 'sext_ln59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln59_cast = sext i62 %sext_ln59_read"   --->   Operation 72 'sext' 'sext_ln59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten19"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln59 = store i4 0, i4 %x" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 75 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln62 = store i4 0, i4 %y" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62]   --->   Operation 76 'store' 'store_ln62' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %L4"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i8 %indvar_flatten19" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 78 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.76ns)   --->   "%icmp_ln59 = icmp_eq  i8 %indvar_flatten19_load, i8 169" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 80 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln59_1 = add i8 %indvar_flatten19_load, i8 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 81 'add' 'add_ln59_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc74, void %L5.exitStub" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 82 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%y_load = load i4 %y" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62]   --->   Operation 83 'load' 'y_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x_load = load i4 %x" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 84 'load' 'x_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%add_ln59 = add i4 %x_load, i4 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 85 'add' 'add_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.79ns)   --->   "%icmp_ln62 = icmp_eq  i4 %y_load, i4 13" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62]   --->   Operation 86 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.39ns)   --->   "%select_ln59 = select i1 %icmp_ln62, i4 0, i4 %y_load" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 87 'select' 'select_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.39ns)   --->   "%select_ln59_1 = select i1 %icmp_ln62, i4 %add_ln59, i4 %x_load" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 88 'select' 'select_ln59_1' <Predicate = (!icmp_ln59)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i4 %select_ln59_1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 89 'zext' 'zext_ln67' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_1 : Operation 90 [3/3] (0.99ns) (grouped into DSP with root node add_ln67)   --->   "%mul_ln67 = mul i8 %zext_ln67, i8 13" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 90 'mul' 'mul_ln67' <Predicate = (!icmp_ln59)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%add_ln62 = add i4 %select_ln59, i4 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62]   --->   Operation 91 'add' 'add_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln59 = store i8 %add_ln59_1, i8 %indvar_flatten19" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 92 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln59 = store i4 %select_ln59_1, i4 %x" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 93 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln62 = store i4 %add_ln62, i4 %y" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62]   --->   Operation 94 'store' 'store_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 95 [2/3] (0.99ns) (grouped into DSP with root node add_ln67)   --->   "%mul_ln67 = mul i8 %zext_ln67, i8 13" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 95 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln67)   --->   "%mul_ln67 = mul i8 %zext_ln67, i8 13" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 96 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i4 %select_ln59" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 97 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67 = add i8 %mul_ln67, i8 %zext_ln67_1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 98 'add' 'add_ln67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 99 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67 = add i8 %mul_ln67, i8 %zext_ln67_1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 99 'add' 'add_ln67' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i8 %add_ln67" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 100 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%inp_image_addr = getelementptr i32 %inp_image, i64 0, i64 %zext_ln67_2" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 101 'getelementptr' 'inp_image_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (1.23ns)   --->   "%inp_image_load = load i8 %inp_image_addr" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 102 'load' 'inp_image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 103 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_load = load i8 %inp_image_addr" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 103 'load' 'inp_image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_5 : Operation 104 [13/13] (1.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 104 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 7.23>
ST_6 : Operation 105 [12/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 105 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 106 [11/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 106 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.23>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%inp_image_1_addr = getelementptr i32 %inp_image_1, i64 0, i64 %zext_ln67_2" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 107 'getelementptr' 'inp_image_1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [10/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 108 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 109 [2/2] (1.23ns)   --->   "%inp_image_1_load = load i8 %inp_image_1_addr" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 109 'load' 'inp_image_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 9 <SV = 8> <Delay = 7.23>
ST_9 : Operation 110 [9/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 110 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 111 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_1_load = load i8 %inp_image_1_addr" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 111 'load' 'inp_image_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_9 : Operation 112 [13/13] (1.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 112 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 7.23>
ST_10 : Operation 113 [8/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 113 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 114 [12/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 114 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 115 [7/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 115 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 116 [11/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 116 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 7.23>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%inp_image_2_addr = getelementptr i32 %inp_image_2, i64 0, i64 %zext_ln67_2" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 117 'getelementptr' 'inp_image_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [6/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 118 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 119 [10/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 119 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 120 [2/2] (1.23ns)   --->   "%inp_image_2_load = load i8 %inp_image_2_addr" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 120 'load' 'inp_image_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 13 <SV = 12> <Delay = 7.23>
ST_13 : Operation 121 [5/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 121 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 122 [9/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 122 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 123 [1/2] ( I:1.23ns O:1.23ns )   --->   "%inp_image_2_load = load i8 %inp_image_2_addr" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 123 'load' 'inp_image_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_13 : Operation 124 [13/13] (1.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 124 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.23>
ST_14 : Operation 125 [4/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 125 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 126 [8/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 126 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 127 [12/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 127 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.23>
ST_15 : Operation 128 [3/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 128 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 129 [7/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 129 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 130 [11/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 130 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.23>
ST_16 : Operation 131 [2/13] (7.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 131 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 132 [6/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 132 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 133 [10/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 133 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.23>
ST_17 : Operation 134 [1/13] (2.44ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %inp_image_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 134 'call' 'tmp' <Predicate = (!icmp_ln59)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 135 [5/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 135 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 136 [9/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 136 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.23>
ST_18 : Operation 137 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 0" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 137 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 138 [4/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 138 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 139 [8/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 139 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.23>
ST_19 : Operation 140 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 0" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 140 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [3/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 141 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 142 [7/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 142 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 7.23>
ST_20 : Operation 143 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 0" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 143 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 144 [2/13] (7.23ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 144 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 145 [6/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 145 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 7.23>
ST_21 : Operation 146 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 0" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 146 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/13] (2.44ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %inp_image_1_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 147 'call' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 148 [5/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 148 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.23>
ST_22 : Operation 149 [4/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add, i32 %tmp_s" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 149 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [4/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 150 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 7.23>
ST_23 : Operation 151 [3/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add, i32 %tmp_s" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 151 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 152 [3/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 152 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 7.23>
ST_24 : Operation 153 [2/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add, i32 %tmp_s" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 153 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [2/13] (7.23ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 154 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 155 [1/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add, i32 %tmp_s" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 155 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 156 [1/13] (2.44ns)   --->   "%tmp_11 = call i32 @pow_generic<float>, i32 %inp_image_2_load, i32 2, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 156 'call' 'tmp_11' <Predicate = (!icmp_ln59)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 157 [4/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %tmp_11" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 157 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 158 [3/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %tmp_11" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 158 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 159 [2/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %tmp_11" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 159 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 160 [1/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_1, i32 %tmp_11" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67]   --->   Operation 160 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.30>
ST_30 : Operation 161 [2/2] (2.30ns)   --->   "%conv = fpext i32 %add51_2" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 161 'fpext' 'conv' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.30>
ST_31 : Operation 162 [1/2] (2.30ns)   --->   "%conv = fpext i32 %add51_2" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 162 'fpext' 'conv' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.04>
ST_32 : Operation 163 [5/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 163 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 164 [4/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 164 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.04>
ST_34 : Operation 165 [3/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 165 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.04>
ST_35 : Operation 166 [2/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 166 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 167 [1/5] (7.04ns)   --->   "%mul = dmul i64 %conv, i64 2e-05" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 167 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.06>
ST_37 : Operation 168 [5/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 168 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.06>
ST_38 : Operation 169 [4/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 169 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.06>
ST_39 : Operation 170 [3/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 170 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.06>
ST_40 : Operation 171 [2/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 171 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.06>
ST_41 : Operation 172 [1/5] (5.06ns)   --->   "%add1 = dadd i64 %mul, i64 1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 172 'dadd' 'add1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.89>
ST_42 : Operation 173 [2/2] (2.89ns)   --->   "%x_assign_3 = fptrunc i64 %add1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 173 'fptrunc' 'x_assign_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.12>
ST_43 : Operation 174 [1/2] (2.89ns)   --->   "%x_assign_3 = fptrunc i64 %add1" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 174 'fptrunc' 'x_assign_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 175 [13/13] (1.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 175 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 44 <SV = 43> <Delay = 7.23>
ST_44 : Operation 176 [12/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 176 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 45 <SV = 44> <Delay = 7.23>
ST_45 : Operation 177 [11/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 177 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 46 <SV = 45> <Delay = 7.23>
ST_46 : Operation 178 [10/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 178 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 47 <SV = 46> <Delay = 7.23>
ST_47 : Operation 179 [9/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 179 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 48 <SV = 47> <Delay = 7.23>
ST_48 : Operation 180 [8/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 180 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 49 <SV = 48> <Delay = 7.23>
ST_49 : Operation 181 [7/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 181 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 50 <SV = 49> <Delay = 7.23>
ST_50 : Operation 182 [6/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 182 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 51 <SV = 50> <Delay = 7.23>
ST_51 : Operation 183 [5/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 183 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 52 <SV = 51> <Delay = 7.23>
ST_52 : Operation 184 [4/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 184 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 53 <SV = 52> <Delay = 7.23>
ST_53 : Operation 185 [3/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 185 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 54 <SV = 53> <Delay = 7.23>
ST_54 : Operation 186 [2/13] (7.23ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 186 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 7.23> <CoreType = "Generic">   --->   Generic Core

State 55 <SV = 54> <Delay = 2.44>
ST_55 : Operation 187 [1/13] (2.44ns)   --->   "%tmp_12 = call i32 @pow_generic<float>, i32 %x_assign_3, i32 0.75, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 187 'call' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 2.44> <CoreType = "Generic">   --->   Generic Core

State 56 <SV = 55> <Delay = 7.05>
ST_56 : Operation 188 [9/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 188 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 189 [8/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 189 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.05>
ST_58 : Operation 190 [7/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 190 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.05>
ST_59 : Operation 191 [6/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 191 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.05>
ST_60 : Operation 192 [5/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 192 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.05>
ST_61 : Operation 193 [4/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 193 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.05>
ST_62 : Operation 194 [3/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 194 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.05>
ST_63 : Operation 195 [2/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 195 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.05>
ST_64 : Operation 196 [1/9] (7.05ns)   --->   "%div = fdiv i32 %inp_image_load, i32 %tmp_12" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 196 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 204 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.42>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 197 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln59_cast" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59]   --->   Operation 197 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str"   --->   Operation 198 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 169, i64 169, i64 169"   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:63]   --->   Operation 200 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i32 %div" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 201 'bitcast' 'bitcast_ln70' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 202 [1/1] (7.30ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %bitcast_ln70, i4 15" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70]   --->   Operation 202 'write' 'write_ln70' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln62 = br void %L4" [AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62]   --->   Operation 203 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.839ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln62', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62) of constant 0 on local variable 'y', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62 [21]  (0.427 ns)
	'load' operation 4 bit ('y_load', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62) on local variable 'y', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln62', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62) [36]  (0.797 ns)
	'select' operation 4 bit ('select_ln59', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59) [37]  (0.391 ns)
	'add' operation 4 bit ('add_ln62', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62) [65]  (0.797 ns)
	'store' operation 0 bit ('store_ln62', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62) of variable 'add_ln62', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62 on local variable 'y', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62 [68]  (0.427 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[42] ('mul_ln67', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [40]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[42] ('mul_ln67', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [40]  (0.000 ns)
	'add' operation 8 bit of DSP[42] ('add_ln67', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [42]  (0.645 ns)

 <State 4>: 1.882ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[42] ('add_ln67', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [42]  (0.645 ns)
	'getelementptr' operation 8 bit ('inp_image_addr', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [44]  (0.000 ns)
	'load' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) on array 'inp_image' [48]  (1.237 ns)

 <State 5>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) on array 'inp_image' [48]  (1.237 ns)
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (1.237 ns)

 <State 6>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 7>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 8>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 9>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 10>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 11>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 12>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 13>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 14>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 15>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 16>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [49]  (7.232 ns)

 <State 17>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [52]  (7.232 ns)

 <State 18>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [52]  (7.232 ns)

 <State 19>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [52]  (7.232 ns)

 <State 20>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_s', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [52]  (7.232 ns)

 <State 21>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_11', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 22>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_11', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 23>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_11', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 24>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_11', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) to 'pow_generic<float>' [55]  (7.232 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_1', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [53]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_2', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [56]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_2', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [56]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_2', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [56]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add51_2', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67) [56]  (6.437 ns)

 <State 30>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [57]  (2.306 ns)

 <State 31>: 2.306ns
The critical path consists of the following:
	'fpext' operation 64 bit ('conv', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [57]  (2.306 ns)

 <State 32>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [58]  (7.042 ns)

 <State 33>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [58]  (7.042 ns)

 <State 34>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [58]  (7.042 ns)

 <State 35>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [58]  (7.042 ns)

 <State 36>: 7.042ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [58]  (7.042 ns)

 <State 37>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [59]  (5.069 ns)

 <State 38>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [59]  (5.069 ns)

 <State 39>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [59]  (5.069 ns)

 <State 40>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [59]  (5.069 ns)

 <State 41>: 5.069ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add1', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [59]  (5.069 ns)

 <State 42>: 2.891ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [60]  (2.891 ns)

 <State 43>: 4.128ns
The critical path consists of the following:
	'fptrunc' operation 32 bit ('x', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [60]  (2.891 ns)
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (1.237 ns)

 <State 44>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 45>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 46>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 47>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 48>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 49>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 50>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 51>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 52>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 53>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 54>: 7.232ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (7.232 ns)

 <State 55>: 2.443ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp_12', /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) to 'pow_generic<float>' [61]  (2.443 ns)

 <State 56>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 57>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 58>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 59>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 60>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 61>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 62>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 63>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 64>: 7.057ns
The critical path consists of the following:
	'fdiv' operation 32 bit ('div', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [62]  (7.057 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59) [32]  (0.000 ns)
	bus write operation ('write_ln70', AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) on port 'gmem0' (AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70) [64]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
