Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 11 17:06:40 2020
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/GapJunctionIP_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 120 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.616        0.000                      0                41018        0.208        0.000                      0                41018        4.020        0.000                       0                 17757  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.616        0.000                      0                41018        0.208        0.000                      0                41018        4.020        0.000                       0                 17757  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/p_i_i_reg_123_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.109ns (36.782%)  route 3.625ns (63.218%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17790, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/p_i_i_reg_123_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/p_i_i_reg_123_reg[2]/Q
                         net (fo=7, unplaced)         0.776     2.267    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/readVoltages_U0_voltagesBackup_address0[1]
                         LUT4 (Prop_lut4_I1_O)        0.321     2.588 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr[0]_i_32/O
                         net (fo=1, unplaced)         0.000     2.588    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr[0]_i_32_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     3.135 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_21/CO[3]
                         net (fo=1, unplaced)         0.009     3.144    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.261 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.261    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.378 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.378    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.495 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/iptr_reg[0]_i_2/CO[3]
                         net (fo=8, unplaced)         0.956     4.451    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/tmp_11_i_i_fu_139_p2
                         LUT6 (Prop_lut6_I0_O)        0.124     4.575 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_read_U0/readVoltages_U0/ap_CS_fsm[2]_i_1__2/O
                         net (fo=169, unplaced)       0.562     5.137    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/V_read_U0_V_data_V_data_1_read
                         LUT3 (Prop_lut3_I1_O)        0.124     5.261 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/dout_buf[31]_i_1__0/O
                         net (fo=35, unplaced)        0.522     5.783    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/pop
                         LUT5 (Prop_lut5_I1_O)        0.124     5.907 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg_i_4__8/O
                         net (fo=2, unplaced)         0.800     6.707    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/rnext[3]
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17790, unset)        0.924    10.924    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/grp_execute_fu_148/V_data_V_data_0_U/mem_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  3.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter16_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.148ns (50.439%)  route 0.145ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17790, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg_reg[0]__0/Q
                         net (fo=2, unplaced)         0.145     0.704    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter14_reg[0]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter16_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17790, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter16_reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/grp_execute_fu_148/calc_U0/tmp_data_0_3_reg_338_pp0_iter16_reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725                bd_0_i/hls_inst/inst/grp_execute_fu_148/I_calc_U0/grp_getTotalCurrent_fu_363/GapJunctionIP_dmul_64ns_64ns_64_9_max_dsp_1_U200/GapJunctionIP_ap_dmul_7_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_execute_fu_148/acc_U0/GapJunctionIP_mul_27ns_27ns_54_7_1_U168/GapJunctionIP_mul_27ns_27ns_54_7_1_MulnS_1_U/buff4_reg[0]_srl3/CLK



