# colabs
Collection of Colabs example to teach Digital Logic and Computer Architecture

**important**: Please verify if the configuration is:
```
!pip install git+https://github.com/lesc-ufv/cad4u
!git clone https://github.com/lesc-ufv/cad4u
%load_ext plugin
```
# Generic Examples

[Cad4U Paper](https://github.com/lesc-ufv/cad4u): 

```@inproceedings{canesche2021cad4u,
  title={Google Colab CAD4U: Hands-on Cloud Laboratories for Digital Design},
  author={Canesche, Michael and Braganca, Lucas and Neto, Omar Paranaiba Vilela and Nacif, Jose A and Ferreira, Ricardo},
  booktitle={2021 IEEE International Symposium on Circuits and Systems (ISCAS)},
  pages={1--5},
  year={2021},
  organization={IEEE}
}
```
: [Logic Synthesis, Verilog, MIPS pipeline in Verilog, GPU and CUDA, Valgrind and Gem5.](https://github.com/lesc-ufv/cad4u)


# Logic Design in Verilog

[Introduction to Digital Logic and Verilog (in portuguese)](https://github.com/arduinoufv/inf150/tree/master/Colab): 

    * Sistemas de Numera√ßao: binario, Hexa, Complemento de 2, Portas Logicas, Tabela Verdade
    * Soma de Produtos, Bitslice: Somador, Subtractor, Multiplicador, ALU, Raiz Quadrada
    * Mapas de Karnaugh, Minimizacao com Expresso e desenhos com Graphviz, Bitslice X + 3,X * 3, 
    * Comparador, Decodificadores, Multiplexadores, Priority Encoder
    * Latch, FlipFlop, Contadores e Shift, Memorias e Circuitos com memorias


# Sequential Circuits

* [Grey Counter and Hamming Distance (portuguese)](https://colab.research.google.com/drive/1YPDXCiWPsfIa5uy3HP0gcc5-54Yi8poW?usp=sharing)
* [FlipFlops and Counter](https://colab.research.google.com/drive/1uZB5pL3PlbXLcxRd33Uca1VDc2gzjj6N?usp=sharing)
* [Lab memories, fliflops and counters](https://colab.research.google.com/drive/1tVu9J9vlqq4URAM-mR84AsztjhefAyTl?usp=sharing)


# RISC Processors

[MIPS and a RISCV 5 stage Pipeline including hazard, forwarding, Branch at 4th stage](https://colab.research.google.com/drive/1NRlZX5zGLqqcUpvnzqY3r-bMt_iARnMU?usp=sharing)



