#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 12 03:17:50 2020
# Process ID: 22625
# Current directory: /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1
# Command line: vivado -log ultra96v2_oob_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ultra96v2_oob_wrapper.tcl -notrace
# Log file: /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1/ultra96v2_oob_wrapper.vdi
# Journal file: /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ultra96v2_oob_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sho/work/vivado/avnet/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top ultra96v2_oob_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_PWM_w_Int_0_0/ultra96v2_oob_PWM_w_Int_0_0.dcp' for cell 'ultra96v2_oob_i/PWM_w_Int_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_PWM_w_Int_1_0/ultra96v2_oob_PWM_w_Int_1_0.dcp' for cell 'ultra96v2_oob_i/PWM_w_Int_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0.dcp' for cell 'ultra96v2_oob_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0.dcp' for cell 'ultra96v2_oob_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0.dcp' for cell 'ultra96v2_oob_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0.dcp' for cell 'ultra96v2_oob_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0.dcp' for cell 'ultra96v2_oob_i/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0.dcp' for cell 'ultra96v2_oob_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0.dcp' for cell 'ultra96v2_oob_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_zynq_ultra_ps_e_0_0/ultra96v2_oob_zynq_ultra_ps_e_0_0.dcp' for cell 'ultra96v2_oob_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_xbar_0/ultra96v2_oob_xbar_0.dcp' for cell 'ultra96v2_oob_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_auto_ds_0/ultra96v2_oob_auto_ds_0.dcp' for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_auto_pc_0/ultra96v2_oob_auto_pc_0.dcp' for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_zynq_ultra_ps_e_0_0/ultra96v2_oob_zynq_ultra_ps_e_0_0.xdc] for cell 'ultra96v2_oob_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_zynq_ultra_ps_e_0_0/ultra96v2_oob_zynq_ultra_ps_e_0_0.xdc] for cell 'ultra96v2_oob_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0_board.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0_board.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_0/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_0_0/ultra96v2_oob_axi_uart16550_0_0.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_0/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0_board.xdc] for cell 'ultra96v2_oob_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0_board.xdc] for cell 'ultra96v2_oob_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0.xdc] for cell 'ultra96v2_oob_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_rst_ps8_0_100M_0/ultra96v2_oob_rst_ps8_0_100M_0.xdc] for cell 'ultra96v2_oob_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0_board.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0_board.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_1/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_uart16550_1_0/ultra96v2_oob_axi_uart16550_1_0.xdc] for cell 'ultra96v2_oob_i/axi_uart16550_1/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0_board.xdc] for cell 'ultra96v2_oob_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0_board.xdc] for cell 'ultra96v2_oob_i/axi_gpio_0/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0.xdc] for cell 'ultra96v2_oob_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_0_0/ultra96v2_oob_axi_gpio_0_0.xdc] for cell 'ultra96v2_oob_i/axi_gpio_0/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0_board.xdc] for cell 'ultra96v2_oob_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0_board.xdc] for cell 'ultra96v2_oob_i/axi_gpio_1/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0.xdc] for cell 'ultra96v2_oob_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_1_0/ultra96v2_oob_axi_gpio_1_0.xdc] for cell 'ultra96v2_oob_i/axi_gpio_1/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0_board.xdc] for cell 'ultra96v2_oob_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0_board.xdc] for cell 'ultra96v2_oob_i/axi_gpio_2/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0.xdc] for cell 'ultra96v2_oob_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_axi_gpio_2_0/ultra96v2_oob_axi_gpio_2_0.xdc] for cell 'ultra96v2_oob_i/axi_gpio_2/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0_board.xdc] for cell 'ultra96v2_oob_i/system_management_wiz_0/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0_board.xdc] for cell 'ultra96v2_oob_i/system_management_wiz_0/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0.xdc] for cell 'ultra96v2_oob_i/system_management_wiz_0/U0'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_system_management_wiz_0_0/ultra96v2_oob_system_management_wiz_0_0.xdc] for cell 'ultra96v2_oob_i/system_management_wiz_0/U0'
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/constrs_1/imports/ultra96v2_oob/ultra96v2_oob.xdc]
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/constrs_1/imports/ultra96v2_oob/ultra96v2_oob.xdc]
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ultra96v2_oob.xdc]
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ultra96v2_oob.xdc]
Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_auto_ds_0/ultra96v2_oob_auto_ds_0_clocks.xdc] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.srcs/sources_1/bd/ultra96v2_oob/ip/ultra96v2_oob_auto_ds_0/ultra96v2_oob_auto_ds_0_clocks.xdc] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2403.000 ; gain = 76.031 ; free physical = 6511 ; free virtual = 12173
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6514 ; free virtual = 12176
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2667.129 ; gain = 1303.406 ; free physical = 6514 ; free virtual = 12176
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6497 ; free virtual = 12159

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ffe69edd

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6479 ; free virtual = 12142

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 821 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fb58f9fa

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6420 ; free virtual = 12083
INFO: [Opt 31-389] Phase Retarget created 93 cells and removed 397 cells
INFO: [Opt 31-1021] In phase Retarget, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: f4aeafde

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6420 ; free virtual = 12083
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Constant propagation, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: c778d3e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6422 ; free virtual = 12085
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 200 cells
INFO: [Opt 31-1021] In phase Sweep, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c778d3e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6422 ; free virtual = 12085
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15e6234f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b8357f58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              93  |             397  |                                             22  |
|  Constant propagation         |               6  |              40  |                                             18  |
|  Sweep                        |               2  |             200  |                                             83  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084
Ending Logic Optimization Task | Checksum: 166833330

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6422 ; free virtual = 12085

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 166833330

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 166833330

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084
Ending Netlist Obfuscation Task | Checksum: 166833330

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6421 ; free virtual = 12084
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6415 ; free virtual = 12082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6416 ; free virtual = 12083
INFO: [Common 17-1381] The checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1/ultra96v2_oob_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra96v2_oob_wrapper_drc_opted.rpt -pb ultra96v2_oob_wrapper_drc_opted.pb -rpx ultra96v2_oob_wrapper_drc_opted.rpx
Command: report_drc -file ultra96v2_oob_wrapper_drc_opted.rpt -pb ultra96v2_oob_wrapper_drc_opted.pb -rpx ultra96v2_oob_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1/ultra96v2_oob_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6399 ; free virtual = 12064
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f7e29b5b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6399 ; free virtual = 12064
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2667.129 ; gain = 0.000 ; free physical = 6399 ; free virtual = 12064

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1754d768c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 3729.789 ; gain = 1062.660 ; free physical = 5508 ; free virtual = 11173

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23961ff66

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5481 ; free virtual = 11146

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23961ff66

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5481 ; free virtual = 11146
Phase 1 Placer Initialization | Checksum: 23961ff66

Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5481 ; free virtual = 11146

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d1a1d202

Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5453 ; free virtual = 11118

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3768.832 ; gain = 0.000 ; free physical = 5444 ; free virtual = 11109

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e8b61b01

Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5444 ; free virtual = 11109
Phase 2 Global Placement | Checksum: 269c42b94

Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5446 ; free virtual = 11111

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 269c42b94

Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5446 ; free virtual = 11111

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e5e26b96

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5445 ; free virtual = 11110

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a58d0ff7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5445 ; free virtual = 11110

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 19850aac5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5443 ; free virtual = 11108

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1b9064273

Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5442 ; free virtual = 11107

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1a092c70d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5437 ; free virtual = 11102

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 18257489d

Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5441 ; free virtual = 11106

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16a4045b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5441 ; free virtual = 11106

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: c82be007

Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5441 ; free virtual = 11106
Phase 3 Detail Placement | Checksum: c82be007

Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5441 ; free virtual = 11106

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1043ebfef

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1043ebfef

Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5442 ; free virtual = 11107
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.977. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 114d65164

Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5442 ; free virtual = 11107
Phase 4.1 Post Commit Optimization | Checksum: 114d65164

Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5442 ; free virtual = 11107

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 114d65164

Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5442 ; free virtual = 11107
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3768.832 ; gain = 0.000 ; free physical = 5435 ; free virtual = 11100

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 158716a56

Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5435 ; free virtual = 11100

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3768.832 ; gain = 0.000 ; free physical = 5435 ; free virtual = 11100
Phase 4.4 Final Placement Cleanup | Checksum: 13d82b6e3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5435 ; free virtual = 11100
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13d82b6e3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5435 ; free virtual = 11100
Ending Placer Task | Checksum: 1060b423e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5454 ; free virtual = 11119
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 3768.832 ; gain = 1101.703 ; free physical = 5454 ; free virtual = 11119
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3768.832 ; gain = 0.000 ; free physical = 5454 ; free virtual = 11119
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3768.832 ; gain = 0.000 ; free physical = 5450 ; free virtual = 11118
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3768.832 ; gain = 0.000 ; free physical = 5443 ; free virtual = 11118
INFO: [Common 17-1381] The checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1/ultra96v2_oob_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ultra96v2_oob_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3768.832 ; gain = 0.000 ; free physical = 5438 ; free virtual = 11106
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_oob_wrapper_utilization_placed.rpt -pb ultra96v2_oob_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ultra96v2_oob_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3768.832 ; gain = 0.000 ; free physical = 5444 ; free virtual = 11112
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1e68ddc2 ConstDB: 0 ShapeSum: a4074b8a RouteDB: 439b18f2

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b81ff952

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.836 ; gain = 0.000 ; free physical = 5291 ; free virtual = 10959
Post Restoration Checksum: NetGraph: 45ce9d5e NumContArr: dbb912eb Constraints: 30a8034 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12492307d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.836 ; gain = 0.000 ; free physical = 5264 ; free virtual = 10932

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12492307d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.836 ; gain = 0.000 ; free physical = 5225 ; free virtual = 10893

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12492307d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3769.836 ; gain = 0.000 ; free physical = 5225 ; free virtual = 10893

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: fecc22c2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5208 ; free virtual = 10877

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1b6515337

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5217 ; free virtual = 10885
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.107  | TNS=0.000  | WHS=-0.019 | THS=-1.489 |

Phase 2 Router Initialization | Checksum: 16e8eea21

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5215 ; free virtual = 10884

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f936ca5b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5215 ; free virtual = 10883

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1139
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.950  | TNS=0.000  | WHS=-0.007 | THS=-0.007 |

Phase 4.1 Global Iteration 0 | Checksum: 2389bc510

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5210 ; free virtual = 10878

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1bfb7529f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5210 ; free virtual = 10878
Phase 4 Rip-up And Reroute | Checksum: 1bfb7529f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5210 ; free virtual = 10878

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d10edffc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5212 ; free virtual = 10880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.950  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1d10edffc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5212 ; free virtual = 10880

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d10edffc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5212 ; free virtual = 10880
Phase 5 Delay and Skew Optimization | Checksum: 1d10edffc

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5212 ; free virtual = 10880

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1be4ee3b8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5210 ; free virtual = 10879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.950  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2058cf949

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5210 ; free virtual = 10879
Phase 6 Post Hold Fix | Checksum: 2058cf949

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5210 ; free virtual = 10879

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.962192 %
  Global Horizontal Routing Utilization  = 0.909919 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fef9e4d7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5210 ; free virtual = 10878

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fef9e4d7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5209 ; free virtual = 10877

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fef9e4d7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5209 ; free virtual = 10877

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.950  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fef9e4d7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5210 ; free virtual = 10878
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3776.938 ; gain = 7.102 ; free physical = 5261 ; free virtual = 10930

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3776.938 ; gain = 8.105 ; free physical = 5261 ; free virtual = 10930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3776.938 ; gain = 0.000 ; free physical = 5261 ; free virtual = 10930
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3776.938 ; gain = 0.000 ; free physical = 5257 ; free virtual = 10927
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3776.938 ; gain = 0.000 ; free physical = 5245 ; free virtual = 10926
INFO: [Common 17-1381] The checkpoint '/home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1/ultra96v2_oob_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra96v2_oob_wrapper_drc_routed.rpt -pb ultra96v2_oob_wrapper_drc_routed.pb -rpx ultra96v2_oob_wrapper_drc_routed.rpx
Command: report_drc -file ultra96v2_oob_wrapper_drc_routed.rpt -pb ultra96v2_oob_wrapper_drc_routed.pb -rpx ultra96v2_oob_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1/ultra96v2_oob_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ultra96v2_oob_wrapper_methodology_drc_routed.rpt -pb ultra96v2_oob_wrapper_methodology_drc_routed.pb -rpx ultra96v2_oob_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ultra96v2_oob_wrapper_methodology_drc_routed.rpt -pb ultra96v2_oob_wrapper_methodology_drc_routed.pb -rpx ultra96v2_oob_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/impl_1/ultra96v2_oob_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ultra96v2_oob_wrapper_power_routed.rpt -pb ultra96v2_oob_wrapper_power_summary_routed.pb -rpx ultra96v2_oob_wrapper_power_routed.rpx
Command: report_power -file ultra96v2_oob_wrapper_power_routed.rpt -pb ultra96v2_oob_wrapper_power_summary_routed.pb -rpx ultra96v2_oob_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ultra96v2_oob_wrapper_route_status.rpt -pb ultra96v2_oob_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ultra96v2_oob_wrapper_timing_summary_routed.rpt -pb ultra96v2_oob_wrapper_timing_summary_routed.pb -rpx ultra96v2_oob_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ultra96v2_oob_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ultra96v2_oob_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ultra96v2_oob_wrapper_bus_skew_routed.rpt -pb ultra96v2_oob_wrapper_bus_skew_routed.pb -rpx ultra96v2_oob_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ultra96v2_oob_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ultra96v2_oob_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3867.004 ; gain = 0.000 ; free physical = 5200 ; free virtual = 10882
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 03:20:34 2020...
