
sewing-PID-STM32-program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004484  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004544  08004544  00005544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045c4  080045c4  00006084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080045c4  080045c4  00006084  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080045c4  080045c4  00006084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045c4  080045c4  000055c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045c8  080045c8  000055c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  080045cc  00006000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000088  08004650  00006088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  08004650  00006124  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006499  00000000  00000000  000060ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016ad  00000000  00000000  0000c545  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e8  00000000  00000000  0000dbf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000516  00000000  00000000  0000e2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014991  00000000  00000000  0000e7f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007aaa  00000000  00000000  00023187  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082abe  00000000  00000000  0002ac31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ad6ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a6c  00000000  00000000  000ad734  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000bf  00000000  00000000  000af1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000088 	.word	0x20000088
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800452c 	.word	0x0800452c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000008c 	.word	0x2000008c
 8000104:	0800452c 	.word	0x0800452c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	0010      	movs	r0, r2
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	0019      	movs	r1, r3
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f000 fff5 	bl	8001220 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 ff39 	bl	80010b8 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 ffe7 	bl	8001220 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 ffdd 	bl	8001220 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 ff63 	bl	8001140 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			@ (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 ff59 	bl	8001140 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			@ (mov r8, r8)

0800029c <__aeabi_f2uiz>:
 800029c:	219e      	movs	r1, #158	@ 0x9e
 800029e:	b510      	push	{r4, lr}
 80002a0:	05c9      	lsls	r1, r1, #23
 80002a2:	1c04      	adds	r4, r0, #0
 80002a4:	f001 fd52 	bl	8001d4c <__aeabi_fcmpge>
 80002a8:	2800      	cmp	r0, #0
 80002aa:	d103      	bne.n	80002b4 <__aeabi_f2uiz+0x18>
 80002ac:	1c20      	adds	r0, r4, #0
 80002ae:	f000 fbcb 	bl	8000a48 <__aeabi_f2iz>
 80002b2:	bd10      	pop	{r4, pc}
 80002b4:	219e      	movs	r1, #158	@ 0x9e
 80002b6:	1c20      	adds	r0, r4, #0
 80002b8:	05c9      	lsls	r1, r1, #23
 80002ba:	f000 f961 	bl	8000580 <__aeabi_fsub>
 80002be:	f000 fbc3 	bl	8000a48 <__aeabi_f2iz>
 80002c2:	2380      	movs	r3, #128	@ 0x80
 80002c4:	061b      	lsls	r3, r3, #24
 80002c6:	469c      	mov	ip, r3
 80002c8:	4460      	add	r0, ip
 80002ca:	e7f2      	b.n	80002b2 <__aeabi_f2uiz+0x16>

080002cc <__aeabi_fmul>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	464f      	mov	r7, r9
 80002d0:	4646      	mov	r6, r8
 80002d2:	46d6      	mov	lr, sl
 80002d4:	0044      	lsls	r4, r0, #1
 80002d6:	b5c0      	push	{r6, r7, lr}
 80002d8:	0246      	lsls	r6, r0, #9
 80002da:	1c0f      	adds	r7, r1, #0
 80002dc:	0a76      	lsrs	r6, r6, #9
 80002de:	0e24      	lsrs	r4, r4, #24
 80002e0:	0fc5      	lsrs	r5, r0, #31
 80002e2:	2c00      	cmp	r4, #0
 80002e4:	d100      	bne.n	80002e8 <__aeabi_fmul+0x1c>
 80002e6:	e0da      	b.n	800049e <__aeabi_fmul+0x1d2>
 80002e8:	2cff      	cmp	r4, #255	@ 0xff
 80002ea:	d074      	beq.n	80003d6 <__aeabi_fmul+0x10a>
 80002ec:	2380      	movs	r3, #128	@ 0x80
 80002ee:	00f6      	lsls	r6, r6, #3
 80002f0:	04db      	lsls	r3, r3, #19
 80002f2:	431e      	orrs	r6, r3
 80002f4:	2300      	movs	r3, #0
 80002f6:	4699      	mov	r9, r3
 80002f8:	469a      	mov	sl, r3
 80002fa:	3c7f      	subs	r4, #127	@ 0x7f
 80002fc:	027b      	lsls	r3, r7, #9
 80002fe:	0a5b      	lsrs	r3, r3, #9
 8000300:	4698      	mov	r8, r3
 8000302:	007b      	lsls	r3, r7, #1
 8000304:	0e1b      	lsrs	r3, r3, #24
 8000306:	0fff      	lsrs	r7, r7, #31
 8000308:	2b00      	cmp	r3, #0
 800030a:	d074      	beq.n	80003f6 <__aeabi_fmul+0x12a>
 800030c:	2bff      	cmp	r3, #255	@ 0xff
 800030e:	d100      	bne.n	8000312 <__aeabi_fmul+0x46>
 8000310:	e08e      	b.n	8000430 <__aeabi_fmul+0x164>
 8000312:	4642      	mov	r2, r8
 8000314:	2180      	movs	r1, #128	@ 0x80
 8000316:	00d2      	lsls	r2, r2, #3
 8000318:	04c9      	lsls	r1, r1, #19
 800031a:	4311      	orrs	r1, r2
 800031c:	3b7f      	subs	r3, #127	@ 0x7f
 800031e:	002a      	movs	r2, r5
 8000320:	18e4      	adds	r4, r4, r3
 8000322:	464b      	mov	r3, r9
 8000324:	407a      	eors	r2, r7
 8000326:	4688      	mov	r8, r1
 8000328:	b2d2      	uxtb	r2, r2
 800032a:	2b0a      	cmp	r3, #10
 800032c:	dc75      	bgt.n	800041a <__aeabi_fmul+0x14e>
 800032e:	464b      	mov	r3, r9
 8000330:	2000      	movs	r0, #0
 8000332:	2b02      	cmp	r3, #2
 8000334:	dd0f      	ble.n	8000356 <__aeabi_fmul+0x8a>
 8000336:	4649      	mov	r1, r9
 8000338:	2301      	movs	r3, #1
 800033a:	408b      	lsls	r3, r1
 800033c:	21a6      	movs	r1, #166	@ 0xa6
 800033e:	00c9      	lsls	r1, r1, #3
 8000340:	420b      	tst	r3, r1
 8000342:	d169      	bne.n	8000418 <__aeabi_fmul+0x14c>
 8000344:	2190      	movs	r1, #144	@ 0x90
 8000346:	0089      	lsls	r1, r1, #2
 8000348:	420b      	tst	r3, r1
 800034a:	d000      	beq.n	800034e <__aeabi_fmul+0x82>
 800034c:	e100      	b.n	8000550 <__aeabi_fmul+0x284>
 800034e:	2188      	movs	r1, #136	@ 0x88
 8000350:	4219      	tst	r1, r3
 8000352:	d000      	beq.n	8000356 <__aeabi_fmul+0x8a>
 8000354:	e0f5      	b.n	8000542 <__aeabi_fmul+0x276>
 8000356:	4641      	mov	r1, r8
 8000358:	0409      	lsls	r1, r1, #16
 800035a:	0c09      	lsrs	r1, r1, #16
 800035c:	4643      	mov	r3, r8
 800035e:	0008      	movs	r0, r1
 8000360:	0c35      	lsrs	r5, r6, #16
 8000362:	0436      	lsls	r6, r6, #16
 8000364:	0c1b      	lsrs	r3, r3, #16
 8000366:	0c36      	lsrs	r6, r6, #16
 8000368:	4370      	muls	r0, r6
 800036a:	4369      	muls	r1, r5
 800036c:	435e      	muls	r6, r3
 800036e:	435d      	muls	r5, r3
 8000370:	1876      	adds	r6, r6, r1
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	199b      	adds	r3, r3, r6
 8000376:	4299      	cmp	r1, r3
 8000378:	d903      	bls.n	8000382 <__aeabi_fmul+0xb6>
 800037a:	2180      	movs	r1, #128	@ 0x80
 800037c:	0249      	lsls	r1, r1, #9
 800037e:	468c      	mov	ip, r1
 8000380:	4465      	add	r5, ip
 8000382:	0400      	lsls	r0, r0, #16
 8000384:	0419      	lsls	r1, r3, #16
 8000386:	0c00      	lsrs	r0, r0, #16
 8000388:	1809      	adds	r1, r1, r0
 800038a:	018e      	lsls	r6, r1, #6
 800038c:	1e70      	subs	r0, r6, #1
 800038e:	4186      	sbcs	r6, r0
 8000390:	0c1b      	lsrs	r3, r3, #16
 8000392:	0e89      	lsrs	r1, r1, #26
 8000394:	195b      	adds	r3, r3, r5
 8000396:	430e      	orrs	r6, r1
 8000398:	019b      	lsls	r3, r3, #6
 800039a:	431e      	orrs	r6, r3
 800039c:	011b      	lsls	r3, r3, #4
 800039e:	d46c      	bmi.n	800047a <__aeabi_fmul+0x1ae>
 80003a0:	0023      	movs	r3, r4
 80003a2:	337f      	adds	r3, #127	@ 0x7f
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	dc00      	bgt.n	80003aa <__aeabi_fmul+0xde>
 80003a8:	e0b1      	b.n	800050e <__aeabi_fmul+0x242>
 80003aa:	0015      	movs	r5, r2
 80003ac:	0771      	lsls	r1, r6, #29
 80003ae:	d00b      	beq.n	80003c8 <__aeabi_fmul+0xfc>
 80003b0:	200f      	movs	r0, #15
 80003b2:	0021      	movs	r1, r4
 80003b4:	4030      	ands	r0, r6
 80003b6:	2804      	cmp	r0, #4
 80003b8:	d006      	beq.n	80003c8 <__aeabi_fmul+0xfc>
 80003ba:	3604      	adds	r6, #4
 80003bc:	0132      	lsls	r2, r6, #4
 80003be:	d503      	bpl.n	80003c8 <__aeabi_fmul+0xfc>
 80003c0:	4b6e      	ldr	r3, [pc, #440]	@ (800057c <__aeabi_fmul+0x2b0>)
 80003c2:	401e      	ands	r6, r3
 80003c4:	000b      	movs	r3, r1
 80003c6:	3380      	adds	r3, #128	@ 0x80
 80003c8:	2bfe      	cmp	r3, #254	@ 0xfe
 80003ca:	dd00      	ble.n	80003ce <__aeabi_fmul+0x102>
 80003cc:	e0bd      	b.n	800054a <__aeabi_fmul+0x27e>
 80003ce:	01b2      	lsls	r2, r6, #6
 80003d0:	0a52      	lsrs	r2, r2, #9
 80003d2:	b2db      	uxtb	r3, r3
 80003d4:	e048      	b.n	8000468 <__aeabi_fmul+0x19c>
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d000      	beq.n	80003dc <__aeabi_fmul+0x110>
 80003da:	e092      	b.n	8000502 <__aeabi_fmul+0x236>
 80003dc:	2308      	movs	r3, #8
 80003de:	4699      	mov	r9, r3
 80003e0:	3b06      	subs	r3, #6
 80003e2:	469a      	mov	sl, r3
 80003e4:	027b      	lsls	r3, r7, #9
 80003e6:	0a5b      	lsrs	r3, r3, #9
 80003e8:	4698      	mov	r8, r3
 80003ea:	007b      	lsls	r3, r7, #1
 80003ec:	24ff      	movs	r4, #255	@ 0xff
 80003ee:	0e1b      	lsrs	r3, r3, #24
 80003f0:	0fff      	lsrs	r7, r7, #31
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d18a      	bne.n	800030c <__aeabi_fmul+0x40>
 80003f6:	4642      	mov	r2, r8
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d164      	bne.n	80004c6 <__aeabi_fmul+0x1fa>
 80003fc:	4649      	mov	r1, r9
 80003fe:	3201      	adds	r2, #1
 8000400:	4311      	orrs	r1, r2
 8000402:	4689      	mov	r9, r1
 8000404:	290a      	cmp	r1, #10
 8000406:	dc08      	bgt.n	800041a <__aeabi_fmul+0x14e>
 8000408:	407d      	eors	r5, r7
 800040a:	2001      	movs	r0, #1
 800040c:	b2ea      	uxtb	r2, r5
 800040e:	2902      	cmp	r1, #2
 8000410:	dc91      	bgt.n	8000336 <__aeabi_fmul+0x6a>
 8000412:	0015      	movs	r5, r2
 8000414:	2200      	movs	r2, #0
 8000416:	e027      	b.n	8000468 <__aeabi_fmul+0x19c>
 8000418:	0015      	movs	r5, r2
 800041a:	4653      	mov	r3, sl
 800041c:	2b02      	cmp	r3, #2
 800041e:	d100      	bne.n	8000422 <__aeabi_fmul+0x156>
 8000420:	e093      	b.n	800054a <__aeabi_fmul+0x27e>
 8000422:	2b03      	cmp	r3, #3
 8000424:	d01a      	beq.n	800045c <__aeabi_fmul+0x190>
 8000426:	2b01      	cmp	r3, #1
 8000428:	d12c      	bne.n	8000484 <__aeabi_fmul+0x1b8>
 800042a:	2300      	movs	r3, #0
 800042c:	2200      	movs	r2, #0
 800042e:	e01b      	b.n	8000468 <__aeabi_fmul+0x19c>
 8000430:	4643      	mov	r3, r8
 8000432:	34ff      	adds	r4, #255	@ 0xff
 8000434:	2b00      	cmp	r3, #0
 8000436:	d055      	beq.n	80004e4 <__aeabi_fmul+0x218>
 8000438:	2103      	movs	r1, #3
 800043a:	464b      	mov	r3, r9
 800043c:	430b      	orrs	r3, r1
 800043e:	0019      	movs	r1, r3
 8000440:	2b0a      	cmp	r3, #10
 8000442:	dc00      	bgt.n	8000446 <__aeabi_fmul+0x17a>
 8000444:	e092      	b.n	800056c <__aeabi_fmul+0x2a0>
 8000446:	2b0f      	cmp	r3, #15
 8000448:	d000      	beq.n	800044c <__aeabi_fmul+0x180>
 800044a:	e08c      	b.n	8000566 <__aeabi_fmul+0x29a>
 800044c:	2280      	movs	r2, #128	@ 0x80
 800044e:	03d2      	lsls	r2, r2, #15
 8000450:	4216      	tst	r6, r2
 8000452:	d003      	beq.n	800045c <__aeabi_fmul+0x190>
 8000454:	4643      	mov	r3, r8
 8000456:	4213      	tst	r3, r2
 8000458:	d100      	bne.n	800045c <__aeabi_fmul+0x190>
 800045a:	e07d      	b.n	8000558 <__aeabi_fmul+0x28c>
 800045c:	2280      	movs	r2, #128	@ 0x80
 800045e:	03d2      	lsls	r2, r2, #15
 8000460:	4332      	orrs	r2, r6
 8000462:	0252      	lsls	r2, r2, #9
 8000464:	0a52      	lsrs	r2, r2, #9
 8000466:	23ff      	movs	r3, #255	@ 0xff
 8000468:	05d8      	lsls	r0, r3, #23
 800046a:	07ed      	lsls	r5, r5, #31
 800046c:	4310      	orrs	r0, r2
 800046e:	4328      	orrs	r0, r5
 8000470:	bce0      	pop	{r5, r6, r7}
 8000472:	46ba      	mov	sl, r7
 8000474:	46b1      	mov	r9, r6
 8000476:	46a8      	mov	r8, r5
 8000478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800047a:	2301      	movs	r3, #1
 800047c:	0015      	movs	r5, r2
 800047e:	0871      	lsrs	r1, r6, #1
 8000480:	401e      	ands	r6, r3
 8000482:	430e      	orrs	r6, r1
 8000484:	0023      	movs	r3, r4
 8000486:	3380      	adds	r3, #128	@ 0x80
 8000488:	1c61      	adds	r1, r4, #1
 800048a:	2b00      	cmp	r3, #0
 800048c:	dd41      	ble.n	8000512 <__aeabi_fmul+0x246>
 800048e:	0772      	lsls	r2, r6, #29
 8000490:	d094      	beq.n	80003bc <__aeabi_fmul+0xf0>
 8000492:	220f      	movs	r2, #15
 8000494:	4032      	ands	r2, r6
 8000496:	2a04      	cmp	r2, #4
 8000498:	d000      	beq.n	800049c <__aeabi_fmul+0x1d0>
 800049a:	e78e      	b.n	80003ba <__aeabi_fmul+0xee>
 800049c:	e78e      	b.n	80003bc <__aeabi_fmul+0xf0>
 800049e:	2e00      	cmp	r6, #0
 80004a0:	d105      	bne.n	80004ae <__aeabi_fmul+0x1e2>
 80004a2:	2304      	movs	r3, #4
 80004a4:	4699      	mov	r9, r3
 80004a6:	3b03      	subs	r3, #3
 80004a8:	2400      	movs	r4, #0
 80004aa:	469a      	mov	sl, r3
 80004ac:	e726      	b.n	80002fc <__aeabi_fmul+0x30>
 80004ae:	0030      	movs	r0, r6
 80004b0:	f001 fc56 	bl	8001d60 <__clzsi2>
 80004b4:	2476      	movs	r4, #118	@ 0x76
 80004b6:	1f43      	subs	r3, r0, #5
 80004b8:	409e      	lsls	r6, r3
 80004ba:	2300      	movs	r3, #0
 80004bc:	4264      	negs	r4, r4
 80004be:	4699      	mov	r9, r3
 80004c0:	469a      	mov	sl, r3
 80004c2:	1a24      	subs	r4, r4, r0
 80004c4:	e71a      	b.n	80002fc <__aeabi_fmul+0x30>
 80004c6:	4640      	mov	r0, r8
 80004c8:	f001 fc4a 	bl	8001d60 <__clzsi2>
 80004cc:	464b      	mov	r3, r9
 80004ce:	1a24      	subs	r4, r4, r0
 80004d0:	3c76      	subs	r4, #118	@ 0x76
 80004d2:	2b0a      	cmp	r3, #10
 80004d4:	dca1      	bgt.n	800041a <__aeabi_fmul+0x14e>
 80004d6:	4643      	mov	r3, r8
 80004d8:	3805      	subs	r0, #5
 80004da:	4083      	lsls	r3, r0
 80004dc:	407d      	eors	r5, r7
 80004de:	4698      	mov	r8, r3
 80004e0:	b2ea      	uxtb	r2, r5
 80004e2:	e724      	b.n	800032e <__aeabi_fmul+0x62>
 80004e4:	464a      	mov	r2, r9
 80004e6:	3302      	adds	r3, #2
 80004e8:	4313      	orrs	r3, r2
 80004ea:	002a      	movs	r2, r5
 80004ec:	407a      	eors	r2, r7
 80004ee:	b2d2      	uxtb	r2, r2
 80004f0:	2b0a      	cmp	r3, #10
 80004f2:	dc92      	bgt.n	800041a <__aeabi_fmul+0x14e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	0015      	movs	r5, r2
 80004f8:	2900      	cmp	r1, #0
 80004fa:	d026      	beq.n	800054a <__aeabi_fmul+0x27e>
 80004fc:	4699      	mov	r9, r3
 80004fe:	2002      	movs	r0, #2
 8000500:	e719      	b.n	8000336 <__aeabi_fmul+0x6a>
 8000502:	230c      	movs	r3, #12
 8000504:	4699      	mov	r9, r3
 8000506:	3b09      	subs	r3, #9
 8000508:	24ff      	movs	r4, #255	@ 0xff
 800050a:	469a      	mov	sl, r3
 800050c:	e6f6      	b.n	80002fc <__aeabi_fmul+0x30>
 800050e:	0015      	movs	r5, r2
 8000510:	0021      	movs	r1, r4
 8000512:	2201      	movs	r2, #1
 8000514:	1ad3      	subs	r3, r2, r3
 8000516:	2b1b      	cmp	r3, #27
 8000518:	dd00      	ble.n	800051c <__aeabi_fmul+0x250>
 800051a:	e786      	b.n	800042a <__aeabi_fmul+0x15e>
 800051c:	319e      	adds	r1, #158	@ 0x9e
 800051e:	0032      	movs	r2, r6
 8000520:	408e      	lsls	r6, r1
 8000522:	40da      	lsrs	r2, r3
 8000524:	1e73      	subs	r3, r6, #1
 8000526:	419e      	sbcs	r6, r3
 8000528:	4332      	orrs	r2, r6
 800052a:	0753      	lsls	r3, r2, #29
 800052c:	d004      	beq.n	8000538 <__aeabi_fmul+0x26c>
 800052e:	230f      	movs	r3, #15
 8000530:	4013      	ands	r3, r2
 8000532:	2b04      	cmp	r3, #4
 8000534:	d000      	beq.n	8000538 <__aeabi_fmul+0x26c>
 8000536:	3204      	adds	r2, #4
 8000538:	0153      	lsls	r3, r2, #5
 800053a:	d510      	bpl.n	800055e <__aeabi_fmul+0x292>
 800053c:	2301      	movs	r3, #1
 800053e:	2200      	movs	r2, #0
 8000540:	e792      	b.n	8000468 <__aeabi_fmul+0x19c>
 8000542:	003d      	movs	r5, r7
 8000544:	4646      	mov	r6, r8
 8000546:	4682      	mov	sl, r0
 8000548:	e767      	b.n	800041a <__aeabi_fmul+0x14e>
 800054a:	23ff      	movs	r3, #255	@ 0xff
 800054c:	2200      	movs	r2, #0
 800054e:	e78b      	b.n	8000468 <__aeabi_fmul+0x19c>
 8000550:	2280      	movs	r2, #128	@ 0x80
 8000552:	2500      	movs	r5, #0
 8000554:	03d2      	lsls	r2, r2, #15
 8000556:	e786      	b.n	8000466 <__aeabi_fmul+0x19a>
 8000558:	003d      	movs	r5, r7
 800055a:	431a      	orrs	r2, r3
 800055c:	e783      	b.n	8000466 <__aeabi_fmul+0x19a>
 800055e:	0192      	lsls	r2, r2, #6
 8000560:	2300      	movs	r3, #0
 8000562:	0a52      	lsrs	r2, r2, #9
 8000564:	e780      	b.n	8000468 <__aeabi_fmul+0x19c>
 8000566:	003d      	movs	r5, r7
 8000568:	4646      	mov	r6, r8
 800056a:	e777      	b.n	800045c <__aeabi_fmul+0x190>
 800056c:	002a      	movs	r2, r5
 800056e:	2301      	movs	r3, #1
 8000570:	407a      	eors	r2, r7
 8000572:	408b      	lsls	r3, r1
 8000574:	2003      	movs	r0, #3
 8000576:	b2d2      	uxtb	r2, r2
 8000578:	e6e9      	b.n	800034e <__aeabi_fmul+0x82>
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	f7ffffff 	.word	0xf7ffffff

08000580 <__aeabi_fsub>:
 8000580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000582:	4647      	mov	r7, r8
 8000584:	46ce      	mov	lr, r9
 8000586:	0243      	lsls	r3, r0, #9
 8000588:	b580      	push	{r7, lr}
 800058a:	0a5f      	lsrs	r7, r3, #9
 800058c:	099b      	lsrs	r3, r3, #6
 800058e:	0045      	lsls	r5, r0, #1
 8000590:	004a      	lsls	r2, r1, #1
 8000592:	469c      	mov	ip, r3
 8000594:	024b      	lsls	r3, r1, #9
 8000596:	0fc4      	lsrs	r4, r0, #31
 8000598:	0fce      	lsrs	r6, r1, #31
 800059a:	0e2d      	lsrs	r5, r5, #24
 800059c:	0a58      	lsrs	r0, r3, #9
 800059e:	0e12      	lsrs	r2, r2, #24
 80005a0:	0999      	lsrs	r1, r3, #6
 80005a2:	2aff      	cmp	r2, #255	@ 0xff
 80005a4:	d06b      	beq.n	800067e <__aeabi_fsub+0xfe>
 80005a6:	2301      	movs	r3, #1
 80005a8:	405e      	eors	r6, r3
 80005aa:	1aab      	subs	r3, r5, r2
 80005ac:	42b4      	cmp	r4, r6
 80005ae:	d04b      	beq.n	8000648 <__aeabi_fsub+0xc8>
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dc00      	bgt.n	80005b6 <__aeabi_fsub+0x36>
 80005b4:	e0ff      	b.n	80007b6 <__aeabi_fsub+0x236>
 80005b6:	2a00      	cmp	r2, #0
 80005b8:	d100      	bne.n	80005bc <__aeabi_fsub+0x3c>
 80005ba:	e088      	b.n	80006ce <__aeabi_fsub+0x14e>
 80005bc:	2dff      	cmp	r5, #255	@ 0xff
 80005be:	d100      	bne.n	80005c2 <__aeabi_fsub+0x42>
 80005c0:	e0ef      	b.n	80007a2 <__aeabi_fsub+0x222>
 80005c2:	2280      	movs	r2, #128	@ 0x80
 80005c4:	04d2      	lsls	r2, r2, #19
 80005c6:	4311      	orrs	r1, r2
 80005c8:	2001      	movs	r0, #1
 80005ca:	2b1b      	cmp	r3, #27
 80005cc:	dc08      	bgt.n	80005e0 <__aeabi_fsub+0x60>
 80005ce:	0008      	movs	r0, r1
 80005d0:	2220      	movs	r2, #32
 80005d2:	40d8      	lsrs	r0, r3
 80005d4:	1ad3      	subs	r3, r2, r3
 80005d6:	4099      	lsls	r1, r3
 80005d8:	000b      	movs	r3, r1
 80005da:	1e5a      	subs	r2, r3, #1
 80005dc:	4193      	sbcs	r3, r2
 80005de:	4318      	orrs	r0, r3
 80005e0:	4663      	mov	r3, ip
 80005e2:	1a1b      	subs	r3, r3, r0
 80005e4:	469c      	mov	ip, r3
 80005e6:	4663      	mov	r3, ip
 80005e8:	015b      	lsls	r3, r3, #5
 80005ea:	d400      	bmi.n	80005ee <__aeabi_fsub+0x6e>
 80005ec:	e0cd      	b.n	800078a <__aeabi_fsub+0x20a>
 80005ee:	4663      	mov	r3, ip
 80005f0:	019f      	lsls	r7, r3, #6
 80005f2:	09bf      	lsrs	r7, r7, #6
 80005f4:	0038      	movs	r0, r7
 80005f6:	f001 fbb3 	bl	8001d60 <__clzsi2>
 80005fa:	003b      	movs	r3, r7
 80005fc:	3805      	subs	r0, #5
 80005fe:	4083      	lsls	r3, r0
 8000600:	4285      	cmp	r5, r0
 8000602:	dc00      	bgt.n	8000606 <__aeabi_fsub+0x86>
 8000604:	e0a2      	b.n	800074c <__aeabi_fsub+0x1cc>
 8000606:	4ab7      	ldr	r2, [pc, #732]	@ (80008e4 <__aeabi_fsub+0x364>)
 8000608:	1a2d      	subs	r5, r5, r0
 800060a:	401a      	ands	r2, r3
 800060c:	4694      	mov	ip, r2
 800060e:	075a      	lsls	r2, r3, #29
 8000610:	d100      	bne.n	8000614 <__aeabi_fsub+0x94>
 8000612:	e0c3      	b.n	800079c <__aeabi_fsub+0x21c>
 8000614:	220f      	movs	r2, #15
 8000616:	4013      	ands	r3, r2
 8000618:	2b04      	cmp	r3, #4
 800061a:	d100      	bne.n	800061e <__aeabi_fsub+0x9e>
 800061c:	e0be      	b.n	800079c <__aeabi_fsub+0x21c>
 800061e:	2304      	movs	r3, #4
 8000620:	4698      	mov	r8, r3
 8000622:	44c4      	add	ip, r8
 8000624:	4663      	mov	r3, ip
 8000626:	015b      	lsls	r3, r3, #5
 8000628:	d400      	bmi.n	800062c <__aeabi_fsub+0xac>
 800062a:	e0b7      	b.n	800079c <__aeabi_fsub+0x21c>
 800062c:	1c68      	adds	r0, r5, #1
 800062e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000630:	d000      	beq.n	8000634 <__aeabi_fsub+0xb4>
 8000632:	e0a5      	b.n	8000780 <__aeabi_fsub+0x200>
 8000634:	20ff      	movs	r0, #255	@ 0xff
 8000636:	2200      	movs	r2, #0
 8000638:	05c0      	lsls	r0, r0, #23
 800063a:	4310      	orrs	r0, r2
 800063c:	07e4      	lsls	r4, r4, #31
 800063e:	4320      	orrs	r0, r4
 8000640:	bcc0      	pop	{r6, r7}
 8000642:	46b9      	mov	r9, r7
 8000644:	46b0      	mov	r8, r6
 8000646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000648:	2b00      	cmp	r3, #0
 800064a:	dc00      	bgt.n	800064e <__aeabi_fsub+0xce>
 800064c:	e1eb      	b.n	8000a26 <__aeabi_fsub+0x4a6>
 800064e:	2a00      	cmp	r2, #0
 8000650:	d046      	beq.n	80006e0 <__aeabi_fsub+0x160>
 8000652:	2dff      	cmp	r5, #255	@ 0xff
 8000654:	d100      	bne.n	8000658 <__aeabi_fsub+0xd8>
 8000656:	e0a4      	b.n	80007a2 <__aeabi_fsub+0x222>
 8000658:	2280      	movs	r2, #128	@ 0x80
 800065a:	04d2      	lsls	r2, r2, #19
 800065c:	4311      	orrs	r1, r2
 800065e:	2b1b      	cmp	r3, #27
 8000660:	dc00      	bgt.n	8000664 <__aeabi_fsub+0xe4>
 8000662:	e0fb      	b.n	800085c <__aeabi_fsub+0x2dc>
 8000664:	2305      	movs	r3, #5
 8000666:	4698      	mov	r8, r3
 8000668:	002b      	movs	r3, r5
 800066a:	44c4      	add	ip, r8
 800066c:	4662      	mov	r2, ip
 800066e:	08d7      	lsrs	r7, r2, #3
 8000670:	2bff      	cmp	r3, #255	@ 0xff
 8000672:	d100      	bne.n	8000676 <__aeabi_fsub+0xf6>
 8000674:	e095      	b.n	80007a2 <__aeabi_fsub+0x222>
 8000676:	027a      	lsls	r2, r7, #9
 8000678:	0a52      	lsrs	r2, r2, #9
 800067a:	b2d8      	uxtb	r0, r3
 800067c:	e7dc      	b.n	8000638 <__aeabi_fsub+0xb8>
 800067e:	002b      	movs	r3, r5
 8000680:	3bff      	subs	r3, #255	@ 0xff
 8000682:	4699      	mov	r9, r3
 8000684:	2900      	cmp	r1, #0
 8000686:	d118      	bne.n	80006ba <__aeabi_fsub+0x13a>
 8000688:	2301      	movs	r3, #1
 800068a:	405e      	eors	r6, r3
 800068c:	42b4      	cmp	r4, r6
 800068e:	d100      	bne.n	8000692 <__aeabi_fsub+0x112>
 8000690:	e0ca      	b.n	8000828 <__aeabi_fsub+0x2a8>
 8000692:	464b      	mov	r3, r9
 8000694:	2b00      	cmp	r3, #0
 8000696:	d02d      	beq.n	80006f4 <__aeabi_fsub+0x174>
 8000698:	2d00      	cmp	r5, #0
 800069a:	d000      	beq.n	800069e <__aeabi_fsub+0x11e>
 800069c:	e13c      	b.n	8000918 <__aeabi_fsub+0x398>
 800069e:	23ff      	movs	r3, #255	@ 0xff
 80006a0:	4664      	mov	r4, ip
 80006a2:	2c00      	cmp	r4, #0
 80006a4:	d100      	bne.n	80006a8 <__aeabi_fsub+0x128>
 80006a6:	e15f      	b.n	8000968 <__aeabi_fsub+0x3e8>
 80006a8:	1e5d      	subs	r5, r3, #1
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d100      	bne.n	80006b0 <__aeabi_fsub+0x130>
 80006ae:	e174      	b.n	800099a <__aeabi_fsub+0x41a>
 80006b0:	0034      	movs	r4, r6
 80006b2:	2bff      	cmp	r3, #255	@ 0xff
 80006b4:	d074      	beq.n	80007a0 <__aeabi_fsub+0x220>
 80006b6:	002b      	movs	r3, r5
 80006b8:	e103      	b.n	80008c2 <__aeabi_fsub+0x342>
 80006ba:	42b4      	cmp	r4, r6
 80006bc:	d100      	bne.n	80006c0 <__aeabi_fsub+0x140>
 80006be:	e09c      	b.n	80007fa <__aeabi_fsub+0x27a>
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d017      	beq.n	80006f4 <__aeabi_fsub+0x174>
 80006c4:	2d00      	cmp	r5, #0
 80006c6:	d0ea      	beq.n	800069e <__aeabi_fsub+0x11e>
 80006c8:	0007      	movs	r7, r0
 80006ca:	0034      	movs	r4, r6
 80006cc:	e06c      	b.n	80007a8 <__aeabi_fsub+0x228>
 80006ce:	2900      	cmp	r1, #0
 80006d0:	d0cc      	beq.n	800066c <__aeabi_fsub+0xec>
 80006d2:	1e5a      	subs	r2, r3, #1
 80006d4:	2b01      	cmp	r3, #1
 80006d6:	d02b      	beq.n	8000730 <__aeabi_fsub+0x1b0>
 80006d8:	2bff      	cmp	r3, #255	@ 0xff
 80006da:	d062      	beq.n	80007a2 <__aeabi_fsub+0x222>
 80006dc:	0013      	movs	r3, r2
 80006de:	e773      	b.n	80005c8 <__aeabi_fsub+0x48>
 80006e0:	2900      	cmp	r1, #0
 80006e2:	d0c3      	beq.n	800066c <__aeabi_fsub+0xec>
 80006e4:	1e5a      	subs	r2, r3, #1
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d100      	bne.n	80006ec <__aeabi_fsub+0x16c>
 80006ea:	e11e      	b.n	800092a <__aeabi_fsub+0x3aa>
 80006ec:	2bff      	cmp	r3, #255	@ 0xff
 80006ee:	d058      	beq.n	80007a2 <__aeabi_fsub+0x222>
 80006f0:	0013      	movs	r3, r2
 80006f2:	e7b4      	b.n	800065e <__aeabi_fsub+0xde>
 80006f4:	22fe      	movs	r2, #254	@ 0xfe
 80006f6:	1c6b      	adds	r3, r5, #1
 80006f8:	421a      	tst	r2, r3
 80006fa:	d10d      	bne.n	8000718 <__aeabi_fsub+0x198>
 80006fc:	2d00      	cmp	r5, #0
 80006fe:	d060      	beq.n	80007c2 <__aeabi_fsub+0x242>
 8000700:	4663      	mov	r3, ip
 8000702:	2b00      	cmp	r3, #0
 8000704:	d000      	beq.n	8000708 <__aeabi_fsub+0x188>
 8000706:	e120      	b.n	800094a <__aeabi_fsub+0x3ca>
 8000708:	2900      	cmp	r1, #0
 800070a:	d000      	beq.n	800070e <__aeabi_fsub+0x18e>
 800070c:	e128      	b.n	8000960 <__aeabi_fsub+0x3e0>
 800070e:	2280      	movs	r2, #128	@ 0x80
 8000710:	2400      	movs	r4, #0
 8000712:	20ff      	movs	r0, #255	@ 0xff
 8000714:	03d2      	lsls	r2, r2, #15
 8000716:	e78f      	b.n	8000638 <__aeabi_fsub+0xb8>
 8000718:	4663      	mov	r3, ip
 800071a:	1a5f      	subs	r7, r3, r1
 800071c:	017b      	lsls	r3, r7, #5
 800071e:	d500      	bpl.n	8000722 <__aeabi_fsub+0x1a2>
 8000720:	e0fe      	b.n	8000920 <__aeabi_fsub+0x3a0>
 8000722:	2f00      	cmp	r7, #0
 8000724:	d000      	beq.n	8000728 <__aeabi_fsub+0x1a8>
 8000726:	e765      	b.n	80005f4 <__aeabi_fsub+0x74>
 8000728:	2400      	movs	r4, #0
 800072a:	2000      	movs	r0, #0
 800072c:	2200      	movs	r2, #0
 800072e:	e783      	b.n	8000638 <__aeabi_fsub+0xb8>
 8000730:	4663      	mov	r3, ip
 8000732:	1a59      	subs	r1, r3, r1
 8000734:	014b      	lsls	r3, r1, #5
 8000736:	d400      	bmi.n	800073a <__aeabi_fsub+0x1ba>
 8000738:	e119      	b.n	800096e <__aeabi_fsub+0x3ee>
 800073a:	018f      	lsls	r7, r1, #6
 800073c:	09bf      	lsrs	r7, r7, #6
 800073e:	0038      	movs	r0, r7
 8000740:	f001 fb0e 	bl	8001d60 <__clzsi2>
 8000744:	003b      	movs	r3, r7
 8000746:	3805      	subs	r0, #5
 8000748:	4083      	lsls	r3, r0
 800074a:	2501      	movs	r5, #1
 800074c:	2220      	movs	r2, #32
 800074e:	1b40      	subs	r0, r0, r5
 8000750:	3001      	adds	r0, #1
 8000752:	1a12      	subs	r2, r2, r0
 8000754:	0019      	movs	r1, r3
 8000756:	4093      	lsls	r3, r2
 8000758:	40c1      	lsrs	r1, r0
 800075a:	1e5a      	subs	r2, r3, #1
 800075c:	4193      	sbcs	r3, r2
 800075e:	4319      	orrs	r1, r3
 8000760:	468c      	mov	ip, r1
 8000762:	1e0b      	subs	r3, r1, #0
 8000764:	d0e1      	beq.n	800072a <__aeabi_fsub+0x1aa>
 8000766:	075b      	lsls	r3, r3, #29
 8000768:	d100      	bne.n	800076c <__aeabi_fsub+0x1ec>
 800076a:	e152      	b.n	8000a12 <__aeabi_fsub+0x492>
 800076c:	230f      	movs	r3, #15
 800076e:	2500      	movs	r5, #0
 8000770:	400b      	ands	r3, r1
 8000772:	2b04      	cmp	r3, #4
 8000774:	d000      	beq.n	8000778 <__aeabi_fsub+0x1f8>
 8000776:	e752      	b.n	800061e <__aeabi_fsub+0x9e>
 8000778:	2001      	movs	r0, #1
 800077a:	014a      	lsls	r2, r1, #5
 800077c:	d400      	bmi.n	8000780 <__aeabi_fsub+0x200>
 800077e:	e092      	b.n	80008a6 <__aeabi_fsub+0x326>
 8000780:	b2c0      	uxtb	r0, r0
 8000782:	4663      	mov	r3, ip
 8000784:	019a      	lsls	r2, r3, #6
 8000786:	0a52      	lsrs	r2, r2, #9
 8000788:	e756      	b.n	8000638 <__aeabi_fsub+0xb8>
 800078a:	4663      	mov	r3, ip
 800078c:	075b      	lsls	r3, r3, #29
 800078e:	d005      	beq.n	800079c <__aeabi_fsub+0x21c>
 8000790:	230f      	movs	r3, #15
 8000792:	4662      	mov	r2, ip
 8000794:	4013      	ands	r3, r2
 8000796:	2b04      	cmp	r3, #4
 8000798:	d000      	beq.n	800079c <__aeabi_fsub+0x21c>
 800079a:	e740      	b.n	800061e <__aeabi_fsub+0x9e>
 800079c:	002b      	movs	r3, r5
 800079e:	e765      	b.n	800066c <__aeabi_fsub+0xec>
 80007a0:	0007      	movs	r7, r0
 80007a2:	2f00      	cmp	r7, #0
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fsub+0x228>
 80007a6:	e745      	b.n	8000634 <__aeabi_fsub+0xb4>
 80007a8:	2280      	movs	r2, #128	@ 0x80
 80007aa:	03d2      	lsls	r2, r2, #15
 80007ac:	433a      	orrs	r2, r7
 80007ae:	0252      	lsls	r2, r2, #9
 80007b0:	20ff      	movs	r0, #255	@ 0xff
 80007b2:	0a52      	lsrs	r2, r2, #9
 80007b4:	e740      	b.n	8000638 <__aeabi_fsub+0xb8>
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d179      	bne.n	80008ae <__aeabi_fsub+0x32e>
 80007ba:	22fe      	movs	r2, #254	@ 0xfe
 80007bc:	1c6b      	adds	r3, r5, #1
 80007be:	421a      	tst	r2, r3
 80007c0:	d1aa      	bne.n	8000718 <__aeabi_fsub+0x198>
 80007c2:	4663      	mov	r3, ip
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d100      	bne.n	80007ca <__aeabi_fsub+0x24a>
 80007c8:	e0f5      	b.n	80009b6 <__aeabi_fsub+0x436>
 80007ca:	2900      	cmp	r1, #0
 80007cc:	d100      	bne.n	80007d0 <__aeabi_fsub+0x250>
 80007ce:	e0d1      	b.n	8000974 <__aeabi_fsub+0x3f4>
 80007d0:	1a5f      	subs	r7, r3, r1
 80007d2:	2380      	movs	r3, #128	@ 0x80
 80007d4:	04db      	lsls	r3, r3, #19
 80007d6:	421f      	tst	r7, r3
 80007d8:	d100      	bne.n	80007dc <__aeabi_fsub+0x25c>
 80007da:	e10e      	b.n	80009fa <__aeabi_fsub+0x47a>
 80007dc:	4662      	mov	r2, ip
 80007de:	2401      	movs	r4, #1
 80007e0:	1a8a      	subs	r2, r1, r2
 80007e2:	4694      	mov	ip, r2
 80007e4:	2000      	movs	r0, #0
 80007e6:	4034      	ands	r4, r6
 80007e8:	2a00      	cmp	r2, #0
 80007ea:	d100      	bne.n	80007ee <__aeabi_fsub+0x26e>
 80007ec:	e724      	b.n	8000638 <__aeabi_fsub+0xb8>
 80007ee:	2001      	movs	r0, #1
 80007f0:	421a      	tst	r2, r3
 80007f2:	d1c6      	bne.n	8000782 <__aeabi_fsub+0x202>
 80007f4:	2300      	movs	r3, #0
 80007f6:	08d7      	lsrs	r7, r2, #3
 80007f8:	e73d      	b.n	8000676 <__aeabi_fsub+0xf6>
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d017      	beq.n	800082e <__aeabi_fsub+0x2ae>
 80007fe:	2d00      	cmp	r5, #0
 8000800:	d000      	beq.n	8000804 <__aeabi_fsub+0x284>
 8000802:	e0af      	b.n	8000964 <__aeabi_fsub+0x3e4>
 8000804:	23ff      	movs	r3, #255	@ 0xff
 8000806:	4665      	mov	r5, ip
 8000808:	2d00      	cmp	r5, #0
 800080a:	d100      	bne.n	800080e <__aeabi_fsub+0x28e>
 800080c:	e0ad      	b.n	800096a <__aeabi_fsub+0x3ea>
 800080e:	1e5e      	subs	r6, r3, #1
 8000810:	2b01      	cmp	r3, #1
 8000812:	d100      	bne.n	8000816 <__aeabi_fsub+0x296>
 8000814:	e089      	b.n	800092a <__aeabi_fsub+0x3aa>
 8000816:	2bff      	cmp	r3, #255	@ 0xff
 8000818:	d0c2      	beq.n	80007a0 <__aeabi_fsub+0x220>
 800081a:	2e1b      	cmp	r6, #27
 800081c:	dc00      	bgt.n	8000820 <__aeabi_fsub+0x2a0>
 800081e:	e0ab      	b.n	8000978 <__aeabi_fsub+0x3f8>
 8000820:	1d4b      	adds	r3, r1, #5
 8000822:	469c      	mov	ip, r3
 8000824:	0013      	movs	r3, r2
 8000826:	e721      	b.n	800066c <__aeabi_fsub+0xec>
 8000828:	464b      	mov	r3, r9
 800082a:	2b00      	cmp	r3, #0
 800082c:	d170      	bne.n	8000910 <__aeabi_fsub+0x390>
 800082e:	22fe      	movs	r2, #254	@ 0xfe
 8000830:	1c6b      	adds	r3, r5, #1
 8000832:	421a      	tst	r2, r3
 8000834:	d15e      	bne.n	80008f4 <__aeabi_fsub+0x374>
 8000836:	2d00      	cmp	r5, #0
 8000838:	d000      	beq.n	800083c <__aeabi_fsub+0x2bc>
 800083a:	e0c3      	b.n	80009c4 <__aeabi_fsub+0x444>
 800083c:	4663      	mov	r3, ip
 800083e:	2b00      	cmp	r3, #0
 8000840:	d100      	bne.n	8000844 <__aeabi_fsub+0x2c4>
 8000842:	e0d0      	b.n	80009e6 <__aeabi_fsub+0x466>
 8000844:	2900      	cmp	r1, #0
 8000846:	d100      	bne.n	800084a <__aeabi_fsub+0x2ca>
 8000848:	e094      	b.n	8000974 <__aeabi_fsub+0x3f4>
 800084a:	000a      	movs	r2, r1
 800084c:	4462      	add	r2, ip
 800084e:	0153      	lsls	r3, r2, #5
 8000850:	d400      	bmi.n	8000854 <__aeabi_fsub+0x2d4>
 8000852:	e0d8      	b.n	8000a06 <__aeabi_fsub+0x486>
 8000854:	0192      	lsls	r2, r2, #6
 8000856:	2001      	movs	r0, #1
 8000858:	0a52      	lsrs	r2, r2, #9
 800085a:	e6ed      	b.n	8000638 <__aeabi_fsub+0xb8>
 800085c:	0008      	movs	r0, r1
 800085e:	2220      	movs	r2, #32
 8000860:	40d8      	lsrs	r0, r3
 8000862:	1ad3      	subs	r3, r2, r3
 8000864:	4099      	lsls	r1, r3
 8000866:	000b      	movs	r3, r1
 8000868:	1e5a      	subs	r2, r3, #1
 800086a:	4193      	sbcs	r3, r2
 800086c:	4303      	orrs	r3, r0
 800086e:	449c      	add	ip, r3
 8000870:	4663      	mov	r3, ip
 8000872:	015b      	lsls	r3, r3, #5
 8000874:	d589      	bpl.n	800078a <__aeabi_fsub+0x20a>
 8000876:	3501      	adds	r5, #1
 8000878:	2dff      	cmp	r5, #255	@ 0xff
 800087a:	d100      	bne.n	800087e <__aeabi_fsub+0x2fe>
 800087c:	e6da      	b.n	8000634 <__aeabi_fsub+0xb4>
 800087e:	4662      	mov	r2, ip
 8000880:	2301      	movs	r3, #1
 8000882:	4919      	ldr	r1, [pc, #100]	@ (80008e8 <__aeabi_fsub+0x368>)
 8000884:	4013      	ands	r3, r2
 8000886:	0852      	lsrs	r2, r2, #1
 8000888:	400a      	ands	r2, r1
 800088a:	431a      	orrs	r2, r3
 800088c:	0013      	movs	r3, r2
 800088e:	4694      	mov	ip, r2
 8000890:	075b      	lsls	r3, r3, #29
 8000892:	d004      	beq.n	800089e <__aeabi_fsub+0x31e>
 8000894:	230f      	movs	r3, #15
 8000896:	4013      	ands	r3, r2
 8000898:	2b04      	cmp	r3, #4
 800089a:	d000      	beq.n	800089e <__aeabi_fsub+0x31e>
 800089c:	e6bf      	b.n	800061e <__aeabi_fsub+0x9e>
 800089e:	4663      	mov	r3, ip
 80008a0:	015b      	lsls	r3, r3, #5
 80008a2:	d500      	bpl.n	80008a6 <__aeabi_fsub+0x326>
 80008a4:	e6c2      	b.n	800062c <__aeabi_fsub+0xac>
 80008a6:	4663      	mov	r3, ip
 80008a8:	08df      	lsrs	r7, r3, #3
 80008aa:	002b      	movs	r3, r5
 80008ac:	e6e3      	b.n	8000676 <__aeabi_fsub+0xf6>
 80008ae:	1b53      	subs	r3, r2, r5
 80008b0:	2d00      	cmp	r5, #0
 80008b2:	d100      	bne.n	80008b6 <__aeabi_fsub+0x336>
 80008b4:	e6f4      	b.n	80006a0 <__aeabi_fsub+0x120>
 80008b6:	2080      	movs	r0, #128	@ 0x80
 80008b8:	4664      	mov	r4, ip
 80008ba:	04c0      	lsls	r0, r0, #19
 80008bc:	4304      	orrs	r4, r0
 80008be:	46a4      	mov	ip, r4
 80008c0:	0034      	movs	r4, r6
 80008c2:	2001      	movs	r0, #1
 80008c4:	2b1b      	cmp	r3, #27
 80008c6:	dc09      	bgt.n	80008dc <__aeabi_fsub+0x35c>
 80008c8:	2520      	movs	r5, #32
 80008ca:	4660      	mov	r0, ip
 80008cc:	40d8      	lsrs	r0, r3
 80008ce:	1aeb      	subs	r3, r5, r3
 80008d0:	4665      	mov	r5, ip
 80008d2:	409d      	lsls	r5, r3
 80008d4:	002b      	movs	r3, r5
 80008d6:	1e5d      	subs	r5, r3, #1
 80008d8:	41ab      	sbcs	r3, r5
 80008da:	4318      	orrs	r0, r3
 80008dc:	1a0b      	subs	r3, r1, r0
 80008de:	469c      	mov	ip, r3
 80008e0:	0015      	movs	r5, r2
 80008e2:	e680      	b.n	80005e6 <__aeabi_fsub+0x66>
 80008e4:	fbffffff 	.word	0xfbffffff
 80008e8:	7dffffff 	.word	0x7dffffff
 80008ec:	22fe      	movs	r2, #254	@ 0xfe
 80008ee:	1c6b      	adds	r3, r5, #1
 80008f0:	4213      	tst	r3, r2
 80008f2:	d0a3      	beq.n	800083c <__aeabi_fsub+0x2bc>
 80008f4:	2bff      	cmp	r3, #255	@ 0xff
 80008f6:	d100      	bne.n	80008fa <__aeabi_fsub+0x37a>
 80008f8:	e69c      	b.n	8000634 <__aeabi_fsub+0xb4>
 80008fa:	4461      	add	r1, ip
 80008fc:	0849      	lsrs	r1, r1, #1
 80008fe:	074a      	lsls	r2, r1, #29
 8000900:	d049      	beq.n	8000996 <__aeabi_fsub+0x416>
 8000902:	220f      	movs	r2, #15
 8000904:	400a      	ands	r2, r1
 8000906:	2a04      	cmp	r2, #4
 8000908:	d045      	beq.n	8000996 <__aeabi_fsub+0x416>
 800090a:	1d0a      	adds	r2, r1, #4
 800090c:	4694      	mov	ip, r2
 800090e:	e6ad      	b.n	800066c <__aeabi_fsub+0xec>
 8000910:	2d00      	cmp	r5, #0
 8000912:	d100      	bne.n	8000916 <__aeabi_fsub+0x396>
 8000914:	e776      	b.n	8000804 <__aeabi_fsub+0x284>
 8000916:	e68d      	b.n	8000634 <__aeabi_fsub+0xb4>
 8000918:	0034      	movs	r4, r6
 800091a:	20ff      	movs	r0, #255	@ 0xff
 800091c:	2200      	movs	r2, #0
 800091e:	e68b      	b.n	8000638 <__aeabi_fsub+0xb8>
 8000920:	4663      	mov	r3, ip
 8000922:	2401      	movs	r4, #1
 8000924:	1acf      	subs	r7, r1, r3
 8000926:	4034      	ands	r4, r6
 8000928:	e664      	b.n	80005f4 <__aeabi_fsub+0x74>
 800092a:	4461      	add	r1, ip
 800092c:	014b      	lsls	r3, r1, #5
 800092e:	d56d      	bpl.n	8000a0c <__aeabi_fsub+0x48c>
 8000930:	0848      	lsrs	r0, r1, #1
 8000932:	4944      	ldr	r1, [pc, #272]	@ (8000a44 <__aeabi_fsub+0x4c4>)
 8000934:	4001      	ands	r1, r0
 8000936:	0743      	lsls	r3, r0, #29
 8000938:	d02c      	beq.n	8000994 <__aeabi_fsub+0x414>
 800093a:	230f      	movs	r3, #15
 800093c:	4003      	ands	r3, r0
 800093e:	2b04      	cmp	r3, #4
 8000940:	d028      	beq.n	8000994 <__aeabi_fsub+0x414>
 8000942:	1d0b      	adds	r3, r1, #4
 8000944:	469c      	mov	ip, r3
 8000946:	2302      	movs	r3, #2
 8000948:	e690      	b.n	800066c <__aeabi_fsub+0xec>
 800094a:	2900      	cmp	r1, #0
 800094c:	d100      	bne.n	8000950 <__aeabi_fsub+0x3d0>
 800094e:	e72b      	b.n	80007a8 <__aeabi_fsub+0x228>
 8000950:	2380      	movs	r3, #128	@ 0x80
 8000952:	03db      	lsls	r3, r3, #15
 8000954:	429f      	cmp	r7, r3
 8000956:	d200      	bcs.n	800095a <__aeabi_fsub+0x3da>
 8000958:	e726      	b.n	80007a8 <__aeabi_fsub+0x228>
 800095a:	4298      	cmp	r0, r3
 800095c:	d300      	bcc.n	8000960 <__aeabi_fsub+0x3e0>
 800095e:	e723      	b.n	80007a8 <__aeabi_fsub+0x228>
 8000960:	2401      	movs	r4, #1
 8000962:	4034      	ands	r4, r6
 8000964:	0007      	movs	r7, r0
 8000966:	e71f      	b.n	80007a8 <__aeabi_fsub+0x228>
 8000968:	0034      	movs	r4, r6
 800096a:	468c      	mov	ip, r1
 800096c:	e67e      	b.n	800066c <__aeabi_fsub+0xec>
 800096e:	2301      	movs	r3, #1
 8000970:	08cf      	lsrs	r7, r1, #3
 8000972:	e680      	b.n	8000676 <__aeabi_fsub+0xf6>
 8000974:	2300      	movs	r3, #0
 8000976:	e67e      	b.n	8000676 <__aeabi_fsub+0xf6>
 8000978:	2020      	movs	r0, #32
 800097a:	4665      	mov	r5, ip
 800097c:	1b80      	subs	r0, r0, r6
 800097e:	4085      	lsls	r5, r0
 8000980:	4663      	mov	r3, ip
 8000982:	0028      	movs	r0, r5
 8000984:	40f3      	lsrs	r3, r6
 8000986:	1e45      	subs	r5, r0, #1
 8000988:	41a8      	sbcs	r0, r5
 800098a:	4303      	orrs	r3, r0
 800098c:	469c      	mov	ip, r3
 800098e:	0015      	movs	r5, r2
 8000990:	448c      	add	ip, r1
 8000992:	e76d      	b.n	8000870 <__aeabi_fsub+0x2f0>
 8000994:	2302      	movs	r3, #2
 8000996:	08cf      	lsrs	r7, r1, #3
 8000998:	e66d      	b.n	8000676 <__aeabi_fsub+0xf6>
 800099a:	1b0f      	subs	r7, r1, r4
 800099c:	017b      	lsls	r3, r7, #5
 800099e:	d528      	bpl.n	80009f2 <__aeabi_fsub+0x472>
 80009a0:	01bf      	lsls	r7, r7, #6
 80009a2:	09bf      	lsrs	r7, r7, #6
 80009a4:	0038      	movs	r0, r7
 80009a6:	f001 f9db 	bl	8001d60 <__clzsi2>
 80009aa:	003b      	movs	r3, r7
 80009ac:	3805      	subs	r0, #5
 80009ae:	4083      	lsls	r3, r0
 80009b0:	0034      	movs	r4, r6
 80009b2:	2501      	movs	r5, #1
 80009b4:	e6ca      	b.n	800074c <__aeabi_fsub+0x1cc>
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d100      	bne.n	80009bc <__aeabi_fsub+0x43c>
 80009ba:	e6b5      	b.n	8000728 <__aeabi_fsub+0x1a8>
 80009bc:	2401      	movs	r4, #1
 80009be:	0007      	movs	r7, r0
 80009c0:	4034      	ands	r4, r6
 80009c2:	e658      	b.n	8000676 <__aeabi_fsub+0xf6>
 80009c4:	4663      	mov	r3, ip
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_fsub+0x44c>
 80009ca:	e6e9      	b.n	80007a0 <__aeabi_fsub+0x220>
 80009cc:	2900      	cmp	r1, #0
 80009ce:	d100      	bne.n	80009d2 <__aeabi_fsub+0x452>
 80009d0:	e6ea      	b.n	80007a8 <__aeabi_fsub+0x228>
 80009d2:	2380      	movs	r3, #128	@ 0x80
 80009d4:	03db      	lsls	r3, r3, #15
 80009d6:	429f      	cmp	r7, r3
 80009d8:	d200      	bcs.n	80009dc <__aeabi_fsub+0x45c>
 80009da:	e6e5      	b.n	80007a8 <__aeabi_fsub+0x228>
 80009dc:	4298      	cmp	r0, r3
 80009de:	d300      	bcc.n	80009e2 <__aeabi_fsub+0x462>
 80009e0:	e6e2      	b.n	80007a8 <__aeabi_fsub+0x228>
 80009e2:	0007      	movs	r7, r0
 80009e4:	e6e0      	b.n	80007a8 <__aeabi_fsub+0x228>
 80009e6:	2900      	cmp	r1, #0
 80009e8:	d100      	bne.n	80009ec <__aeabi_fsub+0x46c>
 80009ea:	e69e      	b.n	800072a <__aeabi_fsub+0x1aa>
 80009ec:	2300      	movs	r3, #0
 80009ee:	08cf      	lsrs	r7, r1, #3
 80009f0:	e641      	b.n	8000676 <__aeabi_fsub+0xf6>
 80009f2:	0034      	movs	r4, r6
 80009f4:	2301      	movs	r3, #1
 80009f6:	08ff      	lsrs	r7, r7, #3
 80009f8:	e63d      	b.n	8000676 <__aeabi_fsub+0xf6>
 80009fa:	2f00      	cmp	r7, #0
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fsub+0x480>
 80009fe:	e693      	b.n	8000728 <__aeabi_fsub+0x1a8>
 8000a00:	2300      	movs	r3, #0
 8000a02:	08ff      	lsrs	r7, r7, #3
 8000a04:	e637      	b.n	8000676 <__aeabi_fsub+0xf6>
 8000a06:	2300      	movs	r3, #0
 8000a08:	08d7      	lsrs	r7, r2, #3
 8000a0a:	e634      	b.n	8000676 <__aeabi_fsub+0xf6>
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	08cf      	lsrs	r7, r1, #3
 8000a10:	e631      	b.n	8000676 <__aeabi_fsub+0xf6>
 8000a12:	2280      	movs	r2, #128	@ 0x80
 8000a14:	000b      	movs	r3, r1
 8000a16:	04d2      	lsls	r2, r2, #19
 8000a18:	2001      	movs	r0, #1
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	4211      	tst	r1, r2
 8000a1e:	d000      	beq.n	8000a22 <__aeabi_fsub+0x4a2>
 8000a20:	e6ae      	b.n	8000780 <__aeabi_fsub+0x200>
 8000a22:	08cf      	lsrs	r7, r1, #3
 8000a24:	e627      	b.n	8000676 <__aeabi_fsub+0xf6>
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d100      	bne.n	8000a2c <__aeabi_fsub+0x4ac>
 8000a2a:	e75f      	b.n	80008ec <__aeabi_fsub+0x36c>
 8000a2c:	1b56      	subs	r6, r2, r5
 8000a2e:	2d00      	cmp	r5, #0
 8000a30:	d101      	bne.n	8000a36 <__aeabi_fsub+0x4b6>
 8000a32:	0033      	movs	r3, r6
 8000a34:	e6e7      	b.n	8000806 <__aeabi_fsub+0x286>
 8000a36:	2380      	movs	r3, #128	@ 0x80
 8000a38:	4660      	mov	r0, ip
 8000a3a:	04db      	lsls	r3, r3, #19
 8000a3c:	4318      	orrs	r0, r3
 8000a3e:	4684      	mov	ip, r0
 8000a40:	e6eb      	b.n	800081a <__aeabi_fsub+0x29a>
 8000a42:	46c0      	nop			@ (mov r8, r8)
 8000a44:	7dffffff 	.word	0x7dffffff

08000a48 <__aeabi_f2iz>:
 8000a48:	0241      	lsls	r1, r0, #9
 8000a4a:	0042      	lsls	r2, r0, #1
 8000a4c:	0fc3      	lsrs	r3, r0, #31
 8000a4e:	0a49      	lsrs	r1, r1, #9
 8000a50:	2000      	movs	r0, #0
 8000a52:	0e12      	lsrs	r2, r2, #24
 8000a54:	2a7e      	cmp	r2, #126	@ 0x7e
 8000a56:	dd03      	ble.n	8000a60 <__aeabi_f2iz+0x18>
 8000a58:	2a9d      	cmp	r2, #157	@ 0x9d
 8000a5a:	dd02      	ble.n	8000a62 <__aeabi_f2iz+0x1a>
 8000a5c:	4a09      	ldr	r2, [pc, #36]	@ (8000a84 <__aeabi_f2iz+0x3c>)
 8000a5e:	1898      	adds	r0, r3, r2
 8000a60:	4770      	bx	lr
 8000a62:	2080      	movs	r0, #128	@ 0x80
 8000a64:	0400      	lsls	r0, r0, #16
 8000a66:	4301      	orrs	r1, r0
 8000a68:	2a95      	cmp	r2, #149	@ 0x95
 8000a6a:	dc07      	bgt.n	8000a7c <__aeabi_f2iz+0x34>
 8000a6c:	2096      	movs	r0, #150	@ 0x96
 8000a6e:	1a82      	subs	r2, r0, r2
 8000a70:	40d1      	lsrs	r1, r2
 8000a72:	4248      	negs	r0, r1
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d1f3      	bne.n	8000a60 <__aeabi_f2iz+0x18>
 8000a78:	0008      	movs	r0, r1
 8000a7a:	e7f1      	b.n	8000a60 <__aeabi_f2iz+0x18>
 8000a7c:	3a96      	subs	r2, #150	@ 0x96
 8000a7e:	4091      	lsls	r1, r2
 8000a80:	e7f7      	b.n	8000a72 <__aeabi_f2iz+0x2a>
 8000a82:	46c0      	nop			@ (mov r8, r8)
 8000a84:	7fffffff 	.word	0x7fffffff

08000a88 <__aeabi_ddiv>:
 8000a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a8a:	46de      	mov	lr, fp
 8000a8c:	4645      	mov	r5, r8
 8000a8e:	4657      	mov	r7, sl
 8000a90:	464e      	mov	r6, r9
 8000a92:	b5e0      	push	{r5, r6, r7, lr}
 8000a94:	b087      	sub	sp, #28
 8000a96:	9200      	str	r2, [sp, #0]
 8000a98:	9301      	str	r3, [sp, #4]
 8000a9a:	030b      	lsls	r3, r1, #12
 8000a9c:	0b1b      	lsrs	r3, r3, #12
 8000a9e:	469b      	mov	fp, r3
 8000aa0:	0fca      	lsrs	r2, r1, #31
 8000aa2:	004b      	lsls	r3, r1, #1
 8000aa4:	0004      	movs	r4, r0
 8000aa6:	4680      	mov	r8, r0
 8000aa8:	0d5b      	lsrs	r3, r3, #21
 8000aaa:	9202      	str	r2, [sp, #8]
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_ddiv+0x28>
 8000aae:	e098      	b.n	8000be2 <__aeabi_ddiv+0x15a>
 8000ab0:	4a7c      	ldr	r2, [pc, #496]	@ (8000ca4 <__aeabi_ddiv+0x21c>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d037      	beq.n	8000b26 <__aeabi_ddiv+0x9e>
 8000ab6:	4659      	mov	r1, fp
 8000ab8:	0f42      	lsrs	r2, r0, #29
 8000aba:	00c9      	lsls	r1, r1, #3
 8000abc:	430a      	orrs	r2, r1
 8000abe:	2180      	movs	r1, #128	@ 0x80
 8000ac0:	0409      	lsls	r1, r1, #16
 8000ac2:	4311      	orrs	r1, r2
 8000ac4:	00c2      	lsls	r2, r0, #3
 8000ac6:	4690      	mov	r8, r2
 8000ac8:	4a77      	ldr	r2, [pc, #476]	@ (8000ca8 <__aeabi_ddiv+0x220>)
 8000aca:	4689      	mov	r9, r1
 8000acc:	4692      	mov	sl, r2
 8000ace:	449a      	add	sl, r3
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	2400      	movs	r4, #0
 8000ad4:	9303      	str	r3, [sp, #12]
 8000ad6:	9e00      	ldr	r6, [sp, #0]
 8000ad8:	9f01      	ldr	r7, [sp, #4]
 8000ada:	033b      	lsls	r3, r7, #12
 8000adc:	0b1b      	lsrs	r3, r3, #12
 8000ade:	469b      	mov	fp, r3
 8000ae0:	007b      	lsls	r3, r7, #1
 8000ae2:	0030      	movs	r0, r6
 8000ae4:	0d5b      	lsrs	r3, r3, #21
 8000ae6:	0ffd      	lsrs	r5, r7, #31
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d059      	beq.n	8000ba0 <__aeabi_ddiv+0x118>
 8000aec:	4a6d      	ldr	r2, [pc, #436]	@ (8000ca4 <__aeabi_ddiv+0x21c>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d048      	beq.n	8000b84 <__aeabi_ddiv+0xfc>
 8000af2:	4659      	mov	r1, fp
 8000af4:	0f72      	lsrs	r2, r6, #29
 8000af6:	00c9      	lsls	r1, r1, #3
 8000af8:	430a      	orrs	r2, r1
 8000afa:	2180      	movs	r1, #128	@ 0x80
 8000afc:	0409      	lsls	r1, r1, #16
 8000afe:	4311      	orrs	r1, r2
 8000b00:	468b      	mov	fp, r1
 8000b02:	4969      	ldr	r1, [pc, #420]	@ (8000ca8 <__aeabi_ddiv+0x220>)
 8000b04:	00f2      	lsls	r2, r6, #3
 8000b06:	468c      	mov	ip, r1
 8000b08:	4651      	mov	r1, sl
 8000b0a:	4463      	add	r3, ip
 8000b0c:	1acb      	subs	r3, r1, r3
 8000b0e:	469a      	mov	sl, r3
 8000b10:	2100      	movs	r1, #0
 8000b12:	9e02      	ldr	r6, [sp, #8]
 8000b14:	406e      	eors	r6, r5
 8000b16:	b2f6      	uxtb	r6, r6
 8000b18:	2c0f      	cmp	r4, #15
 8000b1a:	d900      	bls.n	8000b1e <__aeabi_ddiv+0x96>
 8000b1c:	e0ce      	b.n	8000cbc <__aeabi_ddiv+0x234>
 8000b1e:	4b63      	ldr	r3, [pc, #396]	@ (8000cac <__aeabi_ddiv+0x224>)
 8000b20:	00a4      	lsls	r4, r4, #2
 8000b22:	591b      	ldr	r3, [r3, r4]
 8000b24:	469f      	mov	pc, r3
 8000b26:	465a      	mov	r2, fp
 8000b28:	4302      	orrs	r2, r0
 8000b2a:	4691      	mov	r9, r2
 8000b2c:	d000      	beq.n	8000b30 <__aeabi_ddiv+0xa8>
 8000b2e:	e090      	b.n	8000c52 <__aeabi_ddiv+0x1ca>
 8000b30:	469a      	mov	sl, r3
 8000b32:	2302      	movs	r3, #2
 8000b34:	4690      	mov	r8, r2
 8000b36:	2408      	movs	r4, #8
 8000b38:	9303      	str	r3, [sp, #12]
 8000b3a:	e7cc      	b.n	8000ad6 <__aeabi_ddiv+0x4e>
 8000b3c:	46cb      	mov	fp, r9
 8000b3e:	4642      	mov	r2, r8
 8000b40:	9d02      	ldr	r5, [sp, #8]
 8000b42:	9903      	ldr	r1, [sp, #12]
 8000b44:	2902      	cmp	r1, #2
 8000b46:	d100      	bne.n	8000b4a <__aeabi_ddiv+0xc2>
 8000b48:	e1de      	b.n	8000f08 <__aeabi_ddiv+0x480>
 8000b4a:	2903      	cmp	r1, #3
 8000b4c:	d100      	bne.n	8000b50 <__aeabi_ddiv+0xc8>
 8000b4e:	e08d      	b.n	8000c6c <__aeabi_ddiv+0x1e4>
 8000b50:	2901      	cmp	r1, #1
 8000b52:	d000      	beq.n	8000b56 <__aeabi_ddiv+0xce>
 8000b54:	e179      	b.n	8000e4a <__aeabi_ddiv+0x3c2>
 8000b56:	002e      	movs	r6, r5
 8000b58:	2200      	movs	r2, #0
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	2400      	movs	r4, #0
 8000b5e:	4690      	mov	r8, r2
 8000b60:	051b      	lsls	r3, r3, #20
 8000b62:	4323      	orrs	r3, r4
 8000b64:	07f6      	lsls	r6, r6, #31
 8000b66:	4333      	orrs	r3, r6
 8000b68:	4640      	mov	r0, r8
 8000b6a:	0019      	movs	r1, r3
 8000b6c:	b007      	add	sp, #28
 8000b6e:	bcf0      	pop	{r4, r5, r6, r7}
 8000b70:	46bb      	mov	fp, r7
 8000b72:	46b2      	mov	sl, r6
 8000b74:	46a9      	mov	r9, r5
 8000b76:	46a0      	mov	r8, r4
 8000b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	2400      	movs	r4, #0
 8000b7e:	4690      	mov	r8, r2
 8000b80:	4b48      	ldr	r3, [pc, #288]	@ (8000ca4 <__aeabi_ddiv+0x21c>)
 8000b82:	e7ed      	b.n	8000b60 <__aeabi_ddiv+0xd8>
 8000b84:	465a      	mov	r2, fp
 8000b86:	9b00      	ldr	r3, [sp, #0]
 8000b88:	431a      	orrs	r2, r3
 8000b8a:	4b49      	ldr	r3, [pc, #292]	@ (8000cb0 <__aeabi_ddiv+0x228>)
 8000b8c:	469c      	mov	ip, r3
 8000b8e:	44e2      	add	sl, ip
 8000b90:	2a00      	cmp	r2, #0
 8000b92:	d159      	bne.n	8000c48 <__aeabi_ddiv+0x1c0>
 8000b94:	2302      	movs	r3, #2
 8000b96:	431c      	orrs	r4, r3
 8000b98:	2300      	movs	r3, #0
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	469b      	mov	fp, r3
 8000b9e:	e7b8      	b.n	8000b12 <__aeabi_ddiv+0x8a>
 8000ba0:	465a      	mov	r2, fp
 8000ba2:	9b00      	ldr	r3, [sp, #0]
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	d049      	beq.n	8000c3c <__aeabi_ddiv+0x1b4>
 8000ba8:	465b      	mov	r3, fp
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d100      	bne.n	8000bb0 <__aeabi_ddiv+0x128>
 8000bae:	e19c      	b.n	8000eea <__aeabi_ddiv+0x462>
 8000bb0:	4658      	mov	r0, fp
 8000bb2:	f001 f8d5 	bl	8001d60 <__clzsi2>
 8000bb6:	0002      	movs	r2, r0
 8000bb8:	0003      	movs	r3, r0
 8000bba:	3a0b      	subs	r2, #11
 8000bbc:	271d      	movs	r7, #29
 8000bbe:	9e00      	ldr	r6, [sp, #0]
 8000bc0:	1aba      	subs	r2, r7, r2
 8000bc2:	0019      	movs	r1, r3
 8000bc4:	4658      	mov	r0, fp
 8000bc6:	40d6      	lsrs	r6, r2
 8000bc8:	3908      	subs	r1, #8
 8000bca:	4088      	lsls	r0, r1
 8000bcc:	0032      	movs	r2, r6
 8000bce:	4302      	orrs	r2, r0
 8000bd0:	4693      	mov	fp, r2
 8000bd2:	9a00      	ldr	r2, [sp, #0]
 8000bd4:	408a      	lsls	r2, r1
 8000bd6:	4937      	ldr	r1, [pc, #220]	@ (8000cb4 <__aeabi_ddiv+0x22c>)
 8000bd8:	4453      	add	r3, sl
 8000bda:	468a      	mov	sl, r1
 8000bdc:	2100      	movs	r1, #0
 8000bde:	449a      	add	sl, r3
 8000be0:	e797      	b.n	8000b12 <__aeabi_ddiv+0x8a>
 8000be2:	465b      	mov	r3, fp
 8000be4:	4303      	orrs	r3, r0
 8000be6:	4699      	mov	r9, r3
 8000be8:	d021      	beq.n	8000c2e <__aeabi_ddiv+0x1a6>
 8000bea:	465b      	mov	r3, fp
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_ddiv+0x16a>
 8000bf0:	e169      	b.n	8000ec6 <__aeabi_ddiv+0x43e>
 8000bf2:	4658      	mov	r0, fp
 8000bf4:	f001 f8b4 	bl	8001d60 <__clzsi2>
 8000bf8:	230b      	movs	r3, #11
 8000bfa:	425b      	negs	r3, r3
 8000bfc:	469c      	mov	ip, r3
 8000bfe:	0002      	movs	r2, r0
 8000c00:	4484      	add	ip, r0
 8000c02:	4666      	mov	r6, ip
 8000c04:	231d      	movs	r3, #29
 8000c06:	1b9b      	subs	r3, r3, r6
 8000c08:	0026      	movs	r6, r4
 8000c0a:	0011      	movs	r1, r2
 8000c0c:	4658      	mov	r0, fp
 8000c0e:	40de      	lsrs	r6, r3
 8000c10:	3908      	subs	r1, #8
 8000c12:	4088      	lsls	r0, r1
 8000c14:	0033      	movs	r3, r6
 8000c16:	4303      	orrs	r3, r0
 8000c18:	4699      	mov	r9, r3
 8000c1a:	0023      	movs	r3, r4
 8000c1c:	408b      	lsls	r3, r1
 8000c1e:	4698      	mov	r8, r3
 8000c20:	4b25      	ldr	r3, [pc, #148]	@ (8000cb8 <__aeabi_ddiv+0x230>)
 8000c22:	2400      	movs	r4, #0
 8000c24:	1a9b      	subs	r3, r3, r2
 8000c26:	469a      	mov	sl, r3
 8000c28:	2300      	movs	r3, #0
 8000c2a:	9303      	str	r3, [sp, #12]
 8000c2c:	e753      	b.n	8000ad6 <__aeabi_ddiv+0x4e>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	4698      	mov	r8, r3
 8000c32:	469a      	mov	sl, r3
 8000c34:	3301      	adds	r3, #1
 8000c36:	2404      	movs	r4, #4
 8000c38:	9303      	str	r3, [sp, #12]
 8000c3a:	e74c      	b.n	8000ad6 <__aeabi_ddiv+0x4e>
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	431c      	orrs	r4, r3
 8000c40:	2300      	movs	r3, #0
 8000c42:	2101      	movs	r1, #1
 8000c44:	469b      	mov	fp, r3
 8000c46:	e764      	b.n	8000b12 <__aeabi_ddiv+0x8a>
 8000c48:	2303      	movs	r3, #3
 8000c4a:	0032      	movs	r2, r6
 8000c4c:	2103      	movs	r1, #3
 8000c4e:	431c      	orrs	r4, r3
 8000c50:	e75f      	b.n	8000b12 <__aeabi_ddiv+0x8a>
 8000c52:	469a      	mov	sl, r3
 8000c54:	2303      	movs	r3, #3
 8000c56:	46d9      	mov	r9, fp
 8000c58:	240c      	movs	r4, #12
 8000c5a:	9303      	str	r3, [sp, #12]
 8000c5c:	e73b      	b.n	8000ad6 <__aeabi_ddiv+0x4e>
 8000c5e:	2300      	movs	r3, #0
 8000c60:	2480      	movs	r4, #128	@ 0x80
 8000c62:	4698      	mov	r8, r3
 8000c64:	2600      	movs	r6, #0
 8000c66:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca4 <__aeabi_ddiv+0x21c>)
 8000c68:	0324      	lsls	r4, r4, #12
 8000c6a:	e779      	b.n	8000b60 <__aeabi_ddiv+0xd8>
 8000c6c:	2480      	movs	r4, #128	@ 0x80
 8000c6e:	465b      	mov	r3, fp
 8000c70:	0324      	lsls	r4, r4, #12
 8000c72:	431c      	orrs	r4, r3
 8000c74:	0324      	lsls	r4, r4, #12
 8000c76:	002e      	movs	r6, r5
 8000c78:	4690      	mov	r8, r2
 8000c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca4 <__aeabi_ddiv+0x21c>)
 8000c7c:	0b24      	lsrs	r4, r4, #12
 8000c7e:	e76f      	b.n	8000b60 <__aeabi_ddiv+0xd8>
 8000c80:	2480      	movs	r4, #128	@ 0x80
 8000c82:	464b      	mov	r3, r9
 8000c84:	0324      	lsls	r4, r4, #12
 8000c86:	4223      	tst	r3, r4
 8000c88:	d002      	beq.n	8000c90 <__aeabi_ddiv+0x208>
 8000c8a:	465b      	mov	r3, fp
 8000c8c:	4223      	tst	r3, r4
 8000c8e:	d0f0      	beq.n	8000c72 <__aeabi_ddiv+0x1ea>
 8000c90:	2480      	movs	r4, #128	@ 0x80
 8000c92:	464b      	mov	r3, r9
 8000c94:	0324      	lsls	r4, r4, #12
 8000c96:	431c      	orrs	r4, r3
 8000c98:	0324      	lsls	r4, r4, #12
 8000c9a:	9e02      	ldr	r6, [sp, #8]
 8000c9c:	4b01      	ldr	r3, [pc, #4]	@ (8000ca4 <__aeabi_ddiv+0x21c>)
 8000c9e:	0b24      	lsrs	r4, r4, #12
 8000ca0:	e75e      	b.n	8000b60 <__aeabi_ddiv+0xd8>
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	000007ff 	.word	0x000007ff
 8000ca8:	fffffc01 	.word	0xfffffc01
 8000cac:	08004544 	.word	0x08004544
 8000cb0:	fffff801 	.word	0xfffff801
 8000cb4:	000003f3 	.word	0x000003f3
 8000cb8:	fffffc0d 	.word	0xfffffc0d
 8000cbc:	45cb      	cmp	fp, r9
 8000cbe:	d200      	bcs.n	8000cc2 <__aeabi_ddiv+0x23a>
 8000cc0:	e0f8      	b.n	8000eb4 <__aeabi_ddiv+0x42c>
 8000cc2:	d100      	bne.n	8000cc6 <__aeabi_ddiv+0x23e>
 8000cc4:	e0f3      	b.n	8000eae <__aeabi_ddiv+0x426>
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	425b      	negs	r3, r3
 8000cca:	469c      	mov	ip, r3
 8000ccc:	4644      	mov	r4, r8
 8000cce:	4648      	mov	r0, r9
 8000cd0:	2500      	movs	r5, #0
 8000cd2:	44e2      	add	sl, ip
 8000cd4:	465b      	mov	r3, fp
 8000cd6:	0e17      	lsrs	r7, r2, #24
 8000cd8:	021b      	lsls	r3, r3, #8
 8000cda:	431f      	orrs	r7, r3
 8000cdc:	0c19      	lsrs	r1, r3, #16
 8000cde:	043b      	lsls	r3, r7, #16
 8000ce0:	0212      	lsls	r2, r2, #8
 8000ce2:	9700      	str	r7, [sp, #0]
 8000ce4:	0c1f      	lsrs	r7, r3, #16
 8000ce6:	4691      	mov	r9, r2
 8000ce8:	9102      	str	r1, [sp, #8]
 8000cea:	9703      	str	r7, [sp, #12]
 8000cec:	f7ff fa92 	bl	8000214 <__aeabi_uidivmod>
 8000cf0:	0002      	movs	r2, r0
 8000cf2:	437a      	muls	r2, r7
 8000cf4:	040b      	lsls	r3, r1, #16
 8000cf6:	0c21      	lsrs	r1, r4, #16
 8000cf8:	4680      	mov	r8, r0
 8000cfa:	4319      	orrs	r1, r3
 8000cfc:	428a      	cmp	r2, r1
 8000cfe:	d909      	bls.n	8000d14 <__aeabi_ddiv+0x28c>
 8000d00:	9f00      	ldr	r7, [sp, #0]
 8000d02:	2301      	movs	r3, #1
 8000d04:	46bc      	mov	ip, r7
 8000d06:	425b      	negs	r3, r3
 8000d08:	4461      	add	r1, ip
 8000d0a:	469c      	mov	ip, r3
 8000d0c:	44e0      	add	r8, ip
 8000d0e:	428f      	cmp	r7, r1
 8000d10:	d800      	bhi.n	8000d14 <__aeabi_ddiv+0x28c>
 8000d12:	e15c      	b.n	8000fce <__aeabi_ddiv+0x546>
 8000d14:	1a88      	subs	r0, r1, r2
 8000d16:	9902      	ldr	r1, [sp, #8]
 8000d18:	f7ff fa7c 	bl	8000214 <__aeabi_uidivmod>
 8000d1c:	9a03      	ldr	r2, [sp, #12]
 8000d1e:	0424      	lsls	r4, r4, #16
 8000d20:	4342      	muls	r2, r0
 8000d22:	0409      	lsls	r1, r1, #16
 8000d24:	0c24      	lsrs	r4, r4, #16
 8000d26:	0003      	movs	r3, r0
 8000d28:	430c      	orrs	r4, r1
 8000d2a:	42a2      	cmp	r2, r4
 8000d2c:	d906      	bls.n	8000d3c <__aeabi_ddiv+0x2b4>
 8000d2e:	9900      	ldr	r1, [sp, #0]
 8000d30:	3b01      	subs	r3, #1
 8000d32:	468c      	mov	ip, r1
 8000d34:	4464      	add	r4, ip
 8000d36:	42a1      	cmp	r1, r4
 8000d38:	d800      	bhi.n	8000d3c <__aeabi_ddiv+0x2b4>
 8000d3a:	e142      	b.n	8000fc2 <__aeabi_ddiv+0x53a>
 8000d3c:	1aa0      	subs	r0, r4, r2
 8000d3e:	4642      	mov	r2, r8
 8000d40:	0412      	lsls	r2, r2, #16
 8000d42:	431a      	orrs	r2, r3
 8000d44:	4693      	mov	fp, r2
 8000d46:	464b      	mov	r3, r9
 8000d48:	4659      	mov	r1, fp
 8000d4a:	0c1b      	lsrs	r3, r3, #16
 8000d4c:	001f      	movs	r7, r3
 8000d4e:	9304      	str	r3, [sp, #16]
 8000d50:	040b      	lsls	r3, r1, #16
 8000d52:	4649      	mov	r1, r9
 8000d54:	0409      	lsls	r1, r1, #16
 8000d56:	0c09      	lsrs	r1, r1, #16
 8000d58:	000c      	movs	r4, r1
 8000d5a:	0c1b      	lsrs	r3, r3, #16
 8000d5c:	435c      	muls	r4, r3
 8000d5e:	0c12      	lsrs	r2, r2, #16
 8000d60:	437b      	muls	r3, r7
 8000d62:	4688      	mov	r8, r1
 8000d64:	4351      	muls	r1, r2
 8000d66:	437a      	muls	r2, r7
 8000d68:	0c27      	lsrs	r7, r4, #16
 8000d6a:	46bc      	mov	ip, r7
 8000d6c:	185b      	adds	r3, r3, r1
 8000d6e:	4463      	add	r3, ip
 8000d70:	4299      	cmp	r1, r3
 8000d72:	d903      	bls.n	8000d7c <__aeabi_ddiv+0x2f4>
 8000d74:	2180      	movs	r1, #128	@ 0x80
 8000d76:	0249      	lsls	r1, r1, #9
 8000d78:	468c      	mov	ip, r1
 8000d7a:	4462      	add	r2, ip
 8000d7c:	0c19      	lsrs	r1, r3, #16
 8000d7e:	0424      	lsls	r4, r4, #16
 8000d80:	041b      	lsls	r3, r3, #16
 8000d82:	0c24      	lsrs	r4, r4, #16
 8000d84:	188a      	adds	r2, r1, r2
 8000d86:	191c      	adds	r4, r3, r4
 8000d88:	4290      	cmp	r0, r2
 8000d8a:	d302      	bcc.n	8000d92 <__aeabi_ddiv+0x30a>
 8000d8c:	d116      	bne.n	8000dbc <__aeabi_ddiv+0x334>
 8000d8e:	42a5      	cmp	r5, r4
 8000d90:	d214      	bcs.n	8000dbc <__aeabi_ddiv+0x334>
 8000d92:	465b      	mov	r3, fp
 8000d94:	9f00      	ldr	r7, [sp, #0]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	444d      	add	r5, r9
 8000d9a:	9305      	str	r3, [sp, #20]
 8000d9c:	454d      	cmp	r5, r9
 8000d9e:	419b      	sbcs	r3, r3
 8000da0:	46bc      	mov	ip, r7
 8000da2:	425b      	negs	r3, r3
 8000da4:	4463      	add	r3, ip
 8000da6:	18c0      	adds	r0, r0, r3
 8000da8:	4287      	cmp	r7, r0
 8000daa:	d300      	bcc.n	8000dae <__aeabi_ddiv+0x326>
 8000dac:	e102      	b.n	8000fb4 <__aeabi_ddiv+0x52c>
 8000dae:	4282      	cmp	r2, r0
 8000db0:	d900      	bls.n	8000db4 <__aeabi_ddiv+0x32c>
 8000db2:	e129      	b.n	8001008 <__aeabi_ddiv+0x580>
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x330>
 8000db6:	e124      	b.n	8001002 <__aeabi_ddiv+0x57a>
 8000db8:	9b05      	ldr	r3, [sp, #20]
 8000dba:	469b      	mov	fp, r3
 8000dbc:	1b2c      	subs	r4, r5, r4
 8000dbe:	42a5      	cmp	r5, r4
 8000dc0:	41ad      	sbcs	r5, r5
 8000dc2:	9b00      	ldr	r3, [sp, #0]
 8000dc4:	1a80      	subs	r0, r0, r2
 8000dc6:	426d      	negs	r5, r5
 8000dc8:	1b40      	subs	r0, r0, r5
 8000dca:	4283      	cmp	r3, r0
 8000dcc:	d100      	bne.n	8000dd0 <__aeabi_ddiv+0x348>
 8000dce:	e10f      	b.n	8000ff0 <__aeabi_ddiv+0x568>
 8000dd0:	9902      	ldr	r1, [sp, #8]
 8000dd2:	f7ff fa1f 	bl	8000214 <__aeabi_uidivmod>
 8000dd6:	9a03      	ldr	r2, [sp, #12]
 8000dd8:	040b      	lsls	r3, r1, #16
 8000dda:	4342      	muls	r2, r0
 8000ddc:	0c21      	lsrs	r1, r4, #16
 8000dde:	0005      	movs	r5, r0
 8000de0:	4319      	orrs	r1, r3
 8000de2:	428a      	cmp	r2, r1
 8000de4:	d900      	bls.n	8000de8 <__aeabi_ddiv+0x360>
 8000de6:	e0cb      	b.n	8000f80 <__aeabi_ddiv+0x4f8>
 8000de8:	1a88      	subs	r0, r1, r2
 8000dea:	9902      	ldr	r1, [sp, #8]
 8000dec:	f7ff fa12 	bl	8000214 <__aeabi_uidivmod>
 8000df0:	9a03      	ldr	r2, [sp, #12]
 8000df2:	0424      	lsls	r4, r4, #16
 8000df4:	4342      	muls	r2, r0
 8000df6:	0409      	lsls	r1, r1, #16
 8000df8:	0c24      	lsrs	r4, r4, #16
 8000dfa:	0003      	movs	r3, r0
 8000dfc:	430c      	orrs	r4, r1
 8000dfe:	42a2      	cmp	r2, r4
 8000e00:	d900      	bls.n	8000e04 <__aeabi_ddiv+0x37c>
 8000e02:	e0ca      	b.n	8000f9a <__aeabi_ddiv+0x512>
 8000e04:	4641      	mov	r1, r8
 8000e06:	1aa4      	subs	r4, r4, r2
 8000e08:	042a      	lsls	r2, r5, #16
 8000e0a:	431a      	orrs	r2, r3
 8000e0c:	9f04      	ldr	r7, [sp, #16]
 8000e0e:	0413      	lsls	r3, r2, #16
 8000e10:	0c1b      	lsrs	r3, r3, #16
 8000e12:	4359      	muls	r1, r3
 8000e14:	4640      	mov	r0, r8
 8000e16:	437b      	muls	r3, r7
 8000e18:	469c      	mov	ip, r3
 8000e1a:	0c15      	lsrs	r5, r2, #16
 8000e1c:	4368      	muls	r0, r5
 8000e1e:	0c0b      	lsrs	r3, r1, #16
 8000e20:	4484      	add	ip, r0
 8000e22:	4463      	add	r3, ip
 8000e24:	437d      	muls	r5, r7
 8000e26:	4298      	cmp	r0, r3
 8000e28:	d903      	bls.n	8000e32 <__aeabi_ddiv+0x3aa>
 8000e2a:	2080      	movs	r0, #128	@ 0x80
 8000e2c:	0240      	lsls	r0, r0, #9
 8000e2e:	4684      	mov	ip, r0
 8000e30:	4465      	add	r5, ip
 8000e32:	0c18      	lsrs	r0, r3, #16
 8000e34:	0409      	lsls	r1, r1, #16
 8000e36:	041b      	lsls	r3, r3, #16
 8000e38:	0c09      	lsrs	r1, r1, #16
 8000e3a:	1940      	adds	r0, r0, r5
 8000e3c:	185b      	adds	r3, r3, r1
 8000e3e:	4284      	cmp	r4, r0
 8000e40:	d327      	bcc.n	8000e92 <__aeabi_ddiv+0x40a>
 8000e42:	d023      	beq.n	8000e8c <__aeabi_ddiv+0x404>
 8000e44:	2301      	movs	r3, #1
 8000e46:	0035      	movs	r5, r6
 8000e48:	431a      	orrs	r2, r3
 8000e4a:	4b94      	ldr	r3, [pc, #592]	@ (800109c <__aeabi_ddiv+0x614>)
 8000e4c:	4453      	add	r3, sl
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	dd60      	ble.n	8000f14 <__aeabi_ddiv+0x48c>
 8000e52:	0751      	lsls	r1, r2, #29
 8000e54:	d000      	beq.n	8000e58 <__aeabi_ddiv+0x3d0>
 8000e56:	e086      	b.n	8000f66 <__aeabi_ddiv+0x4de>
 8000e58:	002e      	movs	r6, r5
 8000e5a:	08d1      	lsrs	r1, r2, #3
 8000e5c:	465a      	mov	r2, fp
 8000e5e:	01d2      	lsls	r2, r2, #7
 8000e60:	d506      	bpl.n	8000e70 <__aeabi_ddiv+0x3e8>
 8000e62:	465a      	mov	r2, fp
 8000e64:	4b8e      	ldr	r3, [pc, #568]	@ (80010a0 <__aeabi_ddiv+0x618>)
 8000e66:	401a      	ands	r2, r3
 8000e68:	2380      	movs	r3, #128	@ 0x80
 8000e6a:	4693      	mov	fp, r2
 8000e6c:	00db      	lsls	r3, r3, #3
 8000e6e:	4453      	add	r3, sl
 8000e70:	4a8c      	ldr	r2, [pc, #560]	@ (80010a4 <__aeabi_ddiv+0x61c>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	dd00      	ble.n	8000e78 <__aeabi_ddiv+0x3f0>
 8000e76:	e680      	b.n	8000b7a <__aeabi_ddiv+0xf2>
 8000e78:	465a      	mov	r2, fp
 8000e7a:	0752      	lsls	r2, r2, #29
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	4690      	mov	r8, r2
 8000e80:	465a      	mov	r2, fp
 8000e82:	055b      	lsls	r3, r3, #21
 8000e84:	0254      	lsls	r4, r2, #9
 8000e86:	0b24      	lsrs	r4, r4, #12
 8000e88:	0d5b      	lsrs	r3, r3, #21
 8000e8a:	e669      	b.n	8000b60 <__aeabi_ddiv+0xd8>
 8000e8c:	0035      	movs	r5, r6
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d0db      	beq.n	8000e4a <__aeabi_ddiv+0x3c2>
 8000e92:	9d00      	ldr	r5, [sp, #0]
 8000e94:	1e51      	subs	r1, r2, #1
 8000e96:	46ac      	mov	ip, r5
 8000e98:	4464      	add	r4, ip
 8000e9a:	42ac      	cmp	r4, r5
 8000e9c:	d200      	bcs.n	8000ea0 <__aeabi_ddiv+0x418>
 8000e9e:	e09e      	b.n	8000fde <__aeabi_ddiv+0x556>
 8000ea0:	4284      	cmp	r4, r0
 8000ea2:	d200      	bcs.n	8000ea6 <__aeabi_ddiv+0x41e>
 8000ea4:	e0e1      	b.n	800106a <__aeabi_ddiv+0x5e2>
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_ddiv+0x422>
 8000ea8:	e0ee      	b.n	8001088 <__aeabi_ddiv+0x600>
 8000eaa:	000a      	movs	r2, r1
 8000eac:	e7ca      	b.n	8000e44 <__aeabi_ddiv+0x3bc>
 8000eae:	4542      	cmp	r2, r8
 8000eb0:	d900      	bls.n	8000eb4 <__aeabi_ddiv+0x42c>
 8000eb2:	e708      	b.n	8000cc6 <__aeabi_ddiv+0x23e>
 8000eb4:	464b      	mov	r3, r9
 8000eb6:	07dc      	lsls	r4, r3, #31
 8000eb8:	0858      	lsrs	r0, r3, #1
 8000eba:	4643      	mov	r3, r8
 8000ebc:	085b      	lsrs	r3, r3, #1
 8000ebe:	431c      	orrs	r4, r3
 8000ec0:	4643      	mov	r3, r8
 8000ec2:	07dd      	lsls	r5, r3, #31
 8000ec4:	e706      	b.n	8000cd4 <__aeabi_ddiv+0x24c>
 8000ec6:	f000 ff4b 	bl	8001d60 <__clzsi2>
 8000eca:	2315      	movs	r3, #21
 8000ecc:	469c      	mov	ip, r3
 8000ece:	4484      	add	ip, r0
 8000ed0:	0002      	movs	r2, r0
 8000ed2:	4663      	mov	r3, ip
 8000ed4:	3220      	adds	r2, #32
 8000ed6:	2b1c      	cmp	r3, #28
 8000ed8:	dc00      	bgt.n	8000edc <__aeabi_ddiv+0x454>
 8000eda:	e692      	b.n	8000c02 <__aeabi_ddiv+0x17a>
 8000edc:	0023      	movs	r3, r4
 8000ede:	3808      	subs	r0, #8
 8000ee0:	4083      	lsls	r3, r0
 8000ee2:	4699      	mov	r9, r3
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	4698      	mov	r8, r3
 8000ee8:	e69a      	b.n	8000c20 <__aeabi_ddiv+0x198>
 8000eea:	f000 ff39 	bl	8001d60 <__clzsi2>
 8000eee:	0002      	movs	r2, r0
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	3215      	adds	r2, #21
 8000ef4:	3320      	adds	r3, #32
 8000ef6:	2a1c      	cmp	r2, #28
 8000ef8:	dc00      	bgt.n	8000efc <__aeabi_ddiv+0x474>
 8000efa:	e65f      	b.n	8000bbc <__aeabi_ddiv+0x134>
 8000efc:	9900      	ldr	r1, [sp, #0]
 8000efe:	3808      	subs	r0, #8
 8000f00:	4081      	lsls	r1, r0
 8000f02:	2200      	movs	r2, #0
 8000f04:	468b      	mov	fp, r1
 8000f06:	e666      	b.n	8000bd6 <__aeabi_ddiv+0x14e>
 8000f08:	2200      	movs	r2, #0
 8000f0a:	002e      	movs	r6, r5
 8000f0c:	2400      	movs	r4, #0
 8000f0e:	4690      	mov	r8, r2
 8000f10:	4b65      	ldr	r3, [pc, #404]	@ (80010a8 <__aeabi_ddiv+0x620>)
 8000f12:	e625      	b.n	8000b60 <__aeabi_ddiv+0xd8>
 8000f14:	002e      	movs	r6, r5
 8000f16:	2101      	movs	r1, #1
 8000f18:	1ac9      	subs	r1, r1, r3
 8000f1a:	2938      	cmp	r1, #56	@ 0x38
 8000f1c:	dd00      	ble.n	8000f20 <__aeabi_ddiv+0x498>
 8000f1e:	e61b      	b.n	8000b58 <__aeabi_ddiv+0xd0>
 8000f20:	291f      	cmp	r1, #31
 8000f22:	dc7e      	bgt.n	8001022 <__aeabi_ddiv+0x59a>
 8000f24:	4861      	ldr	r0, [pc, #388]	@ (80010ac <__aeabi_ddiv+0x624>)
 8000f26:	0014      	movs	r4, r2
 8000f28:	4450      	add	r0, sl
 8000f2a:	465b      	mov	r3, fp
 8000f2c:	4082      	lsls	r2, r0
 8000f2e:	4083      	lsls	r3, r0
 8000f30:	40cc      	lsrs	r4, r1
 8000f32:	1e50      	subs	r0, r2, #1
 8000f34:	4182      	sbcs	r2, r0
 8000f36:	4323      	orrs	r3, r4
 8000f38:	431a      	orrs	r2, r3
 8000f3a:	465b      	mov	r3, fp
 8000f3c:	40cb      	lsrs	r3, r1
 8000f3e:	0751      	lsls	r1, r2, #29
 8000f40:	d009      	beq.n	8000f56 <__aeabi_ddiv+0x4ce>
 8000f42:	210f      	movs	r1, #15
 8000f44:	4011      	ands	r1, r2
 8000f46:	2904      	cmp	r1, #4
 8000f48:	d005      	beq.n	8000f56 <__aeabi_ddiv+0x4ce>
 8000f4a:	1d11      	adds	r1, r2, #4
 8000f4c:	4291      	cmp	r1, r2
 8000f4e:	4192      	sbcs	r2, r2
 8000f50:	4252      	negs	r2, r2
 8000f52:	189b      	adds	r3, r3, r2
 8000f54:	000a      	movs	r2, r1
 8000f56:	0219      	lsls	r1, r3, #8
 8000f58:	d400      	bmi.n	8000f5c <__aeabi_ddiv+0x4d4>
 8000f5a:	e09b      	b.n	8001094 <__aeabi_ddiv+0x60c>
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2301      	movs	r3, #1
 8000f60:	2400      	movs	r4, #0
 8000f62:	4690      	mov	r8, r2
 8000f64:	e5fc      	b.n	8000b60 <__aeabi_ddiv+0xd8>
 8000f66:	210f      	movs	r1, #15
 8000f68:	4011      	ands	r1, r2
 8000f6a:	2904      	cmp	r1, #4
 8000f6c:	d100      	bne.n	8000f70 <__aeabi_ddiv+0x4e8>
 8000f6e:	e773      	b.n	8000e58 <__aeabi_ddiv+0x3d0>
 8000f70:	1d11      	adds	r1, r2, #4
 8000f72:	4291      	cmp	r1, r2
 8000f74:	4192      	sbcs	r2, r2
 8000f76:	4252      	negs	r2, r2
 8000f78:	002e      	movs	r6, r5
 8000f7a:	08c9      	lsrs	r1, r1, #3
 8000f7c:	4493      	add	fp, r2
 8000f7e:	e76d      	b.n	8000e5c <__aeabi_ddiv+0x3d4>
 8000f80:	9b00      	ldr	r3, [sp, #0]
 8000f82:	3d01      	subs	r5, #1
 8000f84:	469c      	mov	ip, r3
 8000f86:	4461      	add	r1, ip
 8000f88:	428b      	cmp	r3, r1
 8000f8a:	d900      	bls.n	8000f8e <__aeabi_ddiv+0x506>
 8000f8c:	e72c      	b.n	8000de8 <__aeabi_ddiv+0x360>
 8000f8e:	428a      	cmp	r2, r1
 8000f90:	d800      	bhi.n	8000f94 <__aeabi_ddiv+0x50c>
 8000f92:	e729      	b.n	8000de8 <__aeabi_ddiv+0x360>
 8000f94:	1e85      	subs	r5, r0, #2
 8000f96:	4461      	add	r1, ip
 8000f98:	e726      	b.n	8000de8 <__aeabi_ddiv+0x360>
 8000f9a:	9900      	ldr	r1, [sp, #0]
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	468c      	mov	ip, r1
 8000fa0:	4464      	add	r4, ip
 8000fa2:	42a1      	cmp	r1, r4
 8000fa4:	d900      	bls.n	8000fa8 <__aeabi_ddiv+0x520>
 8000fa6:	e72d      	b.n	8000e04 <__aeabi_ddiv+0x37c>
 8000fa8:	42a2      	cmp	r2, r4
 8000faa:	d800      	bhi.n	8000fae <__aeabi_ddiv+0x526>
 8000fac:	e72a      	b.n	8000e04 <__aeabi_ddiv+0x37c>
 8000fae:	1e83      	subs	r3, r0, #2
 8000fb0:	4464      	add	r4, ip
 8000fb2:	e727      	b.n	8000e04 <__aeabi_ddiv+0x37c>
 8000fb4:	4287      	cmp	r7, r0
 8000fb6:	d000      	beq.n	8000fba <__aeabi_ddiv+0x532>
 8000fb8:	e6fe      	b.n	8000db8 <__aeabi_ddiv+0x330>
 8000fba:	45a9      	cmp	r9, r5
 8000fbc:	d900      	bls.n	8000fc0 <__aeabi_ddiv+0x538>
 8000fbe:	e6fb      	b.n	8000db8 <__aeabi_ddiv+0x330>
 8000fc0:	e6f5      	b.n	8000dae <__aeabi_ddiv+0x326>
 8000fc2:	42a2      	cmp	r2, r4
 8000fc4:	d800      	bhi.n	8000fc8 <__aeabi_ddiv+0x540>
 8000fc6:	e6b9      	b.n	8000d3c <__aeabi_ddiv+0x2b4>
 8000fc8:	1e83      	subs	r3, r0, #2
 8000fca:	4464      	add	r4, ip
 8000fcc:	e6b6      	b.n	8000d3c <__aeabi_ddiv+0x2b4>
 8000fce:	428a      	cmp	r2, r1
 8000fd0:	d800      	bhi.n	8000fd4 <__aeabi_ddiv+0x54c>
 8000fd2:	e69f      	b.n	8000d14 <__aeabi_ddiv+0x28c>
 8000fd4:	46bc      	mov	ip, r7
 8000fd6:	1e83      	subs	r3, r0, #2
 8000fd8:	4698      	mov	r8, r3
 8000fda:	4461      	add	r1, ip
 8000fdc:	e69a      	b.n	8000d14 <__aeabi_ddiv+0x28c>
 8000fde:	000a      	movs	r2, r1
 8000fe0:	4284      	cmp	r4, r0
 8000fe2:	d000      	beq.n	8000fe6 <__aeabi_ddiv+0x55e>
 8000fe4:	e72e      	b.n	8000e44 <__aeabi_ddiv+0x3bc>
 8000fe6:	454b      	cmp	r3, r9
 8000fe8:	d000      	beq.n	8000fec <__aeabi_ddiv+0x564>
 8000fea:	e72b      	b.n	8000e44 <__aeabi_ddiv+0x3bc>
 8000fec:	0035      	movs	r5, r6
 8000fee:	e72c      	b.n	8000e4a <__aeabi_ddiv+0x3c2>
 8000ff0:	4b2a      	ldr	r3, [pc, #168]	@ (800109c <__aeabi_ddiv+0x614>)
 8000ff2:	4a2f      	ldr	r2, [pc, #188]	@ (80010b0 <__aeabi_ddiv+0x628>)
 8000ff4:	4453      	add	r3, sl
 8000ff6:	4592      	cmp	sl, r2
 8000ff8:	db43      	blt.n	8001082 <__aeabi_ddiv+0x5fa>
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4493      	add	fp, r2
 8001000:	e72c      	b.n	8000e5c <__aeabi_ddiv+0x3d4>
 8001002:	42ac      	cmp	r4, r5
 8001004:	d800      	bhi.n	8001008 <__aeabi_ddiv+0x580>
 8001006:	e6d7      	b.n	8000db8 <__aeabi_ddiv+0x330>
 8001008:	2302      	movs	r3, #2
 800100a:	425b      	negs	r3, r3
 800100c:	469c      	mov	ip, r3
 800100e:	9900      	ldr	r1, [sp, #0]
 8001010:	444d      	add	r5, r9
 8001012:	454d      	cmp	r5, r9
 8001014:	419b      	sbcs	r3, r3
 8001016:	44e3      	add	fp, ip
 8001018:	468c      	mov	ip, r1
 800101a:	425b      	negs	r3, r3
 800101c:	4463      	add	r3, ip
 800101e:	18c0      	adds	r0, r0, r3
 8001020:	e6cc      	b.n	8000dbc <__aeabi_ddiv+0x334>
 8001022:	201f      	movs	r0, #31
 8001024:	4240      	negs	r0, r0
 8001026:	1ac3      	subs	r3, r0, r3
 8001028:	4658      	mov	r0, fp
 800102a:	40d8      	lsrs	r0, r3
 800102c:	2920      	cmp	r1, #32
 800102e:	d004      	beq.n	800103a <__aeabi_ddiv+0x5b2>
 8001030:	4659      	mov	r1, fp
 8001032:	4b20      	ldr	r3, [pc, #128]	@ (80010b4 <__aeabi_ddiv+0x62c>)
 8001034:	4453      	add	r3, sl
 8001036:	4099      	lsls	r1, r3
 8001038:	430a      	orrs	r2, r1
 800103a:	1e53      	subs	r3, r2, #1
 800103c:	419a      	sbcs	r2, r3
 800103e:	2307      	movs	r3, #7
 8001040:	0019      	movs	r1, r3
 8001042:	4302      	orrs	r2, r0
 8001044:	2400      	movs	r4, #0
 8001046:	4011      	ands	r1, r2
 8001048:	4213      	tst	r3, r2
 800104a:	d009      	beq.n	8001060 <__aeabi_ddiv+0x5d8>
 800104c:	3308      	adds	r3, #8
 800104e:	4013      	ands	r3, r2
 8001050:	2b04      	cmp	r3, #4
 8001052:	d01d      	beq.n	8001090 <__aeabi_ddiv+0x608>
 8001054:	1d13      	adds	r3, r2, #4
 8001056:	4293      	cmp	r3, r2
 8001058:	4189      	sbcs	r1, r1
 800105a:	001a      	movs	r2, r3
 800105c:	4249      	negs	r1, r1
 800105e:	0749      	lsls	r1, r1, #29
 8001060:	08d2      	lsrs	r2, r2, #3
 8001062:	430a      	orrs	r2, r1
 8001064:	4690      	mov	r8, r2
 8001066:	2300      	movs	r3, #0
 8001068:	e57a      	b.n	8000b60 <__aeabi_ddiv+0xd8>
 800106a:	4649      	mov	r1, r9
 800106c:	9f00      	ldr	r7, [sp, #0]
 800106e:	004d      	lsls	r5, r1, #1
 8001070:	454d      	cmp	r5, r9
 8001072:	4189      	sbcs	r1, r1
 8001074:	46bc      	mov	ip, r7
 8001076:	4249      	negs	r1, r1
 8001078:	4461      	add	r1, ip
 800107a:	46a9      	mov	r9, r5
 800107c:	3a02      	subs	r2, #2
 800107e:	1864      	adds	r4, r4, r1
 8001080:	e7ae      	b.n	8000fe0 <__aeabi_ddiv+0x558>
 8001082:	2201      	movs	r2, #1
 8001084:	4252      	negs	r2, r2
 8001086:	e746      	b.n	8000f16 <__aeabi_ddiv+0x48e>
 8001088:	4599      	cmp	r9, r3
 800108a:	d3ee      	bcc.n	800106a <__aeabi_ddiv+0x5e2>
 800108c:	000a      	movs	r2, r1
 800108e:	e7aa      	b.n	8000fe6 <__aeabi_ddiv+0x55e>
 8001090:	2100      	movs	r1, #0
 8001092:	e7e5      	b.n	8001060 <__aeabi_ddiv+0x5d8>
 8001094:	0759      	lsls	r1, r3, #29
 8001096:	025b      	lsls	r3, r3, #9
 8001098:	0b1c      	lsrs	r4, r3, #12
 800109a:	e7e1      	b.n	8001060 <__aeabi_ddiv+0x5d8>
 800109c:	000003ff 	.word	0x000003ff
 80010a0:	feffffff 	.word	0xfeffffff
 80010a4:	000007fe 	.word	0x000007fe
 80010a8:	000007ff 	.word	0x000007ff
 80010ac:	0000041e 	.word	0x0000041e
 80010b0:	fffffc02 	.word	0xfffffc02
 80010b4:	0000043e 	.word	0x0000043e

080010b8 <__eqdf2>:
 80010b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ba:	4657      	mov	r7, sl
 80010bc:	46de      	mov	lr, fp
 80010be:	464e      	mov	r6, r9
 80010c0:	4645      	mov	r5, r8
 80010c2:	b5e0      	push	{r5, r6, r7, lr}
 80010c4:	000d      	movs	r5, r1
 80010c6:	0004      	movs	r4, r0
 80010c8:	0fe8      	lsrs	r0, r5, #31
 80010ca:	4683      	mov	fp, r0
 80010cc:	0309      	lsls	r1, r1, #12
 80010ce:	0fd8      	lsrs	r0, r3, #31
 80010d0:	0b09      	lsrs	r1, r1, #12
 80010d2:	4682      	mov	sl, r0
 80010d4:	4819      	ldr	r0, [pc, #100]	@ (800113c <__eqdf2+0x84>)
 80010d6:	468c      	mov	ip, r1
 80010d8:	031f      	lsls	r7, r3, #12
 80010da:	0069      	lsls	r1, r5, #1
 80010dc:	005e      	lsls	r6, r3, #1
 80010de:	0d49      	lsrs	r1, r1, #21
 80010e0:	0b3f      	lsrs	r7, r7, #12
 80010e2:	0d76      	lsrs	r6, r6, #21
 80010e4:	4281      	cmp	r1, r0
 80010e6:	d018      	beq.n	800111a <__eqdf2+0x62>
 80010e8:	4286      	cmp	r6, r0
 80010ea:	d00f      	beq.n	800110c <__eqdf2+0x54>
 80010ec:	2001      	movs	r0, #1
 80010ee:	42b1      	cmp	r1, r6
 80010f0:	d10d      	bne.n	800110e <__eqdf2+0x56>
 80010f2:	45bc      	cmp	ip, r7
 80010f4:	d10b      	bne.n	800110e <__eqdf2+0x56>
 80010f6:	4294      	cmp	r4, r2
 80010f8:	d109      	bne.n	800110e <__eqdf2+0x56>
 80010fa:	45d3      	cmp	fp, sl
 80010fc:	d01c      	beq.n	8001138 <__eqdf2+0x80>
 80010fe:	2900      	cmp	r1, #0
 8001100:	d105      	bne.n	800110e <__eqdf2+0x56>
 8001102:	4660      	mov	r0, ip
 8001104:	4320      	orrs	r0, r4
 8001106:	1e43      	subs	r3, r0, #1
 8001108:	4198      	sbcs	r0, r3
 800110a:	e000      	b.n	800110e <__eqdf2+0x56>
 800110c:	2001      	movs	r0, #1
 800110e:	bcf0      	pop	{r4, r5, r6, r7}
 8001110:	46bb      	mov	fp, r7
 8001112:	46b2      	mov	sl, r6
 8001114:	46a9      	mov	r9, r5
 8001116:	46a0      	mov	r8, r4
 8001118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800111a:	2001      	movs	r0, #1
 800111c:	428e      	cmp	r6, r1
 800111e:	d1f6      	bne.n	800110e <__eqdf2+0x56>
 8001120:	4661      	mov	r1, ip
 8001122:	4339      	orrs	r1, r7
 8001124:	000f      	movs	r7, r1
 8001126:	4317      	orrs	r7, r2
 8001128:	4327      	orrs	r7, r4
 800112a:	d1f0      	bne.n	800110e <__eqdf2+0x56>
 800112c:	465b      	mov	r3, fp
 800112e:	4652      	mov	r2, sl
 8001130:	1a98      	subs	r0, r3, r2
 8001132:	1e43      	subs	r3, r0, #1
 8001134:	4198      	sbcs	r0, r3
 8001136:	e7ea      	b.n	800110e <__eqdf2+0x56>
 8001138:	2000      	movs	r0, #0
 800113a:	e7e8      	b.n	800110e <__eqdf2+0x56>
 800113c:	000007ff 	.word	0x000007ff

08001140 <__gedf2>:
 8001140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001142:	4657      	mov	r7, sl
 8001144:	464e      	mov	r6, r9
 8001146:	4645      	mov	r5, r8
 8001148:	46de      	mov	lr, fp
 800114a:	b5e0      	push	{r5, r6, r7, lr}
 800114c:	000d      	movs	r5, r1
 800114e:	030e      	lsls	r6, r1, #12
 8001150:	0049      	lsls	r1, r1, #1
 8001152:	0d49      	lsrs	r1, r1, #21
 8001154:	468a      	mov	sl, r1
 8001156:	0fdf      	lsrs	r7, r3, #31
 8001158:	0fe9      	lsrs	r1, r5, #31
 800115a:	46bc      	mov	ip, r7
 800115c:	b083      	sub	sp, #12
 800115e:	4f2f      	ldr	r7, [pc, #188]	@ (800121c <__gedf2+0xdc>)
 8001160:	0004      	movs	r4, r0
 8001162:	4680      	mov	r8, r0
 8001164:	9101      	str	r1, [sp, #4]
 8001166:	0058      	lsls	r0, r3, #1
 8001168:	0319      	lsls	r1, r3, #12
 800116a:	4691      	mov	r9, r2
 800116c:	0b36      	lsrs	r6, r6, #12
 800116e:	0b09      	lsrs	r1, r1, #12
 8001170:	0d40      	lsrs	r0, r0, #21
 8001172:	45ba      	cmp	sl, r7
 8001174:	d01d      	beq.n	80011b2 <__gedf2+0x72>
 8001176:	42b8      	cmp	r0, r7
 8001178:	d00d      	beq.n	8001196 <__gedf2+0x56>
 800117a:	4657      	mov	r7, sl
 800117c:	2f00      	cmp	r7, #0
 800117e:	d12a      	bne.n	80011d6 <__gedf2+0x96>
 8001180:	4334      	orrs	r4, r6
 8001182:	2800      	cmp	r0, #0
 8001184:	d124      	bne.n	80011d0 <__gedf2+0x90>
 8001186:	430a      	orrs	r2, r1
 8001188:	d036      	beq.n	80011f8 <__gedf2+0xb8>
 800118a:	2c00      	cmp	r4, #0
 800118c:	d141      	bne.n	8001212 <__gedf2+0xd2>
 800118e:	4663      	mov	r3, ip
 8001190:	0058      	lsls	r0, r3, #1
 8001192:	3801      	subs	r0, #1
 8001194:	e015      	b.n	80011c2 <__gedf2+0x82>
 8001196:	4311      	orrs	r1, r2
 8001198:	d138      	bne.n	800120c <__gedf2+0xcc>
 800119a:	4653      	mov	r3, sl
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <__gedf2+0x64>
 80011a0:	4326      	orrs	r6, r4
 80011a2:	d0f4      	beq.n	800118e <__gedf2+0x4e>
 80011a4:	9b01      	ldr	r3, [sp, #4]
 80011a6:	4563      	cmp	r3, ip
 80011a8:	d107      	bne.n	80011ba <__gedf2+0x7a>
 80011aa:	9b01      	ldr	r3, [sp, #4]
 80011ac:	0058      	lsls	r0, r3, #1
 80011ae:	3801      	subs	r0, #1
 80011b0:	e007      	b.n	80011c2 <__gedf2+0x82>
 80011b2:	4326      	orrs	r6, r4
 80011b4:	d12a      	bne.n	800120c <__gedf2+0xcc>
 80011b6:	4550      	cmp	r0, sl
 80011b8:	d021      	beq.n	80011fe <__gedf2+0xbe>
 80011ba:	2001      	movs	r0, #1
 80011bc:	9b01      	ldr	r3, [sp, #4]
 80011be:	425f      	negs	r7, r3
 80011c0:	4338      	orrs	r0, r7
 80011c2:	b003      	add	sp, #12
 80011c4:	bcf0      	pop	{r4, r5, r6, r7}
 80011c6:	46bb      	mov	fp, r7
 80011c8:	46b2      	mov	sl, r6
 80011ca:	46a9      	mov	r9, r5
 80011cc:	46a0      	mov	r8, r4
 80011ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011d0:	2c00      	cmp	r4, #0
 80011d2:	d0dc      	beq.n	800118e <__gedf2+0x4e>
 80011d4:	e7e6      	b.n	80011a4 <__gedf2+0x64>
 80011d6:	2800      	cmp	r0, #0
 80011d8:	d0ef      	beq.n	80011ba <__gedf2+0x7a>
 80011da:	9b01      	ldr	r3, [sp, #4]
 80011dc:	4563      	cmp	r3, ip
 80011de:	d1ec      	bne.n	80011ba <__gedf2+0x7a>
 80011e0:	4582      	cmp	sl, r0
 80011e2:	dcea      	bgt.n	80011ba <__gedf2+0x7a>
 80011e4:	dbe1      	blt.n	80011aa <__gedf2+0x6a>
 80011e6:	428e      	cmp	r6, r1
 80011e8:	d8e7      	bhi.n	80011ba <__gedf2+0x7a>
 80011ea:	d1de      	bne.n	80011aa <__gedf2+0x6a>
 80011ec:	45c8      	cmp	r8, r9
 80011ee:	d8e4      	bhi.n	80011ba <__gedf2+0x7a>
 80011f0:	2000      	movs	r0, #0
 80011f2:	45c8      	cmp	r8, r9
 80011f4:	d2e5      	bcs.n	80011c2 <__gedf2+0x82>
 80011f6:	e7d8      	b.n	80011aa <__gedf2+0x6a>
 80011f8:	2c00      	cmp	r4, #0
 80011fa:	d0e2      	beq.n	80011c2 <__gedf2+0x82>
 80011fc:	e7dd      	b.n	80011ba <__gedf2+0x7a>
 80011fe:	4311      	orrs	r1, r2
 8001200:	d104      	bne.n	800120c <__gedf2+0xcc>
 8001202:	9b01      	ldr	r3, [sp, #4]
 8001204:	4563      	cmp	r3, ip
 8001206:	d1d8      	bne.n	80011ba <__gedf2+0x7a>
 8001208:	2000      	movs	r0, #0
 800120a:	e7da      	b.n	80011c2 <__gedf2+0x82>
 800120c:	2002      	movs	r0, #2
 800120e:	4240      	negs	r0, r0
 8001210:	e7d7      	b.n	80011c2 <__gedf2+0x82>
 8001212:	9b01      	ldr	r3, [sp, #4]
 8001214:	4563      	cmp	r3, ip
 8001216:	d0e6      	beq.n	80011e6 <__gedf2+0xa6>
 8001218:	e7cf      	b.n	80011ba <__gedf2+0x7a>
 800121a:	46c0      	nop			@ (mov r8, r8)
 800121c:	000007ff 	.word	0x000007ff

08001220 <__ledf2>:
 8001220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001222:	4657      	mov	r7, sl
 8001224:	464e      	mov	r6, r9
 8001226:	4645      	mov	r5, r8
 8001228:	46de      	mov	lr, fp
 800122a:	b5e0      	push	{r5, r6, r7, lr}
 800122c:	000d      	movs	r5, r1
 800122e:	030e      	lsls	r6, r1, #12
 8001230:	0049      	lsls	r1, r1, #1
 8001232:	0d49      	lsrs	r1, r1, #21
 8001234:	468a      	mov	sl, r1
 8001236:	0fdf      	lsrs	r7, r3, #31
 8001238:	0fe9      	lsrs	r1, r5, #31
 800123a:	46bc      	mov	ip, r7
 800123c:	b083      	sub	sp, #12
 800123e:	4f2e      	ldr	r7, [pc, #184]	@ (80012f8 <__ledf2+0xd8>)
 8001240:	0004      	movs	r4, r0
 8001242:	4680      	mov	r8, r0
 8001244:	9101      	str	r1, [sp, #4]
 8001246:	0058      	lsls	r0, r3, #1
 8001248:	0319      	lsls	r1, r3, #12
 800124a:	4691      	mov	r9, r2
 800124c:	0b36      	lsrs	r6, r6, #12
 800124e:	0b09      	lsrs	r1, r1, #12
 8001250:	0d40      	lsrs	r0, r0, #21
 8001252:	45ba      	cmp	sl, r7
 8001254:	d01e      	beq.n	8001294 <__ledf2+0x74>
 8001256:	42b8      	cmp	r0, r7
 8001258:	d00d      	beq.n	8001276 <__ledf2+0x56>
 800125a:	4657      	mov	r7, sl
 800125c:	2f00      	cmp	r7, #0
 800125e:	d127      	bne.n	80012b0 <__ledf2+0x90>
 8001260:	4334      	orrs	r4, r6
 8001262:	2800      	cmp	r0, #0
 8001264:	d133      	bne.n	80012ce <__ledf2+0xae>
 8001266:	430a      	orrs	r2, r1
 8001268:	d034      	beq.n	80012d4 <__ledf2+0xb4>
 800126a:	2c00      	cmp	r4, #0
 800126c:	d140      	bne.n	80012f0 <__ledf2+0xd0>
 800126e:	4663      	mov	r3, ip
 8001270:	0058      	lsls	r0, r3, #1
 8001272:	3801      	subs	r0, #1
 8001274:	e015      	b.n	80012a2 <__ledf2+0x82>
 8001276:	4311      	orrs	r1, r2
 8001278:	d112      	bne.n	80012a0 <__ledf2+0x80>
 800127a:	4653      	mov	r3, sl
 800127c:	2b00      	cmp	r3, #0
 800127e:	d101      	bne.n	8001284 <__ledf2+0x64>
 8001280:	4326      	orrs	r6, r4
 8001282:	d0f4      	beq.n	800126e <__ledf2+0x4e>
 8001284:	9b01      	ldr	r3, [sp, #4]
 8001286:	4563      	cmp	r3, ip
 8001288:	d01d      	beq.n	80012c6 <__ledf2+0xa6>
 800128a:	2001      	movs	r0, #1
 800128c:	9b01      	ldr	r3, [sp, #4]
 800128e:	425f      	negs	r7, r3
 8001290:	4338      	orrs	r0, r7
 8001292:	e006      	b.n	80012a2 <__ledf2+0x82>
 8001294:	4326      	orrs	r6, r4
 8001296:	d103      	bne.n	80012a0 <__ledf2+0x80>
 8001298:	4550      	cmp	r0, sl
 800129a:	d1f6      	bne.n	800128a <__ledf2+0x6a>
 800129c:	4311      	orrs	r1, r2
 800129e:	d01c      	beq.n	80012da <__ledf2+0xba>
 80012a0:	2002      	movs	r0, #2
 80012a2:	b003      	add	sp, #12
 80012a4:	bcf0      	pop	{r4, r5, r6, r7}
 80012a6:	46bb      	mov	fp, r7
 80012a8:	46b2      	mov	sl, r6
 80012aa:	46a9      	mov	r9, r5
 80012ac:	46a0      	mov	r8, r4
 80012ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012b0:	2800      	cmp	r0, #0
 80012b2:	d0ea      	beq.n	800128a <__ledf2+0x6a>
 80012b4:	9b01      	ldr	r3, [sp, #4]
 80012b6:	4563      	cmp	r3, ip
 80012b8:	d1e7      	bne.n	800128a <__ledf2+0x6a>
 80012ba:	4582      	cmp	sl, r0
 80012bc:	dce5      	bgt.n	800128a <__ledf2+0x6a>
 80012be:	db02      	blt.n	80012c6 <__ledf2+0xa6>
 80012c0:	428e      	cmp	r6, r1
 80012c2:	d8e2      	bhi.n	800128a <__ledf2+0x6a>
 80012c4:	d00e      	beq.n	80012e4 <__ledf2+0xc4>
 80012c6:	9b01      	ldr	r3, [sp, #4]
 80012c8:	0058      	lsls	r0, r3, #1
 80012ca:	3801      	subs	r0, #1
 80012cc:	e7e9      	b.n	80012a2 <__ledf2+0x82>
 80012ce:	2c00      	cmp	r4, #0
 80012d0:	d0cd      	beq.n	800126e <__ledf2+0x4e>
 80012d2:	e7d7      	b.n	8001284 <__ledf2+0x64>
 80012d4:	2c00      	cmp	r4, #0
 80012d6:	d0e4      	beq.n	80012a2 <__ledf2+0x82>
 80012d8:	e7d7      	b.n	800128a <__ledf2+0x6a>
 80012da:	9b01      	ldr	r3, [sp, #4]
 80012dc:	2000      	movs	r0, #0
 80012de:	4563      	cmp	r3, ip
 80012e0:	d0df      	beq.n	80012a2 <__ledf2+0x82>
 80012e2:	e7d2      	b.n	800128a <__ledf2+0x6a>
 80012e4:	45c8      	cmp	r8, r9
 80012e6:	d8d0      	bhi.n	800128a <__ledf2+0x6a>
 80012e8:	2000      	movs	r0, #0
 80012ea:	45c8      	cmp	r8, r9
 80012ec:	d2d9      	bcs.n	80012a2 <__ledf2+0x82>
 80012ee:	e7ea      	b.n	80012c6 <__ledf2+0xa6>
 80012f0:	9b01      	ldr	r3, [sp, #4]
 80012f2:	4563      	cmp	r3, ip
 80012f4:	d0e4      	beq.n	80012c0 <__ledf2+0xa0>
 80012f6:	e7c8      	b.n	800128a <__ledf2+0x6a>
 80012f8:	000007ff 	.word	0x000007ff

080012fc <__aeabi_dsub>:
 80012fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012fe:	4657      	mov	r7, sl
 8001300:	464e      	mov	r6, r9
 8001302:	4645      	mov	r5, r8
 8001304:	46de      	mov	lr, fp
 8001306:	b5e0      	push	{r5, r6, r7, lr}
 8001308:	b083      	sub	sp, #12
 800130a:	9000      	str	r0, [sp, #0]
 800130c:	9101      	str	r1, [sp, #4]
 800130e:	030c      	lsls	r4, r1, #12
 8001310:	004d      	lsls	r5, r1, #1
 8001312:	0fce      	lsrs	r6, r1, #31
 8001314:	0a61      	lsrs	r1, r4, #9
 8001316:	9c00      	ldr	r4, [sp, #0]
 8001318:	005f      	lsls	r7, r3, #1
 800131a:	0f64      	lsrs	r4, r4, #29
 800131c:	430c      	orrs	r4, r1
 800131e:	9900      	ldr	r1, [sp, #0]
 8001320:	9200      	str	r2, [sp, #0]
 8001322:	9301      	str	r3, [sp, #4]
 8001324:	00c8      	lsls	r0, r1, #3
 8001326:	0319      	lsls	r1, r3, #12
 8001328:	0d7b      	lsrs	r3, r7, #21
 800132a:	4699      	mov	r9, r3
 800132c:	9b01      	ldr	r3, [sp, #4]
 800132e:	4fcc      	ldr	r7, [pc, #816]	@ (8001660 <__aeabi_dsub+0x364>)
 8001330:	0fdb      	lsrs	r3, r3, #31
 8001332:	469c      	mov	ip, r3
 8001334:	0a4b      	lsrs	r3, r1, #9
 8001336:	9900      	ldr	r1, [sp, #0]
 8001338:	4680      	mov	r8, r0
 800133a:	0f49      	lsrs	r1, r1, #29
 800133c:	4319      	orrs	r1, r3
 800133e:	9b00      	ldr	r3, [sp, #0]
 8001340:	468b      	mov	fp, r1
 8001342:	00da      	lsls	r2, r3, #3
 8001344:	4692      	mov	sl, r2
 8001346:	0d6d      	lsrs	r5, r5, #21
 8001348:	45b9      	cmp	r9, r7
 800134a:	d100      	bne.n	800134e <__aeabi_dsub+0x52>
 800134c:	e0bf      	b.n	80014ce <__aeabi_dsub+0x1d2>
 800134e:	2301      	movs	r3, #1
 8001350:	4661      	mov	r1, ip
 8001352:	4059      	eors	r1, r3
 8001354:	464b      	mov	r3, r9
 8001356:	468c      	mov	ip, r1
 8001358:	1aeb      	subs	r3, r5, r3
 800135a:	428e      	cmp	r6, r1
 800135c:	d075      	beq.n	800144a <__aeabi_dsub+0x14e>
 800135e:	2b00      	cmp	r3, #0
 8001360:	dc00      	bgt.n	8001364 <__aeabi_dsub+0x68>
 8001362:	e2a3      	b.n	80018ac <__aeabi_dsub+0x5b0>
 8001364:	4649      	mov	r1, r9
 8001366:	2900      	cmp	r1, #0
 8001368:	d100      	bne.n	800136c <__aeabi_dsub+0x70>
 800136a:	e0ce      	b.n	800150a <__aeabi_dsub+0x20e>
 800136c:	42bd      	cmp	r5, r7
 800136e:	d100      	bne.n	8001372 <__aeabi_dsub+0x76>
 8001370:	e200      	b.n	8001774 <__aeabi_dsub+0x478>
 8001372:	2701      	movs	r7, #1
 8001374:	2b38      	cmp	r3, #56	@ 0x38
 8001376:	dc19      	bgt.n	80013ac <__aeabi_dsub+0xb0>
 8001378:	2780      	movs	r7, #128	@ 0x80
 800137a:	4659      	mov	r1, fp
 800137c:	043f      	lsls	r7, r7, #16
 800137e:	4339      	orrs	r1, r7
 8001380:	468b      	mov	fp, r1
 8001382:	2b1f      	cmp	r3, #31
 8001384:	dd00      	ble.n	8001388 <__aeabi_dsub+0x8c>
 8001386:	e1fa      	b.n	800177e <__aeabi_dsub+0x482>
 8001388:	2720      	movs	r7, #32
 800138a:	1af9      	subs	r1, r7, r3
 800138c:	468c      	mov	ip, r1
 800138e:	4659      	mov	r1, fp
 8001390:	4667      	mov	r7, ip
 8001392:	40b9      	lsls	r1, r7
 8001394:	000f      	movs	r7, r1
 8001396:	0011      	movs	r1, r2
 8001398:	40d9      	lsrs	r1, r3
 800139a:	430f      	orrs	r7, r1
 800139c:	4661      	mov	r1, ip
 800139e:	408a      	lsls	r2, r1
 80013a0:	1e51      	subs	r1, r2, #1
 80013a2:	418a      	sbcs	r2, r1
 80013a4:	4659      	mov	r1, fp
 80013a6:	40d9      	lsrs	r1, r3
 80013a8:	4317      	orrs	r7, r2
 80013aa:	1a64      	subs	r4, r4, r1
 80013ac:	1bc7      	subs	r7, r0, r7
 80013ae:	42b8      	cmp	r0, r7
 80013b0:	4180      	sbcs	r0, r0
 80013b2:	4240      	negs	r0, r0
 80013b4:	1a24      	subs	r4, r4, r0
 80013b6:	0223      	lsls	r3, r4, #8
 80013b8:	d400      	bmi.n	80013bc <__aeabi_dsub+0xc0>
 80013ba:	e140      	b.n	800163e <__aeabi_dsub+0x342>
 80013bc:	0264      	lsls	r4, r4, #9
 80013be:	0a64      	lsrs	r4, r4, #9
 80013c0:	2c00      	cmp	r4, #0
 80013c2:	d100      	bne.n	80013c6 <__aeabi_dsub+0xca>
 80013c4:	e154      	b.n	8001670 <__aeabi_dsub+0x374>
 80013c6:	0020      	movs	r0, r4
 80013c8:	f000 fcca 	bl	8001d60 <__clzsi2>
 80013cc:	0003      	movs	r3, r0
 80013ce:	3b08      	subs	r3, #8
 80013d0:	2120      	movs	r1, #32
 80013d2:	0038      	movs	r0, r7
 80013d4:	1aca      	subs	r2, r1, r3
 80013d6:	40d0      	lsrs	r0, r2
 80013d8:	409c      	lsls	r4, r3
 80013da:	0002      	movs	r2, r0
 80013dc:	409f      	lsls	r7, r3
 80013de:	4322      	orrs	r2, r4
 80013e0:	429d      	cmp	r5, r3
 80013e2:	dd00      	ble.n	80013e6 <__aeabi_dsub+0xea>
 80013e4:	e1a6      	b.n	8001734 <__aeabi_dsub+0x438>
 80013e6:	1b58      	subs	r0, r3, r5
 80013e8:	3001      	adds	r0, #1
 80013ea:	1a09      	subs	r1, r1, r0
 80013ec:	003c      	movs	r4, r7
 80013ee:	408f      	lsls	r7, r1
 80013f0:	40c4      	lsrs	r4, r0
 80013f2:	1e7b      	subs	r3, r7, #1
 80013f4:	419f      	sbcs	r7, r3
 80013f6:	0013      	movs	r3, r2
 80013f8:	408b      	lsls	r3, r1
 80013fa:	4327      	orrs	r7, r4
 80013fc:	431f      	orrs	r7, r3
 80013fe:	40c2      	lsrs	r2, r0
 8001400:	003b      	movs	r3, r7
 8001402:	0014      	movs	r4, r2
 8001404:	2500      	movs	r5, #0
 8001406:	4313      	orrs	r3, r2
 8001408:	d100      	bne.n	800140c <__aeabi_dsub+0x110>
 800140a:	e1f7      	b.n	80017fc <__aeabi_dsub+0x500>
 800140c:	077b      	lsls	r3, r7, #29
 800140e:	d100      	bne.n	8001412 <__aeabi_dsub+0x116>
 8001410:	e377      	b.n	8001b02 <__aeabi_dsub+0x806>
 8001412:	230f      	movs	r3, #15
 8001414:	0038      	movs	r0, r7
 8001416:	403b      	ands	r3, r7
 8001418:	2b04      	cmp	r3, #4
 800141a:	d004      	beq.n	8001426 <__aeabi_dsub+0x12a>
 800141c:	1d38      	adds	r0, r7, #4
 800141e:	42b8      	cmp	r0, r7
 8001420:	41bf      	sbcs	r7, r7
 8001422:	427f      	negs	r7, r7
 8001424:	19e4      	adds	r4, r4, r7
 8001426:	0223      	lsls	r3, r4, #8
 8001428:	d400      	bmi.n	800142c <__aeabi_dsub+0x130>
 800142a:	e368      	b.n	8001afe <__aeabi_dsub+0x802>
 800142c:	4b8c      	ldr	r3, [pc, #560]	@ (8001660 <__aeabi_dsub+0x364>)
 800142e:	3501      	adds	r5, #1
 8001430:	429d      	cmp	r5, r3
 8001432:	d100      	bne.n	8001436 <__aeabi_dsub+0x13a>
 8001434:	e0f4      	b.n	8001620 <__aeabi_dsub+0x324>
 8001436:	4b8b      	ldr	r3, [pc, #556]	@ (8001664 <__aeabi_dsub+0x368>)
 8001438:	056d      	lsls	r5, r5, #21
 800143a:	401c      	ands	r4, r3
 800143c:	0d6d      	lsrs	r5, r5, #21
 800143e:	0767      	lsls	r7, r4, #29
 8001440:	08c0      	lsrs	r0, r0, #3
 8001442:	0264      	lsls	r4, r4, #9
 8001444:	4307      	orrs	r7, r0
 8001446:	0b24      	lsrs	r4, r4, #12
 8001448:	e0ec      	b.n	8001624 <__aeabi_dsub+0x328>
 800144a:	2b00      	cmp	r3, #0
 800144c:	dc00      	bgt.n	8001450 <__aeabi_dsub+0x154>
 800144e:	e329      	b.n	8001aa4 <__aeabi_dsub+0x7a8>
 8001450:	4649      	mov	r1, r9
 8001452:	2900      	cmp	r1, #0
 8001454:	d000      	beq.n	8001458 <__aeabi_dsub+0x15c>
 8001456:	e0d6      	b.n	8001606 <__aeabi_dsub+0x30a>
 8001458:	4659      	mov	r1, fp
 800145a:	4311      	orrs	r1, r2
 800145c:	d100      	bne.n	8001460 <__aeabi_dsub+0x164>
 800145e:	e12e      	b.n	80016be <__aeabi_dsub+0x3c2>
 8001460:	1e59      	subs	r1, r3, #1
 8001462:	2b01      	cmp	r3, #1
 8001464:	d100      	bne.n	8001468 <__aeabi_dsub+0x16c>
 8001466:	e1e6      	b.n	8001836 <__aeabi_dsub+0x53a>
 8001468:	42bb      	cmp	r3, r7
 800146a:	d100      	bne.n	800146e <__aeabi_dsub+0x172>
 800146c:	e182      	b.n	8001774 <__aeabi_dsub+0x478>
 800146e:	2701      	movs	r7, #1
 8001470:	000b      	movs	r3, r1
 8001472:	2938      	cmp	r1, #56	@ 0x38
 8001474:	dc14      	bgt.n	80014a0 <__aeabi_dsub+0x1a4>
 8001476:	2b1f      	cmp	r3, #31
 8001478:	dd00      	ble.n	800147c <__aeabi_dsub+0x180>
 800147a:	e23c      	b.n	80018f6 <__aeabi_dsub+0x5fa>
 800147c:	2720      	movs	r7, #32
 800147e:	1af9      	subs	r1, r7, r3
 8001480:	468c      	mov	ip, r1
 8001482:	4659      	mov	r1, fp
 8001484:	4667      	mov	r7, ip
 8001486:	40b9      	lsls	r1, r7
 8001488:	000f      	movs	r7, r1
 800148a:	0011      	movs	r1, r2
 800148c:	40d9      	lsrs	r1, r3
 800148e:	430f      	orrs	r7, r1
 8001490:	4661      	mov	r1, ip
 8001492:	408a      	lsls	r2, r1
 8001494:	1e51      	subs	r1, r2, #1
 8001496:	418a      	sbcs	r2, r1
 8001498:	4659      	mov	r1, fp
 800149a:	40d9      	lsrs	r1, r3
 800149c:	4317      	orrs	r7, r2
 800149e:	1864      	adds	r4, r4, r1
 80014a0:	183f      	adds	r7, r7, r0
 80014a2:	4287      	cmp	r7, r0
 80014a4:	4180      	sbcs	r0, r0
 80014a6:	4240      	negs	r0, r0
 80014a8:	1824      	adds	r4, r4, r0
 80014aa:	0223      	lsls	r3, r4, #8
 80014ac:	d400      	bmi.n	80014b0 <__aeabi_dsub+0x1b4>
 80014ae:	e0c6      	b.n	800163e <__aeabi_dsub+0x342>
 80014b0:	4b6b      	ldr	r3, [pc, #428]	@ (8001660 <__aeabi_dsub+0x364>)
 80014b2:	3501      	adds	r5, #1
 80014b4:	429d      	cmp	r5, r3
 80014b6:	d100      	bne.n	80014ba <__aeabi_dsub+0x1be>
 80014b8:	e0b2      	b.n	8001620 <__aeabi_dsub+0x324>
 80014ba:	2101      	movs	r1, #1
 80014bc:	4b69      	ldr	r3, [pc, #420]	@ (8001664 <__aeabi_dsub+0x368>)
 80014be:	087a      	lsrs	r2, r7, #1
 80014c0:	401c      	ands	r4, r3
 80014c2:	4039      	ands	r1, r7
 80014c4:	430a      	orrs	r2, r1
 80014c6:	07e7      	lsls	r7, r4, #31
 80014c8:	4317      	orrs	r7, r2
 80014ca:	0864      	lsrs	r4, r4, #1
 80014cc:	e79e      	b.n	800140c <__aeabi_dsub+0x110>
 80014ce:	4b66      	ldr	r3, [pc, #408]	@ (8001668 <__aeabi_dsub+0x36c>)
 80014d0:	4311      	orrs	r1, r2
 80014d2:	468a      	mov	sl, r1
 80014d4:	18eb      	adds	r3, r5, r3
 80014d6:	2900      	cmp	r1, #0
 80014d8:	d028      	beq.n	800152c <__aeabi_dsub+0x230>
 80014da:	4566      	cmp	r6, ip
 80014dc:	d02c      	beq.n	8001538 <__aeabi_dsub+0x23c>
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d05b      	beq.n	800159a <__aeabi_dsub+0x29e>
 80014e2:	2d00      	cmp	r5, #0
 80014e4:	d100      	bne.n	80014e8 <__aeabi_dsub+0x1ec>
 80014e6:	e12c      	b.n	8001742 <__aeabi_dsub+0x446>
 80014e8:	465b      	mov	r3, fp
 80014ea:	4666      	mov	r6, ip
 80014ec:	075f      	lsls	r7, r3, #29
 80014ee:	08d2      	lsrs	r2, r2, #3
 80014f0:	4317      	orrs	r7, r2
 80014f2:	08dd      	lsrs	r5, r3, #3
 80014f4:	003b      	movs	r3, r7
 80014f6:	432b      	orrs	r3, r5
 80014f8:	d100      	bne.n	80014fc <__aeabi_dsub+0x200>
 80014fa:	e0e2      	b.n	80016c2 <__aeabi_dsub+0x3c6>
 80014fc:	2480      	movs	r4, #128	@ 0x80
 80014fe:	0324      	lsls	r4, r4, #12
 8001500:	432c      	orrs	r4, r5
 8001502:	0324      	lsls	r4, r4, #12
 8001504:	4d56      	ldr	r5, [pc, #344]	@ (8001660 <__aeabi_dsub+0x364>)
 8001506:	0b24      	lsrs	r4, r4, #12
 8001508:	e08c      	b.n	8001624 <__aeabi_dsub+0x328>
 800150a:	4659      	mov	r1, fp
 800150c:	4311      	orrs	r1, r2
 800150e:	d100      	bne.n	8001512 <__aeabi_dsub+0x216>
 8001510:	e0d5      	b.n	80016be <__aeabi_dsub+0x3c2>
 8001512:	1e59      	subs	r1, r3, #1
 8001514:	2b01      	cmp	r3, #1
 8001516:	d100      	bne.n	800151a <__aeabi_dsub+0x21e>
 8001518:	e1b9      	b.n	800188e <__aeabi_dsub+0x592>
 800151a:	42bb      	cmp	r3, r7
 800151c:	d100      	bne.n	8001520 <__aeabi_dsub+0x224>
 800151e:	e1b1      	b.n	8001884 <__aeabi_dsub+0x588>
 8001520:	2701      	movs	r7, #1
 8001522:	000b      	movs	r3, r1
 8001524:	2938      	cmp	r1, #56	@ 0x38
 8001526:	dd00      	ble.n	800152a <__aeabi_dsub+0x22e>
 8001528:	e740      	b.n	80013ac <__aeabi_dsub+0xb0>
 800152a:	e72a      	b.n	8001382 <__aeabi_dsub+0x86>
 800152c:	4661      	mov	r1, ip
 800152e:	2701      	movs	r7, #1
 8001530:	4079      	eors	r1, r7
 8001532:	468c      	mov	ip, r1
 8001534:	4566      	cmp	r6, ip
 8001536:	d1d2      	bne.n	80014de <__aeabi_dsub+0x1e2>
 8001538:	2b00      	cmp	r3, #0
 800153a:	d100      	bne.n	800153e <__aeabi_dsub+0x242>
 800153c:	e0c5      	b.n	80016ca <__aeabi_dsub+0x3ce>
 800153e:	2d00      	cmp	r5, #0
 8001540:	d000      	beq.n	8001544 <__aeabi_dsub+0x248>
 8001542:	e155      	b.n	80017f0 <__aeabi_dsub+0x4f4>
 8001544:	464b      	mov	r3, r9
 8001546:	0025      	movs	r5, r4
 8001548:	4305      	orrs	r5, r0
 800154a:	d100      	bne.n	800154e <__aeabi_dsub+0x252>
 800154c:	e212      	b.n	8001974 <__aeabi_dsub+0x678>
 800154e:	1e59      	subs	r1, r3, #1
 8001550:	468c      	mov	ip, r1
 8001552:	2b01      	cmp	r3, #1
 8001554:	d100      	bne.n	8001558 <__aeabi_dsub+0x25c>
 8001556:	e249      	b.n	80019ec <__aeabi_dsub+0x6f0>
 8001558:	4d41      	ldr	r5, [pc, #260]	@ (8001660 <__aeabi_dsub+0x364>)
 800155a:	42ab      	cmp	r3, r5
 800155c:	d100      	bne.n	8001560 <__aeabi_dsub+0x264>
 800155e:	e28f      	b.n	8001a80 <__aeabi_dsub+0x784>
 8001560:	2701      	movs	r7, #1
 8001562:	2938      	cmp	r1, #56	@ 0x38
 8001564:	dc11      	bgt.n	800158a <__aeabi_dsub+0x28e>
 8001566:	4663      	mov	r3, ip
 8001568:	2b1f      	cmp	r3, #31
 800156a:	dd00      	ble.n	800156e <__aeabi_dsub+0x272>
 800156c:	e25b      	b.n	8001a26 <__aeabi_dsub+0x72a>
 800156e:	4661      	mov	r1, ip
 8001570:	2320      	movs	r3, #32
 8001572:	0027      	movs	r7, r4
 8001574:	1a5b      	subs	r3, r3, r1
 8001576:	0005      	movs	r5, r0
 8001578:	4098      	lsls	r0, r3
 800157a:	409f      	lsls	r7, r3
 800157c:	40cd      	lsrs	r5, r1
 800157e:	1e43      	subs	r3, r0, #1
 8001580:	4198      	sbcs	r0, r3
 8001582:	40cc      	lsrs	r4, r1
 8001584:	432f      	orrs	r7, r5
 8001586:	4307      	orrs	r7, r0
 8001588:	44a3      	add	fp, r4
 800158a:	18bf      	adds	r7, r7, r2
 800158c:	4297      	cmp	r7, r2
 800158e:	4192      	sbcs	r2, r2
 8001590:	4252      	negs	r2, r2
 8001592:	445a      	add	r2, fp
 8001594:	0014      	movs	r4, r2
 8001596:	464d      	mov	r5, r9
 8001598:	e787      	b.n	80014aa <__aeabi_dsub+0x1ae>
 800159a:	4f34      	ldr	r7, [pc, #208]	@ (800166c <__aeabi_dsub+0x370>)
 800159c:	1c6b      	adds	r3, r5, #1
 800159e:	423b      	tst	r3, r7
 80015a0:	d000      	beq.n	80015a4 <__aeabi_dsub+0x2a8>
 80015a2:	e0b6      	b.n	8001712 <__aeabi_dsub+0x416>
 80015a4:	4659      	mov	r1, fp
 80015a6:	0023      	movs	r3, r4
 80015a8:	4311      	orrs	r1, r2
 80015aa:	000f      	movs	r7, r1
 80015ac:	4303      	orrs	r3, r0
 80015ae:	2d00      	cmp	r5, #0
 80015b0:	d000      	beq.n	80015b4 <__aeabi_dsub+0x2b8>
 80015b2:	e126      	b.n	8001802 <__aeabi_dsub+0x506>
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d100      	bne.n	80015ba <__aeabi_dsub+0x2be>
 80015b8:	e1c0      	b.n	800193c <__aeabi_dsub+0x640>
 80015ba:	2900      	cmp	r1, #0
 80015bc:	d100      	bne.n	80015c0 <__aeabi_dsub+0x2c4>
 80015be:	e0a1      	b.n	8001704 <__aeabi_dsub+0x408>
 80015c0:	1a83      	subs	r3, r0, r2
 80015c2:	4698      	mov	r8, r3
 80015c4:	465b      	mov	r3, fp
 80015c6:	4540      	cmp	r0, r8
 80015c8:	41ad      	sbcs	r5, r5
 80015ca:	1ae3      	subs	r3, r4, r3
 80015cc:	426d      	negs	r5, r5
 80015ce:	1b5b      	subs	r3, r3, r5
 80015d0:	2580      	movs	r5, #128	@ 0x80
 80015d2:	042d      	lsls	r5, r5, #16
 80015d4:	422b      	tst	r3, r5
 80015d6:	d100      	bne.n	80015da <__aeabi_dsub+0x2de>
 80015d8:	e14b      	b.n	8001872 <__aeabi_dsub+0x576>
 80015da:	465b      	mov	r3, fp
 80015dc:	1a10      	subs	r0, r2, r0
 80015de:	4282      	cmp	r2, r0
 80015e0:	4192      	sbcs	r2, r2
 80015e2:	1b1c      	subs	r4, r3, r4
 80015e4:	0007      	movs	r7, r0
 80015e6:	2601      	movs	r6, #1
 80015e8:	4663      	mov	r3, ip
 80015ea:	4252      	negs	r2, r2
 80015ec:	1aa4      	subs	r4, r4, r2
 80015ee:	4327      	orrs	r7, r4
 80015f0:	401e      	ands	r6, r3
 80015f2:	2f00      	cmp	r7, #0
 80015f4:	d100      	bne.n	80015f8 <__aeabi_dsub+0x2fc>
 80015f6:	e142      	b.n	800187e <__aeabi_dsub+0x582>
 80015f8:	422c      	tst	r4, r5
 80015fa:	d100      	bne.n	80015fe <__aeabi_dsub+0x302>
 80015fc:	e26d      	b.n	8001ada <__aeabi_dsub+0x7de>
 80015fe:	4b19      	ldr	r3, [pc, #100]	@ (8001664 <__aeabi_dsub+0x368>)
 8001600:	2501      	movs	r5, #1
 8001602:	401c      	ands	r4, r3
 8001604:	e71b      	b.n	800143e <__aeabi_dsub+0x142>
 8001606:	42bd      	cmp	r5, r7
 8001608:	d100      	bne.n	800160c <__aeabi_dsub+0x310>
 800160a:	e13b      	b.n	8001884 <__aeabi_dsub+0x588>
 800160c:	2701      	movs	r7, #1
 800160e:	2b38      	cmp	r3, #56	@ 0x38
 8001610:	dd00      	ble.n	8001614 <__aeabi_dsub+0x318>
 8001612:	e745      	b.n	80014a0 <__aeabi_dsub+0x1a4>
 8001614:	2780      	movs	r7, #128	@ 0x80
 8001616:	4659      	mov	r1, fp
 8001618:	043f      	lsls	r7, r7, #16
 800161a:	4339      	orrs	r1, r7
 800161c:	468b      	mov	fp, r1
 800161e:	e72a      	b.n	8001476 <__aeabi_dsub+0x17a>
 8001620:	2400      	movs	r4, #0
 8001622:	2700      	movs	r7, #0
 8001624:	052d      	lsls	r5, r5, #20
 8001626:	4325      	orrs	r5, r4
 8001628:	07f6      	lsls	r6, r6, #31
 800162a:	4335      	orrs	r5, r6
 800162c:	0038      	movs	r0, r7
 800162e:	0029      	movs	r1, r5
 8001630:	b003      	add	sp, #12
 8001632:	bcf0      	pop	{r4, r5, r6, r7}
 8001634:	46bb      	mov	fp, r7
 8001636:	46b2      	mov	sl, r6
 8001638:	46a9      	mov	r9, r5
 800163a:	46a0      	mov	r8, r4
 800163c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800163e:	077b      	lsls	r3, r7, #29
 8001640:	d004      	beq.n	800164c <__aeabi_dsub+0x350>
 8001642:	230f      	movs	r3, #15
 8001644:	403b      	ands	r3, r7
 8001646:	2b04      	cmp	r3, #4
 8001648:	d000      	beq.n	800164c <__aeabi_dsub+0x350>
 800164a:	e6e7      	b.n	800141c <__aeabi_dsub+0x120>
 800164c:	002b      	movs	r3, r5
 800164e:	08f8      	lsrs	r0, r7, #3
 8001650:	4a03      	ldr	r2, [pc, #12]	@ (8001660 <__aeabi_dsub+0x364>)
 8001652:	0767      	lsls	r7, r4, #29
 8001654:	4307      	orrs	r7, r0
 8001656:	08e5      	lsrs	r5, r4, #3
 8001658:	4293      	cmp	r3, r2
 800165a:	d100      	bne.n	800165e <__aeabi_dsub+0x362>
 800165c:	e74a      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 800165e:	e0a5      	b.n	80017ac <__aeabi_dsub+0x4b0>
 8001660:	000007ff 	.word	0x000007ff
 8001664:	ff7fffff 	.word	0xff7fffff
 8001668:	fffff801 	.word	0xfffff801
 800166c:	000007fe 	.word	0x000007fe
 8001670:	0038      	movs	r0, r7
 8001672:	f000 fb75 	bl	8001d60 <__clzsi2>
 8001676:	0003      	movs	r3, r0
 8001678:	3318      	adds	r3, #24
 800167a:	2b1f      	cmp	r3, #31
 800167c:	dc00      	bgt.n	8001680 <__aeabi_dsub+0x384>
 800167e:	e6a7      	b.n	80013d0 <__aeabi_dsub+0xd4>
 8001680:	003a      	movs	r2, r7
 8001682:	3808      	subs	r0, #8
 8001684:	4082      	lsls	r2, r0
 8001686:	429d      	cmp	r5, r3
 8001688:	dd00      	ble.n	800168c <__aeabi_dsub+0x390>
 800168a:	e08a      	b.n	80017a2 <__aeabi_dsub+0x4a6>
 800168c:	1b5b      	subs	r3, r3, r5
 800168e:	1c58      	adds	r0, r3, #1
 8001690:	281f      	cmp	r0, #31
 8001692:	dc00      	bgt.n	8001696 <__aeabi_dsub+0x39a>
 8001694:	e1d8      	b.n	8001a48 <__aeabi_dsub+0x74c>
 8001696:	0017      	movs	r7, r2
 8001698:	3b1f      	subs	r3, #31
 800169a:	40df      	lsrs	r7, r3
 800169c:	2820      	cmp	r0, #32
 800169e:	d005      	beq.n	80016ac <__aeabi_dsub+0x3b0>
 80016a0:	2340      	movs	r3, #64	@ 0x40
 80016a2:	1a1b      	subs	r3, r3, r0
 80016a4:	409a      	lsls	r2, r3
 80016a6:	1e53      	subs	r3, r2, #1
 80016a8:	419a      	sbcs	r2, r3
 80016aa:	4317      	orrs	r7, r2
 80016ac:	2500      	movs	r5, #0
 80016ae:	2f00      	cmp	r7, #0
 80016b0:	d100      	bne.n	80016b4 <__aeabi_dsub+0x3b8>
 80016b2:	e0e5      	b.n	8001880 <__aeabi_dsub+0x584>
 80016b4:	077b      	lsls	r3, r7, #29
 80016b6:	d000      	beq.n	80016ba <__aeabi_dsub+0x3be>
 80016b8:	e6ab      	b.n	8001412 <__aeabi_dsub+0x116>
 80016ba:	002c      	movs	r4, r5
 80016bc:	e7c6      	b.n	800164c <__aeabi_dsub+0x350>
 80016be:	08c0      	lsrs	r0, r0, #3
 80016c0:	e7c6      	b.n	8001650 <__aeabi_dsub+0x354>
 80016c2:	2700      	movs	r7, #0
 80016c4:	2400      	movs	r4, #0
 80016c6:	4dd1      	ldr	r5, [pc, #836]	@ (8001a0c <__aeabi_dsub+0x710>)
 80016c8:	e7ac      	b.n	8001624 <__aeabi_dsub+0x328>
 80016ca:	4fd1      	ldr	r7, [pc, #836]	@ (8001a10 <__aeabi_dsub+0x714>)
 80016cc:	1c6b      	adds	r3, r5, #1
 80016ce:	423b      	tst	r3, r7
 80016d0:	d171      	bne.n	80017b6 <__aeabi_dsub+0x4ba>
 80016d2:	0023      	movs	r3, r4
 80016d4:	4303      	orrs	r3, r0
 80016d6:	2d00      	cmp	r5, #0
 80016d8:	d000      	beq.n	80016dc <__aeabi_dsub+0x3e0>
 80016da:	e14e      	b.n	800197a <__aeabi_dsub+0x67e>
 80016dc:	4657      	mov	r7, sl
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d100      	bne.n	80016e4 <__aeabi_dsub+0x3e8>
 80016e2:	e1b5      	b.n	8001a50 <__aeabi_dsub+0x754>
 80016e4:	2f00      	cmp	r7, #0
 80016e6:	d00d      	beq.n	8001704 <__aeabi_dsub+0x408>
 80016e8:	1883      	adds	r3, r0, r2
 80016ea:	4283      	cmp	r3, r0
 80016ec:	4180      	sbcs	r0, r0
 80016ee:	445c      	add	r4, fp
 80016f0:	4240      	negs	r0, r0
 80016f2:	1824      	adds	r4, r4, r0
 80016f4:	0222      	lsls	r2, r4, #8
 80016f6:	d500      	bpl.n	80016fa <__aeabi_dsub+0x3fe>
 80016f8:	e1c8      	b.n	8001a8c <__aeabi_dsub+0x790>
 80016fa:	001f      	movs	r7, r3
 80016fc:	4698      	mov	r8, r3
 80016fe:	4327      	orrs	r7, r4
 8001700:	d100      	bne.n	8001704 <__aeabi_dsub+0x408>
 8001702:	e0bc      	b.n	800187e <__aeabi_dsub+0x582>
 8001704:	4643      	mov	r3, r8
 8001706:	0767      	lsls	r7, r4, #29
 8001708:	08db      	lsrs	r3, r3, #3
 800170a:	431f      	orrs	r7, r3
 800170c:	08e5      	lsrs	r5, r4, #3
 800170e:	2300      	movs	r3, #0
 8001710:	e04c      	b.n	80017ac <__aeabi_dsub+0x4b0>
 8001712:	1a83      	subs	r3, r0, r2
 8001714:	4698      	mov	r8, r3
 8001716:	465b      	mov	r3, fp
 8001718:	4540      	cmp	r0, r8
 800171a:	41bf      	sbcs	r7, r7
 800171c:	1ae3      	subs	r3, r4, r3
 800171e:	427f      	negs	r7, r7
 8001720:	1bdb      	subs	r3, r3, r7
 8001722:	021f      	lsls	r7, r3, #8
 8001724:	d47c      	bmi.n	8001820 <__aeabi_dsub+0x524>
 8001726:	4647      	mov	r7, r8
 8001728:	431f      	orrs	r7, r3
 800172a:	d100      	bne.n	800172e <__aeabi_dsub+0x432>
 800172c:	e0a6      	b.n	800187c <__aeabi_dsub+0x580>
 800172e:	001c      	movs	r4, r3
 8001730:	4647      	mov	r7, r8
 8001732:	e645      	b.n	80013c0 <__aeabi_dsub+0xc4>
 8001734:	4cb7      	ldr	r4, [pc, #732]	@ (8001a14 <__aeabi_dsub+0x718>)
 8001736:	1aed      	subs	r5, r5, r3
 8001738:	4014      	ands	r4, r2
 800173a:	077b      	lsls	r3, r7, #29
 800173c:	d000      	beq.n	8001740 <__aeabi_dsub+0x444>
 800173e:	e780      	b.n	8001642 <__aeabi_dsub+0x346>
 8001740:	e784      	b.n	800164c <__aeabi_dsub+0x350>
 8001742:	464b      	mov	r3, r9
 8001744:	0025      	movs	r5, r4
 8001746:	4305      	orrs	r5, r0
 8001748:	d066      	beq.n	8001818 <__aeabi_dsub+0x51c>
 800174a:	1e5f      	subs	r7, r3, #1
 800174c:	2b01      	cmp	r3, #1
 800174e:	d100      	bne.n	8001752 <__aeabi_dsub+0x456>
 8001750:	e0fc      	b.n	800194c <__aeabi_dsub+0x650>
 8001752:	4dae      	ldr	r5, [pc, #696]	@ (8001a0c <__aeabi_dsub+0x710>)
 8001754:	42ab      	cmp	r3, r5
 8001756:	d100      	bne.n	800175a <__aeabi_dsub+0x45e>
 8001758:	e15e      	b.n	8001a18 <__aeabi_dsub+0x71c>
 800175a:	4666      	mov	r6, ip
 800175c:	2f38      	cmp	r7, #56	@ 0x38
 800175e:	dc00      	bgt.n	8001762 <__aeabi_dsub+0x466>
 8001760:	e0b4      	b.n	80018cc <__aeabi_dsub+0x5d0>
 8001762:	2001      	movs	r0, #1
 8001764:	1a17      	subs	r7, r2, r0
 8001766:	42ba      	cmp	r2, r7
 8001768:	4192      	sbcs	r2, r2
 800176a:	465b      	mov	r3, fp
 800176c:	4252      	negs	r2, r2
 800176e:	464d      	mov	r5, r9
 8001770:	1a9c      	subs	r4, r3, r2
 8001772:	e620      	b.n	80013b6 <__aeabi_dsub+0xba>
 8001774:	0767      	lsls	r7, r4, #29
 8001776:	08c0      	lsrs	r0, r0, #3
 8001778:	4307      	orrs	r7, r0
 800177a:	08e5      	lsrs	r5, r4, #3
 800177c:	e6ba      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 800177e:	001f      	movs	r7, r3
 8001780:	4659      	mov	r1, fp
 8001782:	3f20      	subs	r7, #32
 8001784:	40f9      	lsrs	r1, r7
 8001786:	000f      	movs	r7, r1
 8001788:	2b20      	cmp	r3, #32
 800178a:	d005      	beq.n	8001798 <__aeabi_dsub+0x49c>
 800178c:	2140      	movs	r1, #64	@ 0x40
 800178e:	1acb      	subs	r3, r1, r3
 8001790:	4659      	mov	r1, fp
 8001792:	4099      	lsls	r1, r3
 8001794:	430a      	orrs	r2, r1
 8001796:	4692      	mov	sl, r2
 8001798:	4653      	mov	r3, sl
 800179a:	1e5a      	subs	r2, r3, #1
 800179c:	4193      	sbcs	r3, r2
 800179e:	431f      	orrs	r7, r3
 80017a0:	e604      	b.n	80013ac <__aeabi_dsub+0xb0>
 80017a2:	1aeb      	subs	r3, r5, r3
 80017a4:	4d9b      	ldr	r5, [pc, #620]	@ (8001a14 <__aeabi_dsub+0x718>)
 80017a6:	4015      	ands	r5, r2
 80017a8:	076f      	lsls	r7, r5, #29
 80017aa:	08ed      	lsrs	r5, r5, #3
 80017ac:	032c      	lsls	r4, r5, #12
 80017ae:	055d      	lsls	r5, r3, #21
 80017b0:	0b24      	lsrs	r4, r4, #12
 80017b2:	0d6d      	lsrs	r5, r5, #21
 80017b4:	e736      	b.n	8001624 <__aeabi_dsub+0x328>
 80017b6:	4d95      	ldr	r5, [pc, #596]	@ (8001a0c <__aeabi_dsub+0x710>)
 80017b8:	42ab      	cmp	r3, r5
 80017ba:	d100      	bne.n	80017be <__aeabi_dsub+0x4c2>
 80017bc:	e0d6      	b.n	800196c <__aeabi_dsub+0x670>
 80017be:	1882      	adds	r2, r0, r2
 80017c0:	0021      	movs	r1, r4
 80017c2:	4282      	cmp	r2, r0
 80017c4:	4180      	sbcs	r0, r0
 80017c6:	4459      	add	r1, fp
 80017c8:	4240      	negs	r0, r0
 80017ca:	1808      	adds	r0, r1, r0
 80017cc:	07c7      	lsls	r7, r0, #31
 80017ce:	0852      	lsrs	r2, r2, #1
 80017d0:	4317      	orrs	r7, r2
 80017d2:	0844      	lsrs	r4, r0, #1
 80017d4:	0752      	lsls	r2, r2, #29
 80017d6:	d400      	bmi.n	80017da <__aeabi_dsub+0x4de>
 80017d8:	e185      	b.n	8001ae6 <__aeabi_dsub+0x7ea>
 80017da:	220f      	movs	r2, #15
 80017dc:	001d      	movs	r5, r3
 80017de:	403a      	ands	r2, r7
 80017e0:	2a04      	cmp	r2, #4
 80017e2:	d000      	beq.n	80017e6 <__aeabi_dsub+0x4ea>
 80017e4:	e61a      	b.n	800141c <__aeabi_dsub+0x120>
 80017e6:	08ff      	lsrs	r7, r7, #3
 80017e8:	0764      	lsls	r4, r4, #29
 80017ea:	4327      	orrs	r7, r4
 80017ec:	0905      	lsrs	r5, r0, #4
 80017ee:	e7dd      	b.n	80017ac <__aeabi_dsub+0x4b0>
 80017f0:	465b      	mov	r3, fp
 80017f2:	08d2      	lsrs	r2, r2, #3
 80017f4:	075f      	lsls	r7, r3, #29
 80017f6:	4317      	orrs	r7, r2
 80017f8:	08dd      	lsrs	r5, r3, #3
 80017fa:	e67b      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 80017fc:	2700      	movs	r7, #0
 80017fe:	2400      	movs	r4, #0
 8001800:	e710      	b.n	8001624 <__aeabi_dsub+0x328>
 8001802:	2b00      	cmp	r3, #0
 8001804:	d000      	beq.n	8001808 <__aeabi_dsub+0x50c>
 8001806:	e0d6      	b.n	80019b6 <__aeabi_dsub+0x6ba>
 8001808:	2900      	cmp	r1, #0
 800180a:	d000      	beq.n	800180e <__aeabi_dsub+0x512>
 800180c:	e12f      	b.n	8001a6e <__aeabi_dsub+0x772>
 800180e:	2480      	movs	r4, #128	@ 0x80
 8001810:	2600      	movs	r6, #0
 8001812:	4d7e      	ldr	r5, [pc, #504]	@ (8001a0c <__aeabi_dsub+0x710>)
 8001814:	0324      	lsls	r4, r4, #12
 8001816:	e705      	b.n	8001624 <__aeabi_dsub+0x328>
 8001818:	4666      	mov	r6, ip
 800181a:	465c      	mov	r4, fp
 800181c:	08d0      	lsrs	r0, r2, #3
 800181e:	e717      	b.n	8001650 <__aeabi_dsub+0x354>
 8001820:	465b      	mov	r3, fp
 8001822:	1a17      	subs	r7, r2, r0
 8001824:	42ba      	cmp	r2, r7
 8001826:	4192      	sbcs	r2, r2
 8001828:	1b1c      	subs	r4, r3, r4
 800182a:	2601      	movs	r6, #1
 800182c:	4663      	mov	r3, ip
 800182e:	4252      	negs	r2, r2
 8001830:	1aa4      	subs	r4, r4, r2
 8001832:	401e      	ands	r6, r3
 8001834:	e5c4      	b.n	80013c0 <__aeabi_dsub+0xc4>
 8001836:	1883      	adds	r3, r0, r2
 8001838:	4283      	cmp	r3, r0
 800183a:	4180      	sbcs	r0, r0
 800183c:	445c      	add	r4, fp
 800183e:	4240      	negs	r0, r0
 8001840:	1825      	adds	r5, r4, r0
 8001842:	022a      	lsls	r2, r5, #8
 8001844:	d400      	bmi.n	8001848 <__aeabi_dsub+0x54c>
 8001846:	e0da      	b.n	80019fe <__aeabi_dsub+0x702>
 8001848:	4a72      	ldr	r2, [pc, #456]	@ (8001a14 <__aeabi_dsub+0x718>)
 800184a:	085b      	lsrs	r3, r3, #1
 800184c:	4015      	ands	r5, r2
 800184e:	07ea      	lsls	r2, r5, #31
 8001850:	431a      	orrs	r2, r3
 8001852:	0869      	lsrs	r1, r5, #1
 8001854:	075b      	lsls	r3, r3, #29
 8001856:	d400      	bmi.n	800185a <__aeabi_dsub+0x55e>
 8001858:	e14a      	b.n	8001af0 <__aeabi_dsub+0x7f4>
 800185a:	230f      	movs	r3, #15
 800185c:	4013      	ands	r3, r2
 800185e:	2b04      	cmp	r3, #4
 8001860:	d100      	bne.n	8001864 <__aeabi_dsub+0x568>
 8001862:	e0fc      	b.n	8001a5e <__aeabi_dsub+0x762>
 8001864:	1d17      	adds	r7, r2, #4
 8001866:	4297      	cmp	r7, r2
 8001868:	41a4      	sbcs	r4, r4
 800186a:	4264      	negs	r4, r4
 800186c:	2502      	movs	r5, #2
 800186e:	1864      	adds	r4, r4, r1
 8001870:	e6ec      	b.n	800164c <__aeabi_dsub+0x350>
 8001872:	4647      	mov	r7, r8
 8001874:	001c      	movs	r4, r3
 8001876:	431f      	orrs	r7, r3
 8001878:	d000      	beq.n	800187c <__aeabi_dsub+0x580>
 800187a:	e743      	b.n	8001704 <__aeabi_dsub+0x408>
 800187c:	2600      	movs	r6, #0
 800187e:	2500      	movs	r5, #0
 8001880:	2400      	movs	r4, #0
 8001882:	e6cf      	b.n	8001624 <__aeabi_dsub+0x328>
 8001884:	08c0      	lsrs	r0, r0, #3
 8001886:	0767      	lsls	r7, r4, #29
 8001888:	4307      	orrs	r7, r0
 800188a:	08e5      	lsrs	r5, r4, #3
 800188c:	e632      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 800188e:	1a87      	subs	r7, r0, r2
 8001890:	465b      	mov	r3, fp
 8001892:	42b8      	cmp	r0, r7
 8001894:	4180      	sbcs	r0, r0
 8001896:	1ae4      	subs	r4, r4, r3
 8001898:	4240      	negs	r0, r0
 800189a:	1a24      	subs	r4, r4, r0
 800189c:	0223      	lsls	r3, r4, #8
 800189e:	d428      	bmi.n	80018f2 <__aeabi_dsub+0x5f6>
 80018a0:	0763      	lsls	r3, r4, #29
 80018a2:	08ff      	lsrs	r7, r7, #3
 80018a4:	431f      	orrs	r7, r3
 80018a6:	08e5      	lsrs	r5, r4, #3
 80018a8:	2301      	movs	r3, #1
 80018aa:	e77f      	b.n	80017ac <__aeabi_dsub+0x4b0>
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d100      	bne.n	80018b2 <__aeabi_dsub+0x5b6>
 80018b0:	e673      	b.n	800159a <__aeabi_dsub+0x29e>
 80018b2:	464b      	mov	r3, r9
 80018b4:	1b5f      	subs	r7, r3, r5
 80018b6:	003b      	movs	r3, r7
 80018b8:	2d00      	cmp	r5, #0
 80018ba:	d100      	bne.n	80018be <__aeabi_dsub+0x5c2>
 80018bc:	e742      	b.n	8001744 <__aeabi_dsub+0x448>
 80018be:	2f38      	cmp	r7, #56	@ 0x38
 80018c0:	dd00      	ble.n	80018c4 <__aeabi_dsub+0x5c8>
 80018c2:	e0ec      	b.n	8001a9e <__aeabi_dsub+0x7a2>
 80018c4:	2380      	movs	r3, #128	@ 0x80
 80018c6:	000e      	movs	r6, r1
 80018c8:	041b      	lsls	r3, r3, #16
 80018ca:	431c      	orrs	r4, r3
 80018cc:	2f1f      	cmp	r7, #31
 80018ce:	dc25      	bgt.n	800191c <__aeabi_dsub+0x620>
 80018d0:	2520      	movs	r5, #32
 80018d2:	0023      	movs	r3, r4
 80018d4:	1bed      	subs	r5, r5, r7
 80018d6:	0001      	movs	r1, r0
 80018d8:	40a8      	lsls	r0, r5
 80018da:	40ab      	lsls	r3, r5
 80018dc:	40f9      	lsrs	r1, r7
 80018de:	1e45      	subs	r5, r0, #1
 80018e0:	41a8      	sbcs	r0, r5
 80018e2:	430b      	orrs	r3, r1
 80018e4:	40fc      	lsrs	r4, r7
 80018e6:	4318      	orrs	r0, r3
 80018e8:	465b      	mov	r3, fp
 80018ea:	1b1b      	subs	r3, r3, r4
 80018ec:	469b      	mov	fp, r3
 80018ee:	e739      	b.n	8001764 <__aeabi_dsub+0x468>
 80018f0:	4666      	mov	r6, ip
 80018f2:	2501      	movs	r5, #1
 80018f4:	e562      	b.n	80013bc <__aeabi_dsub+0xc0>
 80018f6:	001f      	movs	r7, r3
 80018f8:	4659      	mov	r1, fp
 80018fa:	3f20      	subs	r7, #32
 80018fc:	40f9      	lsrs	r1, r7
 80018fe:	468c      	mov	ip, r1
 8001900:	2b20      	cmp	r3, #32
 8001902:	d005      	beq.n	8001910 <__aeabi_dsub+0x614>
 8001904:	2740      	movs	r7, #64	@ 0x40
 8001906:	4659      	mov	r1, fp
 8001908:	1afb      	subs	r3, r7, r3
 800190a:	4099      	lsls	r1, r3
 800190c:	430a      	orrs	r2, r1
 800190e:	4692      	mov	sl, r2
 8001910:	4657      	mov	r7, sl
 8001912:	1e7b      	subs	r3, r7, #1
 8001914:	419f      	sbcs	r7, r3
 8001916:	4663      	mov	r3, ip
 8001918:	431f      	orrs	r7, r3
 800191a:	e5c1      	b.n	80014a0 <__aeabi_dsub+0x1a4>
 800191c:	003b      	movs	r3, r7
 800191e:	0025      	movs	r5, r4
 8001920:	3b20      	subs	r3, #32
 8001922:	40dd      	lsrs	r5, r3
 8001924:	2f20      	cmp	r7, #32
 8001926:	d004      	beq.n	8001932 <__aeabi_dsub+0x636>
 8001928:	2340      	movs	r3, #64	@ 0x40
 800192a:	1bdb      	subs	r3, r3, r7
 800192c:	409c      	lsls	r4, r3
 800192e:	4320      	orrs	r0, r4
 8001930:	4680      	mov	r8, r0
 8001932:	4640      	mov	r0, r8
 8001934:	1e43      	subs	r3, r0, #1
 8001936:	4198      	sbcs	r0, r3
 8001938:	4328      	orrs	r0, r5
 800193a:	e713      	b.n	8001764 <__aeabi_dsub+0x468>
 800193c:	2900      	cmp	r1, #0
 800193e:	d09d      	beq.n	800187c <__aeabi_dsub+0x580>
 8001940:	2601      	movs	r6, #1
 8001942:	4663      	mov	r3, ip
 8001944:	465c      	mov	r4, fp
 8001946:	4690      	mov	r8, r2
 8001948:	401e      	ands	r6, r3
 800194a:	e6db      	b.n	8001704 <__aeabi_dsub+0x408>
 800194c:	1a17      	subs	r7, r2, r0
 800194e:	465b      	mov	r3, fp
 8001950:	42ba      	cmp	r2, r7
 8001952:	4192      	sbcs	r2, r2
 8001954:	1b1c      	subs	r4, r3, r4
 8001956:	4252      	negs	r2, r2
 8001958:	1aa4      	subs	r4, r4, r2
 800195a:	0223      	lsls	r3, r4, #8
 800195c:	d4c8      	bmi.n	80018f0 <__aeabi_dsub+0x5f4>
 800195e:	0763      	lsls	r3, r4, #29
 8001960:	08ff      	lsrs	r7, r7, #3
 8001962:	431f      	orrs	r7, r3
 8001964:	4666      	mov	r6, ip
 8001966:	2301      	movs	r3, #1
 8001968:	08e5      	lsrs	r5, r4, #3
 800196a:	e71f      	b.n	80017ac <__aeabi_dsub+0x4b0>
 800196c:	001d      	movs	r5, r3
 800196e:	2400      	movs	r4, #0
 8001970:	2700      	movs	r7, #0
 8001972:	e657      	b.n	8001624 <__aeabi_dsub+0x328>
 8001974:	465c      	mov	r4, fp
 8001976:	08d0      	lsrs	r0, r2, #3
 8001978:	e66a      	b.n	8001650 <__aeabi_dsub+0x354>
 800197a:	2b00      	cmp	r3, #0
 800197c:	d100      	bne.n	8001980 <__aeabi_dsub+0x684>
 800197e:	e737      	b.n	80017f0 <__aeabi_dsub+0x4f4>
 8001980:	4653      	mov	r3, sl
 8001982:	08c0      	lsrs	r0, r0, #3
 8001984:	0767      	lsls	r7, r4, #29
 8001986:	4307      	orrs	r7, r0
 8001988:	08e5      	lsrs	r5, r4, #3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d100      	bne.n	8001990 <__aeabi_dsub+0x694>
 800198e:	e5b1      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 8001990:	2380      	movs	r3, #128	@ 0x80
 8001992:	031b      	lsls	r3, r3, #12
 8001994:	421d      	tst	r5, r3
 8001996:	d008      	beq.n	80019aa <__aeabi_dsub+0x6ae>
 8001998:	4659      	mov	r1, fp
 800199a:	08c8      	lsrs	r0, r1, #3
 800199c:	4218      	tst	r0, r3
 800199e:	d104      	bne.n	80019aa <__aeabi_dsub+0x6ae>
 80019a0:	08d2      	lsrs	r2, r2, #3
 80019a2:	0749      	lsls	r1, r1, #29
 80019a4:	430a      	orrs	r2, r1
 80019a6:	0017      	movs	r7, r2
 80019a8:	0005      	movs	r5, r0
 80019aa:	0f7b      	lsrs	r3, r7, #29
 80019ac:	00ff      	lsls	r7, r7, #3
 80019ae:	08ff      	lsrs	r7, r7, #3
 80019b0:	075b      	lsls	r3, r3, #29
 80019b2:	431f      	orrs	r7, r3
 80019b4:	e59e      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 80019b6:	08c0      	lsrs	r0, r0, #3
 80019b8:	0763      	lsls	r3, r4, #29
 80019ba:	4318      	orrs	r0, r3
 80019bc:	08e5      	lsrs	r5, r4, #3
 80019be:	2900      	cmp	r1, #0
 80019c0:	d053      	beq.n	8001a6a <__aeabi_dsub+0x76e>
 80019c2:	2380      	movs	r3, #128	@ 0x80
 80019c4:	031b      	lsls	r3, r3, #12
 80019c6:	421d      	tst	r5, r3
 80019c8:	d00a      	beq.n	80019e0 <__aeabi_dsub+0x6e4>
 80019ca:	4659      	mov	r1, fp
 80019cc:	08cc      	lsrs	r4, r1, #3
 80019ce:	421c      	tst	r4, r3
 80019d0:	d106      	bne.n	80019e0 <__aeabi_dsub+0x6e4>
 80019d2:	2601      	movs	r6, #1
 80019d4:	4663      	mov	r3, ip
 80019d6:	0025      	movs	r5, r4
 80019d8:	08d0      	lsrs	r0, r2, #3
 80019da:	0749      	lsls	r1, r1, #29
 80019dc:	4308      	orrs	r0, r1
 80019de:	401e      	ands	r6, r3
 80019e0:	0f47      	lsrs	r7, r0, #29
 80019e2:	00c0      	lsls	r0, r0, #3
 80019e4:	08c0      	lsrs	r0, r0, #3
 80019e6:	077f      	lsls	r7, r7, #29
 80019e8:	4307      	orrs	r7, r0
 80019ea:	e583      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 80019ec:	1883      	adds	r3, r0, r2
 80019ee:	4293      	cmp	r3, r2
 80019f0:	4192      	sbcs	r2, r2
 80019f2:	445c      	add	r4, fp
 80019f4:	4252      	negs	r2, r2
 80019f6:	18a5      	adds	r5, r4, r2
 80019f8:	022a      	lsls	r2, r5, #8
 80019fa:	d500      	bpl.n	80019fe <__aeabi_dsub+0x702>
 80019fc:	e724      	b.n	8001848 <__aeabi_dsub+0x54c>
 80019fe:	076f      	lsls	r7, r5, #29
 8001a00:	08db      	lsrs	r3, r3, #3
 8001a02:	431f      	orrs	r7, r3
 8001a04:	08ed      	lsrs	r5, r5, #3
 8001a06:	2301      	movs	r3, #1
 8001a08:	e6d0      	b.n	80017ac <__aeabi_dsub+0x4b0>
 8001a0a:	46c0      	nop			@ (mov r8, r8)
 8001a0c:	000007ff 	.word	0x000007ff
 8001a10:	000007fe 	.word	0x000007fe
 8001a14:	ff7fffff 	.word	0xff7fffff
 8001a18:	465b      	mov	r3, fp
 8001a1a:	08d2      	lsrs	r2, r2, #3
 8001a1c:	075f      	lsls	r7, r3, #29
 8001a1e:	4666      	mov	r6, ip
 8001a20:	4317      	orrs	r7, r2
 8001a22:	08dd      	lsrs	r5, r3, #3
 8001a24:	e566      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 8001a26:	0025      	movs	r5, r4
 8001a28:	3b20      	subs	r3, #32
 8001a2a:	40dd      	lsrs	r5, r3
 8001a2c:	4663      	mov	r3, ip
 8001a2e:	2b20      	cmp	r3, #32
 8001a30:	d005      	beq.n	8001a3e <__aeabi_dsub+0x742>
 8001a32:	2340      	movs	r3, #64	@ 0x40
 8001a34:	4661      	mov	r1, ip
 8001a36:	1a5b      	subs	r3, r3, r1
 8001a38:	409c      	lsls	r4, r3
 8001a3a:	4320      	orrs	r0, r4
 8001a3c:	4680      	mov	r8, r0
 8001a3e:	4647      	mov	r7, r8
 8001a40:	1e7b      	subs	r3, r7, #1
 8001a42:	419f      	sbcs	r7, r3
 8001a44:	432f      	orrs	r7, r5
 8001a46:	e5a0      	b.n	800158a <__aeabi_dsub+0x28e>
 8001a48:	2120      	movs	r1, #32
 8001a4a:	2700      	movs	r7, #0
 8001a4c:	1a09      	subs	r1, r1, r0
 8001a4e:	e4d2      	b.n	80013f6 <__aeabi_dsub+0xfa>
 8001a50:	2f00      	cmp	r7, #0
 8001a52:	d100      	bne.n	8001a56 <__aeabi_dsub+0x75a>
 8001a54:	e713      	b.n	800187e <__aeabi_dsub+0x582>
 8001a56:	465c      	mov	r4, fp
 8001a58:	0017      	movs	r7, r2
 8001a5a:	2500      	movs	r5, #0
 8001a5c:	e5f6      	b.n	800164c <__aeabi_dsub+0x350>
 8001a5e:	08d7      	lsrs	r7, r2, #3
 8001a60:	0749      	lsls	r1, r1, #29
 8001a62:	2302      	movs	r3, #2
 8001a64:	430f      	orrs	r7, r1
 8001a66:	092d      	lsrs	r5, r5, #4
 8001a68:	e6a0      	b.n	80017ac <__aeabi_dsub+0x4b0>
 8001a6a:	0007      	movs	r7, r0
 8001a6c:	e542      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	2601      	movs	r6, #1
 8001a72:	075f      	lsls	r7, r3, #29
 8001a74:	08dd      	lsrs	r5, r3, #3
 8001a76:	4663      	mov	r3, ip
 8001a78:	08d2      	lsrs	r2, r2, #3
 8001a7a:	4317      	orrs	r7, r2
 8001a7c:	401e      	ands	r6, r3
 8001a7e:	e539      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 8001a80:	465b      	mov	r3, fp
 8001a82:	08d2      	lsrs	r2, r2, #3
 8001a84:	075f      	lsls	r7, r3, #29
 8001a86:	4317      	orrs	r7, r2
 8001a88:	08dd      	lsrs	r5, r3, #3
 8001a8a:	e533      	b.n	80014f4 <__aeabi_dsub+0x1f8>
 8001a8c:	4a1e      	ldr	r2, [pc, #120]	@ (8001b08 <__aeabi_dsub+0x80c>)
 8001a8e:	08db      	lsrs	r3, r3, #3
 8001a90:	4022      	ands	r2, r4
 8001a92:	0757      	lsls	r7, r2, #29
 8001a94:	0252      	lsls	r2, r2, #9
 8001a96:	2501      	movs	r5, #1
 8001a98:	431f      	orrs	r7, r3
 8001a9a:	0b14      	lsrs	r4, r2, #12
 8001a9c:	e5c2      	b.n	8001624 <__aeabi_dsub+0x328>
 8001a9e:	000e      	movs	r6, r1
 8001aa0:	2001      	movs	r0, #1
 8001aa2:	e65f      	b.n	8001764 <__aeabi_dsub+0x468>
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d00d      	beq.n	8001ac4 <__aeabi_dsub+0x7c8>
 8001aa8:	464b      	mov	r3, r9
 8001aaa:	1b5b      	subs	r3, r3, r5
 8001aac:	469c      	mov	ip, r3
 8001aae:	2d00      	cmp	r5, #0
 8001ab0:	d100      	bne.n	8001ab4 <__aeabi_dsub+0x7b8>
 8001ab2:	e548      	b.n	8001546 <__aeabi_dsub+0x24a>
 8001ab4:	2701      	movs	r7, #1
 8001ab6:	2b38      	cmp	r3, #56	@ 0x38
 8001ab8:	dd00      	ble.n	8001abc <__aeabi_dsub+0x7c0>
 8001aba:	e566      	b.n	800158a <__aeabi_dsub+0x28e>
 8001abc:	2380      	movs	r3, #128	@ 0x80
 8001abe:	041b      	lsls	r3, r3, #16
 8001ac0:	431c      	orrs	r4, r3
 8001ac2:	e550      	b.n	8001566 <__aeabi_dsub+0x26a>
 8001ac4:	1c6b      	adds	r3, r5, #1
 8001ac6:	4d11      	ldr	r5, [pc, #68]	@ (8001b0c <__aeabi_dsub+0x810>)
 8001ac8:	422b      	tst	r3, r5
 8001aca:	d000      	beq.n	8001ace <__aeabi_dsub+0x7d2>
 8001acc:	e673      	b.n	80017b6 <__aeabi_dsub+0x4ba>
 8001ace:	4659      	mov	r1, fp
 8001ad0:	0023      	movs	r3, r4
 8001ad2:	4311      	orrs	r1, r2
 8001ad4:	468a      	mov	sl, r1
 8001ad6:	4303      	orrs	r3, r0
 8001ad8:	e600      	b.n	80016dc <__aeabi_dsub+0x3e0>
 8001ada:	0767      	lsls	r7, r4, #29
 8001adc:	08c0      	lsrs	r0, r0, #3
 8001ade:	2300      	movs	r3, #0
 8001ae0:	4307      	orrs	r7, r0
 8001ae2:	08e5      	lsrs	r5, r4, #3
 8001ae4:	e662      	b.n	80017ac <__aeabi_dsub+0x4b0>
 8001ae6:	0764      	lsls	r4, r4, #29
 8001ae8:	08ff      	lsrs	r7, r7, #3
 8001aea:	4327      	orrs	r7, r4
 8001aec:	0905      	lsrs	r5, r0, #4
 8001aee:	e65d      	b.n	80017ac <__aeabi_dsub+0x4b0>
 8001af0:	08d2      	lsrs	r2, r2, #3
 8001af2:	0749      	lsls	r1, r1, #29
 8001af4:	4311      	orrs	r1, r2
 8001af6:	000f      	movs	r7, r1
 8001af8:	2302      	movs	r3, #2
 8001afa:	092d      	lsrs	r5, r5, #4
 8001afc:	e656      	b.n	80017ac <__aeabi_dsub+0x4b0>
 8001afe:	0007      	movs	r7, r0
 8001b00:	e5a4      	b.n	800164c <__aeabi_dsub+0x350>
 8001b02:	0038      	movs	r0, r7
 8001b04:	e48f      	b.n	8001426 <__aeabi_dsub+0x12a>
 8001b06:	46c0      	nop			@ (mov r8, r8)
 8001b08:	ff7fffff 	.word	0xff7fffff
 8001b0c:	000007fe 	.word	0x000007fe

08001b10 <__aeabi_ui2d>:
 8001b10:	b510      	push	{r4, lr}
 8001b12:	1e04      	subs	r4, r0, #0
 8001b14:	d010      	beq.n	8001b38 <__aeabi_ui2d+0x28>
 8001b16:	f000 f923 	bl	8001d60 <__clzsi2>
 8001b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b54 <__aeabi_ui2d+0x44>)
 8001b1c:	1a1b      	subs	r3, r3, r0
 8001b1e:	055b      	lsls	r3, r3, #21
 8001b20:	0d5b      	lsrs	r3, r3, #21
 8001b22:	280a      	cmp	r0, #10
 8001b24:	dc0f      	bgt.n	8001b46 <__aeabi_ui2d+0x36>
 8001b26:	220b      	movs	r2, #11
 8001b28:	0021      	movs	r1, r4
 8001b2a:	1a12      	subs	r2, r2, r0
 8001b2c:	40d1      	lsrs	r1, r2
 8001b2e:	3015      	adds	r0, #21
 8001b30:	030a      	lsls	r2, r1, #12
 8001b32:	4084      	lsls	r4, r0
 8001b34:	0b12      	lsrs	r2, r2, #12
 8001b36:	e001      	b.n	8001b3c <__aeabi_ui2d+0x2c>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	051b      	lsls	r3, r3, #20
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	0020      	movs	r0, r4
 8001b42:	0019      	movs	r1, r3
 8001b44:	bd10      	pop	{r4, pc}
 8001b46:	0022      	movs	r2, r4
 8001b48:	380b      	subs	r0, #11
 8001b4a:	4082      	lsls	r2, r0
 8001b4c:	0312      	lsls	r2, r2, #12
 8001b4e:	2400      	movs	r4, #0
 8001b50:	0b12      	lsrs	r2, r2, #12
 8001b52:	e7f3      	b.n	8001b3c <__aeabi_ui2d+0x2c>
 8001b54:	0000041e 	.word	0x0000041e

08001b58 <__aeabi_f2d>:
 8001b58:	b570      	push	{r4, r5, r6, lr}
 8001b5a:	0242      	lsls	r2, r0, #9
 8001b5c:	0043      	lsls	r3, r0, #1
 8001b5e:	0fc4      	lsrs	r4, r0, #31
 8001b60:	20fe      	movs	r0, #254	@ 0xfe
 8001b62:	0e1b      	lsrs	r3, r3, #24
 8001b64:	1c59      	adds	r1, r3, #1
 8001b66:	0a55      	lsrs	r5, r2, #9
 8001b68:	4208      	tst	r0, r1
 8001b6a:	d00c      	beq.n	8001b86 <__aeabi_f2d+0x2e>
 8001b6c:	21e0      	movs	r1, #224	@ 0xe0
 8001b6e:	0089      	lsls	r1, r1, #2
 8001b70:	468c      	mov	ip, r1
 8001b72:	076d      	lsls	r5, r5, #29
 8001b74:	0b12      	lsrs	r2, r2, #12
 8001b76:	4463      	add	r3, ip
 8001b78:	051b      	lsls	r3, r3, #20
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	07e4      	lsls	r4, r4, #31
 8001b7e:	4323      	orrs	r3, r4
 8001b80:	0028      	movs	r0, r5
 8001b82:	0019      	movs	r1, r3
 8001b84:	bd70      	pop	{r4, r5, r6, pc}
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d114      	bne.n	8001bb4 <__aeabi_f2d+0x5c>
 8001b8a:	2d00      	cmp	r5, #0
 8001b8c:	d01b      	beq.n	8001bc6 <__aeabi_f2d+0x6e>
 8001b8e:	0028      	movs	r0, r5
 8001b90:	f000 f8e6 	bl	8001d60 <__clzsi2>
 8001b94:	280a      	cmp	r0, #10
 8001b96:	dc1c      	bgt.n	8001bd2 <__aeabi_f2d+0x7a>
 8001b98:	230b      	movs	r3, #11
 8001b9a:	002a      	movs	r2, r5
 8001b9c:	1a1b      	subs	r3, r3, r0
 8001b9e:	40da      	lsrs	r2, r3
 8001ba0:	0003      	movs	r3, r0
 8001ba2:	3315      	adds	r3, #21
 8001ba4:	409d      	lsls	r5, r3
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <__aeabi_f2d+0x88>)
 8001ba8:	0312      	lsls	r2, r2, #12
 8001baa:	1a1b      	subs	r3, r3, r0
 8001bac:	055b      	lsls	r3, r3, #21
 8001bae:	0b12      	lsrs	r2, r2, #12
 8001bb0:	0d5b      	lsrs	r3, r3, #21
 8001bb2:	e7e1      	b.n	8001b78 <__aeabi_f2d+0x20>
 8001bb4:	2d00      	cmp	r5, #0
 8001bb6:	d009      	beq.n	8001bcc <__aeabi_f2d+0x74>
 8001bb8:	0b13      	lsrs	r3, r2, #12
 8001bba:	2280      	movs	r2, #128	@ 0x80
 8001bbc:	0312      	lsls	r2, r2, #12
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	076d      	lsls	r5, r5, #29
 8001bc2:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <__aeabi_f2d+0x8c>)
 8001bc4:	e7d8      	b.n	8001b78 <__aeabi_f2d+0x20>
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	2200      	movs	r2, #0
 8001bca:	e7d5      	b.n	8001b78 <__aeabi_f2d+0x20>
 8001bcc:	2200      	movs	r2, #0
 8001bce:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <__aeabi_f2d+0x8c>)
 8001bd0:	e7d2      	b.n	8001b78 <__aeabi_f2d+0x20>
 8001bd2:	0003      	movs	r3, r0
 8001bd4:	002a      	movs	r2, r5
 8001bd6:	3b0b      	subs	r3, #11
 8001bd8:	409a      	lsls	r2, r3
 8001bda:	2500      	movs	r5, #0
 8001bdc:	e7e3      	b.n	8001ba6 <__aeabi_f2d+0x4e>
 8001bde:	46c0      	nop			@ (mov r8, r8)
 8001be0:	00000389 	.word	0x00000389
 8001be4:	000007ff 	.word	0x000007ff

08001be8 <__aeabi_d2f>:
 8001be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bea:	004b      	lsls	r3, r1, #1
 8001bec:	030f      	lsls	r7, r1, #12
 8001bee:	0d5b      	lsrs	r3, r3, #21
 8001bf0:	4c3a      	ldr	r4, [pc, #232]	@ (8001cdc <__aeabi_d2f+0xf4>)
 8001bf2:	0f45      	lsrs	r5, r0, #29
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	0a7f      	lsrs	r7, r7, #9
 8001bf8:	1c5e      	adds	r6, r3, #1
 8001bfa:	432f      	orrs	r7, r5
 8001bfc:	9000      	str	r0, [sp, #0]
 8001bfe:	9101      	str	r1, [sp, #4]
 8001c00:	0fca      	lsrs	r2, r1, #31
 8001c02:	00c5      	lsls	r5, r0, #3
 8001c04:	4226      	tst	r6, r4
 8001c06:	d00b      	beq.n	8001c20 <__aeabi_d2f+0x38>
 8001c08:	4935      	ldr	r1, [pc, #212]	@ (8001ce0 <__aeabi_d2f+0xf8>)
 8001c0a:	185c      	adds	r4, r3, r1
 8001c0c:	2cfe      	cmp	r4, #254	@ 0xfe
 8001c0e:	dd13      	ble.n	8001c38 <__aeabi_d2f+0x50>
 8001c10:	20ff      	movs	r0, #255	@ 0xff
 8001c12:	2300      	movs	r3, #0
 8001c14:	05c0      	lsls	r0, r0, #23
 8001c16:	4318      	orrs	r0, r3
 8001c18:	07d2      	lsls	r2, r2, #31
 8001c1a:	4310      	orrs	r0, r2
 8001c1c:	b003      	add	sp, #12
 8001c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c20:	433d      	orrs	r5, r7
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <__aeabi_d2f+0x42>
 8001c26:	2000      	movs	r0, #0
 8001c28:	e7f4      	b.n	8001c14 <__aeabi_d2f+0x2c>
 8001c2a:	2d00      	cmp	r5, #0
 8001c2c:	d0f0      	beq.n	8001c10 <__aeabi_d2f+0x28>
 8001c2e:	2380      	movs	r3, #128	@ 0x80
 8001c30:	03db      	lsls	r3, r3, #15
 8001c32:	20ff      	movs	r0, #255	@ 0xff
 8001c34:	433b      	orrs	r3, r7
 8001c36:	e7ed      	b.n	8001c14 <__aeabi_d2f+0x2c>
 8001c38:	2c00      	cmp	r4, #0
 8001c3a:	dd0c      	ble.n	8001c56 <__aeabi_d2f+0x6e>
 8001c3c:	9b00      	ldr	r3, [sp, #0]
 8001c3e:	00ff      	lsls	r7, r7, #3
 8001c40:	019b      	lsls	r3, r3, #6
 8001c42:	1e58      	subs	r0, r3, #1
 8001c44:	4183      	sbcs	r3, r0
 8001c46:	0f69      	lsrs	r1, r5, #29
 8001c48:	433b      	orrs	r3, r7
 8001c4a:	430b      	orrs	r3, r1
 8001c4c:	0759      	lsls	r1, r3, #29
 8001c4e:	d127      	bne.n	8001ca0 <__aeabi_d2f+0xb8>
 8001c50:	08db      	lsrs	r3, r3, #3
 8001c52:	b2e0      	uxtb	r0, r4
 8001c54:	e7de      	b.n	8001c14 <__aeabi_d2f+0x2c>
 8001c56:	0021      	movs	r1, r4
 8001c58:	3117      	adds	r1, #23
 8001c5a:	db31      	blt.n	8001cc0 <__aeabi_d2f+0xd8>
 8001c5c:	2180      	movs	r1, #128	@ 0x80
 8001c5e:	201e      	movs	r0, #30
 8001c60:	0409      	lsls	r1, r1, #16
 8001c62:	4339      	orrs	r1, r7
 8001c64:	1b00      	subs	r0, r0, r4
 8001c66:	281f      	cmp	r0, #31
 8001c68:	dd2d      	ble.n	8001cc6 <__aeabi_d2f+0xde>
 8001c6a:	2602      	movs	r6, #2
 8001c6c:	4276      	negs	r6, r6
 8001c6e:	1b34      	subs	r4, r6, r4
 8001c70:	000e      	movs	r6, r1
 8001c72:	40e6      	lsrs	r6, r4
 8001c74:	0034      	movs	r4, r6
 8001c76:	2820      	cmp	r0, #32
 8001c78:	d004      	beq.n	8001c84 <__aeabi_d2f+0x9c>
 8001c7a:	481a      	ldr	r0, [pc, #104]	@ (8001ce4 <__aeabi_d2f+0xfc>)
 8001c7c:	4684      	mov	ip, r0
 8001c7e:	4463      	add	r3, ip
 8001c80:	4099      	lsls	r1, r3
 8001c82:	430d      	orrs	r5, r1
 8001c84:	002b      	movs	r3, r5
 8001c86:	1e59      	subs	r1, r3, #1
 8001c88:	418b      	sbcs	r3, r1
 8001c8a:	4323      	orrs	r3, r4
 8001c8c:	0759      	lsls	r1, r3, #29
 8001c8e:	d003      	beq.n	8001c98 <__aeabi_d2f+0xb0>
 8001c90:	210f      	movs	r1, #15
 8001c92:	4019      	ands	r1, r3
 8001c94:	2904      	cmp	r1, #4
 8001c96:	d10b      	bne.n	8001cb0 <__aeabi_d2f+0xc8>
 8001c98:	019b      	lsls	r3, r3, #6
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	0a5b      	lsrs	r3, r3, #9
 8001c9e:	e7b9      	b.n	8001c14 <__aeabi_d2f+0x2c>
 8001ca0:	210f      	movs	r1, #15
 8001ca2:	4019      	ands	r1, r3
 8001ca4:	2904      	cmp	r1, #4
 8001ca6:	d104      	bne.n	8001cb2 <__aeabi_d2f+0xca>
 8001ca8:	019b      	lsls	r3, r3, #6
 8001caa:	0a5b      	lsrs	r3, r3, #9
 8001cac:	b2e0      	uxtb	r0, r4
 8001cae:	e7b1      	b.n	8001c14 <__aeabi_d2f+0x2c>
 8001cb0:	2400      	movs	r4, #0
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	0159      	lsls	r1, r3, #5
 8001cb6:	d5f7      	bpl.n	8001ca8 <__aeabi_d2f+0xc0>
 8001cb8:	3401      	adds	r4, #1
 8001cba:	2300      	movs	r3, #0
 8001cbc:	b2e0      	uxtb	r0, r4
 8001cbe:	e7a9      	b.n	8001c14 <__aeabi_d2f+0x2c>
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e7a6      	b.n	8001c14 <__aeabi_d2f+0x2c>
 8001cc6:	4c08      	ldr	r4, [pc, #32]	@ (8001ce8 <__aeabi_d2f+0x100>)
 8001cc8:	191c      	adds	r4, r3, r4
 8001cca:	002b      	movs	r3, r5
 8001ccc:	40a5      	lsls	r5, r4
 8001cce:	40c3      	lsrs	r3, r0
 8001cd0:	40a1      	lsls	r1, r4
 8001cd2:	1e68      	subs	r0, r5, #1
 8001cd4:	4185      	sbcs	r5, r0
 8001cd6:	4329      	orrs	r1, r5
 8001cd8:	430b      	orrs	r3, r1
 8001cda:	e7d7      	b.n	8001c8c <__aeabi_d2f+0xa4>
 8001cdc:	000007fe 	.word	0x000007fe
 8001ce0:	fffffc80 	.word	0xfffffc80
 8001ce4:	fffffca2 	.word	0xfffffca2
 8001ce8:	fffffc82 	.word	0xfffffc82

08001cec <__aeabi_cfrcmple>:
 8001cec:	4684      	mov	ip, r0
 8001cee:	0008      	movs	r0, r1
 8001cf0:	4661      	mov	r1, ip
 8001cf2:	e7ff      	b.n	8001cf4 <__aeabi_cfcmpeq>

08001cf4 <__aeabi_cfcmpeq>:
 8001cf4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001cf6:	f000 f8c1 	bl	8001e7c <__lesf2>
 8001cfa:	2800      	cmp	r0, #0
 8001cfc:	d401      	bmi.n	8001d02 <__aeabi_cfcmpeq+0xe>
 8001cfe:	2100      	movs	r1, #0
 8001d00:	42c8      	cmn	r0, r1
 8001d02:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001d04 <__aeabi_fcmpeq>:
 8001d04:	b510      	push	{r4, lr}
 8001d06:	f000 f849 	bl	8001d9c <__eqsf2>
 8001d0a:	4240      	negs	r0, r0
 8001d0c:	3001      	adds	r0, #1
 8001d0e:	bd10      	pop	{r4, pc}

08001d10 <__aeabi_fcmplt>:
 8001d10:	b510      	push	{r4, lr}
 8001d12:	f000 f8b3 	bl	8001e7c <__lesf2>
 8001d16:	2800      	cmp	r0, #0
 8001d18:	db01      	blt.n	8001d1e <__aeabi_fcmplt+0xe>
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	bd10      	pop	{r4, pc}
 8001d1e:	2001      	movs	r0, #1
 8001d20:	bd10      	pop	{r4, pc}
 8001d22:	46c0      	nop			@ (mov r8, r8)

08001d24 <__aeabi_fcmple>:
 8001d24:	b510      	push	{r4, lr}
 8001d26:	f000 f8a9 	bl	8001e7c <__lesf2>
 8001d2a:	2800      	cmp	r0, #0
 8001d2c:	dd01      	ble.n	8001d32 <__aeabi_fcmple+0xe>
 8001d2e:	2000      	movs	r0, #0
 8001d30:	bd10      	pop	{r4, pc}
 8001d32:	2001      	movs	r0, #1
 8001d34:	bd10      	pop	{r4, pc}
 8001d36:	46c0      	nop			@ (mov r8, r8)

08001d38 <__aeabi_fcmpgt>:
 8001d38:	b510      	push	{r4, lr}
 8001d3a:	f000 f857 	bl	8001dec <__gesf2>
 8001d3e:	2800      	cmp	r0, #0
 8001d40:	dc01      	bgt.n	8001d46 <__aeabi_fcmpgt+0xe>
 8001d42:	2000      	movs	r0, #0
 8001d44:	bd10      	pop	{r4, pc}
 8001d46:	2001      	movs	r0, #1
 8001d48:	bd10      	pop	{r4, pc}
 8001d4a:	46c0      	nop			@ (mov r8, r8)

08001d4c <__aeabi_fcmpge>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	f000 f84d 	bl	8001dec <__gesf2>
 8001d52:	2800      	cmp	r0, #0
 8001d54:	da01      	bge.n	8001d5a <__aeabi_fcmpge+0xe>
 8001d56:	2000      	movs	r0, #0
 8001d58:	bd10      	pop	{r4, pc}
 8001d5a:	2001      	movs	r0, #1
 8001d5c:	bd10      	pop	{r4, pc}
 8001d5e:	46c0      	nop			@ (mov r8, r8)

08001d60 <__clzsi2>:
 8001d60:	211c      	movs	r1, #28
 8001d62:	2301      	movs	r3, #1
 8001d64:	041b      	lsls	r3, r3, #16
 8001d66:	4298      	cmp	r0, r3
 8001d68:	d301      	bcc.n	8001d6e <__clzsi2+0xe>
 8001d6a:	0c00      	lsrs	r0, r0, #16
 8001d6c:	3910      	subs	r1, #16
 8001d6e:	0a1b      	lsrs	r3, r3, #8
 8001d70:	4298      	cmp	r0, r3
 8001d72:	d301      	bcc.n	8001d78 <__clzsi2+0x18>
 8001d74:	0a00      	lsrs	r0, r0, #8
 8001d76:	3908      	subs	r1, #8
 8001d78:	091b      	lsrs	r3, r3, #4
 8001d7a:	4298      	cmp	r0, r3
 8001d7c:	d301      	bcc.n	8001d82 <__clzsi2+0x22>
 8001d7e:	0900      	lsrs	r0, r0, #4
 8001d80:	3904      	subs	r1, #4
 8001d82:	a202      	add	r2, pc, #8	@ (adr r2, 8001d8c <__clzsi2+0x2c>)
 8001d84:	5c10      	ldrb	r0, [r2, r0]
 8001d86:	1840      	adds	r0, r0, r1
 8001d88:	4770      	bx	lr
 8001d8a:	46c0      	nop			@ (mov r8, r8)
 8001d8c:	02020304 	.word	0x02020304
 8001d90:	01010101 	.word	0x01010101
	...

08001d9c <__eqsf2>:
 8001d9c:	b570      	push	{r4, r5, r6, lr}
 8001d9e:	0042      	lsls	r2, r0, #1
 8001da0:	024e      	lsls	r6, r1, #9
 8001da2:	004c      	lsls	r4, r1, #1
 8001da4:	0245      	lsls	r5, r0, #9
 8001da6:	0a6d      	lsrs	r5, r5, #9
 8001da8:	0e12      	lsrs	r2, r2, #24
 8001daa:	0fc3      	lsrs	r3, r0, #31
 8001dac:	0a76      	lsrs	r6, r6, #9
 8001dae:	0e24      	lsrs	r4, r4, #24
 8001db0:	0fc9      	lsrs	r1, r1, #31
 8001db2:	2aff      	cmp	r2, #255	@ 0xff
 8001db4:	d010      	beq.n	8001dd8 <__eqsf2+0x3c>
 8001db6:	2cff      	cmp	r4, #255	@ 0xff
 8001db8:	d00c      	beq.n	8001dd4 <__eqsf2+0x38>
 8001dba:	2001      	movs	r0, #1
 8001dbc:	42a2      	cmp	r2, r4
 8001dbe:	d10a      	bne.n	8001dd6 <__eqsf2+0x3a>
 8001dc0:	42b5      	cmp	r5, r6
 8001dc2:	d108      	bne.n	8001dd6 <__eqsf2+0x3a>
 8001dc4:	428b      	cmp	r3, r1
 8001dc6:	d00f      	beq.n	8001de8 <__eqsf2+0x4c>
 8001dc8:	2a00      	cmp	r2, #0
 8001dca:	d104      	bne.n	8001dd6 <__eqsf2+0x3a>
 8001dcc:	0028      	movs	r0, r5
 8001dce:	1e43      	subs	r3, r0, #1
 8001dd0:	4198      	sbcs	r0, r3
 8001dd2:	e000      	b.n	8001dd6 <__eqsf2+0x3a>
 8001dd4:	2001      	movs	r0, #1
 8001dd6:	bd70      	pop	{r4, r5, r6, pc}
 8001dd8:	2001      	movs	r0, #1
 8001dda:	2cff      	cmp	r4, #255	@ 0xff
 8001ddc:	d1fb      	bne.n	8001dd6 <__eqsf2+0x3a>
 8001dde:	4335      	orrs	r5, r6
 8001de0:	d1f9      	bne.n	8001dd6 <__eqsf2+0x3a>
 8001de2:	404b      	eors	r3, r1
 8001de4:	0018      	movs	r0, r3
 8001de6:	e7f6      	b.n	8001dd6 <__eqsf2+0x3a>
 8001de8:	2000      	movs	r0, #0
 8001dea:	e7f4      	b.n	8001dd6 <__eqsf2+0x3a>

08001dec <__gesf2>:
 8001dec:	b530      	push	{r4, r5, lr}
 8001dee:	0042      	lsls	r2, r0, #1
 8001df0:	0244      	lsls	r4, r0, #9
 8001df2:	024d      	lsls	r5, r1, #9
 8001df4:	0fc3      	lsrs	r3, r0, #31
 8001df6:	0048      	lsls	r0, r1, #1
 8001df8:	0a64      	lsrs	r4, r4, #9
 8001dfa:	0e12      	lsrs	r2, r2, #24
 8001dfc:	0a6d      	lsrs	r5, r5, #9
 8001dfe:	0e00      	lsrs	r0, r0, #24
 8001e00:	0fc9      	lsrs	r1, r1, #31
 8001e02:	2aff      	cmp	r2, #255	@ 0xff
 8001e04:	d018      	beq.n	8001e38 <__gesf2+0x4c>
 8001e06:	28ff      	cmp	r0, #255	@ 0xff
 8001e08:	d00a      	beq.n	8001e20 <__gesf2+0x34>
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	d11e      	bne.n	8001e4c <__gesf2+0x60>
 8001e0e:	2800      	cmp	r0, #0
 8001e10:	d10a      	bne.n	8001e28 <__gesf2+0x3c>
 8001e12:	2d00      	cmp	r5, #0
 8001e14:	d029      	beq.n	8001e6a <__gesf2+0x7e>
 8001e16:	2c00      	cmp	r4, #0
 8001e18:	d12d      	bne.n	8001e76 <__gesf2+0x8a>
 8001e1a:	0048      	lsls	r0, r1, #1
 8001e1c:	3801      	subs	r0, #1
 8001e1e:	bd30      	pop	{r4, r5, pc}
 8001e20:	2d00      	cmp	r5, #0
 8001e22:	d125      	bne.n	8001e70 <__gesf2+0x84>
 8001e24:	2a00      	cmp	r2, #0
 8001e26:	d101      	bne.n	8001e2c <__gesf2+0x40>
 8001e28:	2c00      	cmp	r4, #0
 8001e2a:	d0f6      	beq.n	8001e1a <__gesf2+0x2e>
 8001e2c:	428b      	cmp	r3, r1
 8001e2e:	d019      	beq.n	8001e64 <__gesf2+0x78>
 8001e30:	2001      	movs	r0, #1
 8001e32:	425b      	negs	r3, r3
 8001e34:	4318      	orrs	r0, r3
 8001e36:	e7f2      	b.n	8001e1e <__gesf2+0x32>
 8001e38:	2c00      	cmp	r4, #0
 8001e3a:	d119      	bne.n	8001e70 <__gesf2+0x84>
 8001e3c:	28ff      	cmp	r0, #255	@ 0xff
 8001e3e:	d1f7      	bne.n	8001e30 <__gesf2+0x44>
 8001e40:	2d00      	cmp	r5, #0
 8001e42:	d115      	bne.n	8001e70 <__gesf2+0x84>
 8001e44:	2000      	movs	r0, #0
 8001e46:	428b      	cmp	r3, r1
 8001e48:	d1f2      	bne.n	8001e30 <__gesf2+0x44>
 8001e4a:	e7e8      	b.n	8001e1e <__gesf2+0x32>
 8001e4c:	2800      	cmp	r0, #0
 8001e4e:	d0ef      	beq.n	8001e30 <__gesf2+0x44>
 8001e50:	428b      	cmp	r3, r1
 8001e52:	d1ed      	bne.n	8001e30 <__gesf2+0x44>
 8001e54:	4282      	cmp	r2, r0
 8001e56:	dceb      	bgt.n	8001e30 <__gesf2+0x44>
 8001e58:	db04      	blt.n	8001e64 <__gesf2+0x78>
 8001e5a:	42ac      	cmp	r4, r5
 8001e5c:	d8e8      	bhi.n	8001e30 <__gesf2+0x44>
 8001e5e:	2000      	movs	r0, #0
 8001e60:	42ac      	cmp	r4, r5
 8001e62:	d2dc      	bcs.n	8001e1e <__gesf2+0x32>
 8001e64:	0058      	lsls	r0, r3, #1
 8001e66:	3801      	subs	r0, #1
 8001e68:	e7d9      	b.n	8001e1e <__gesf2+0x32>
 8001e6a:	2c00      	cmp	r4, #0
 8001e6c:	d0d7      	beq.n	8001e1e <__gesf2+0x32>
 8001e6e:	e7df      	b.n	8001e30 <__gesf2+0x44>
 8001e70:	2002      	movs	r0, #2
 8001e72:	4240      	negs	r0, r0
 8001e74:	e7d3      	b.n	8001e1e <__gesf2+0x32>
 8001e76:	428b      	cmp	r3, r1
 8001e78:	d1da      	bne.n	8001e30 <__gesf2+0x44>
 8001e7a:	e7ee      	b.n	8001e5a <__gesf2+0x6e>

08001e7c <__lesf2>:
 8001e7c:	b530      	push	{r4, r5, lr}
 8001e7e:	0042      	lsls	r2, r0, #1
 8001e80:	0244      	lsls	r4, r0, #9
 8001e82:	024d      	lsls	r5, r1, #9
 8001e84:	0fc3      	lsrs	r3, r0, #31
 8001e86:	0048      	lsls	r0, r1, #1
 8001e88:	0a64      	lsrs	r4, r4, #9
 8001e8a:	0e12      	lsrs	r2, r2, #24
 8001e8c:	0a6d      	lsrs	r5, r5, #9
 8001e8e:	0e00      	lsrs	r0, r0, #24
 8001e90:	0fc9      	lsrs	r1, r1, #31
 8001e92:	2aff      	cmp	r2, #255	@ 0xff
 8001e94:	d017      	beq.n	8001ec6 <__lesf2+0x4a>
 8001e96:	28ff      	cmp	r0, #255	@ 0xff
 8001e98:	d00a      	beq.n	8001eb0 <__lesf2+0x34>
 8001e9a:	2a00      	cmp	r2, #0
 8001e9c:	d11b      	bne.n	8001ed6 <__lesf2+0x5a>
 8001e9e:	2800      	cmp	r0, #0
 8001ea0:	d10a      	bne.n	8001eb8 <__lesf2+0x3c>
 8001ea2:	2d00      	cmp	r5, #0
 8001ea4:	d01d      	beq.n	8001ee2 <__lesf2+0x66>
 8001ea6:	2c00      	cmp	r4, #0
 8001ea8:	d12d      	bne.n	8001f06 <__lesf2+0x8a>
 8001eaa:	0048      	lsls	r0, r1, #1
 8001eac:	3801      	subs	r0, #1
 8001eae:	e011      	b.n	8001ed4 <__lesf2+0x58>
 8001eb0:	2d00      	cmp	r5, #0
 8001eb2:	d10e      	bne.n	8001ed2 <__lesf2+0x56>
 8001eb4:	2a00      	cmp	r2, #0
 8001eb6:	d101      	bne.n	8001ebc <__lesf2+0x40>
 8001eb8:	2c00      	cmp	r4, #0
 8001eba:	d0f6      	beq.n	8001eaa <__lesf2+0x2e>
 8001ebc:	428b      	cmp	r3, r1
 8001ebe:	d10c      	bne.n	8001eda <__lesf2+0x5e>
 8001ec0:	0058      	lsls	r0, r3, #1
 8001ec2:	3801      	subs	r0, #1
 8001ec4:	e006      	b.n	8001ed4 <__lesf2+0x58>
 8001ec6:	2c00      	cmp	r4, #0
 8001ec8:	d103      	bne.n	8001ed2 <__lesf2+0x56>
 8001eca:	28ff      	cmp	r0, #255	@ 0xff
 8001ecc:	d105      	bne.n	8001eda <__lesf2+0x5e>
 8001ece:	2d00      	cmp	r5, #0
 8001ed0:	d015      	beq.n	8001efe <__lesf2+0x82>
 8001ed2:	2002      	movs	r0, #2
 8001ed4:	bd30      	pop	{r4, r5, pc}
 8001ed6:	2800      	cmp	r0, #0
 8001ed8:	d106      	bne.n	8001ee8 <__lesf2+0x6c>
 8001eda:	2001      	movs	r0, #1
 8001edc:	425b      	negs	r3, r3
 8001ede:	4318      	orrs	r0, r3
 8001ee0:	e7f8      	b.n	8001ed4 <__lesf2+0x58>
 8001ee2:	2c00      	cmp	r4, #0
 8001ee4:	d0f6      	beq.n	8001ed4 <__lesf2+0x58>
 8001ee6:	e7f8      	b.n	8001eda <__lesf2+0x5e>
 8001ee8:	428b      	cmp	r3, r1
 8001eea:	d1f6      	bne.n	8001eda <__lesf2+0x5e>
 8001eec:	4282      	cmp	r2, r0
 8001eee:	dcf4      	bgt.n	8001eda <__lesf2+0x5e>
 8001ef0:	dbe6      	blt.n	8001ec0 <__lesf2+0x44>
 8001ef2:	42ac      	cmp	r4, r5
 8001ef4:	d8f1      	bhi.n	8001eda <__lesf2+0x5e>
 8001ef6:	2000      	movs	r0, #0
 8001ef8:	42ac      	cmp	r4, r5
 8001efa:	d2eb      	bcs.n	8001ed4 <__lesf2+0x58>
 8001efc:	e7e0      	b.n	8001ec0 <__lesf2+0x44>
 8001efe:	2000      	movs	r0, #0
 8001f00:	428b      	cmp	r3, r1
 8001f02:	d1ea      	bne.n	8001eda <__lesf2+0x5e>
 8001f04:	e7e6      	b.n	8001ed4 <__lesf2+0x58>
 8001f06:	428b      	cmp	r3, r1
 8001f08:	d1e7      	bne.n	8001eda <__lesf2+0x5e>
 8001f0a:	e7f2      	b.n	8001ef2 <__lesf2+0x76>

08001f0c <set_throttle>:
void set_throttle(float throttle)
/*
 * This function sets the resistance of the network.
 * float throttle: Ranges from 0 (max resistance) to 1 (min resistance)
 */
{
 8001f0c:	b5b0      	push	{r4, r5, r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
	if (throttle <= epsilon)
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff fe1f 	bl	8001b58 <__aeabi_f2d>
 8001f1a:	4b44      	ldr	r3, [pc, #272]	@ (800202c <set_throttle+0x120>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f7fe f99e 	bl	8000260 <__aeabi_dcmple>
 8001f24:	1e03      	subs	r3, r0, #0
 8001f26:	d010      	beq.n	8001f4a <set_throttle+0x3e>
	{
		// Throttle is off
		HAL_GPIO_WritePin(minResPort, minResPin, GPIO_PIN_RESET); // Don't short the network
 8001f28:	4b41      	ldr	r3, [pc, #260]	@ (8002030 <set_throttle+0x124>)
 8001f2a:	6818      	ldr	r0, [r3, #0]
 8001f2c:	4b41      	ldr	r3, [pc, #260]	@ (8002034 <set_throttle+0x128>)
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	2200      	movs	r2, #0
 8001f32:	0019      	movs	r1, r3
 8001f34:	f001 fe78 	bl	8003c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(maxResPort, maxResPin, GPIO_PIN_RESET); // Cut off the network completely
 8001f38:	4b3f      	ldr	r3, [pc, #252]	@ (8002038 <set_throttle+0x12c>)
 8001f3a:	6818      	ldr	r0, [r3, #0]
 8001f3c:	4b3f      	ldr	r3, [pc, #252]	@ (800203c <set_throttle+0x130>)
 8001f3e:	881b      	ldrh	r3, [r3, #0]
 8001f40:	2200      	movs	r2, #0
 8001f42:	0019      	movs	r1, r3
 8001f44:	f001 fe70 	bl	8003c28 <HAL_GPIO_WritePin>
		        HAL_GPIO_WritePin(GPIO_Ports[i], GPIO_Pins[i], GPIO_PIN_SET);
		    }
		}

	}
}
 8001f48:	e06b      	b.n	8002022 <set_throttle+0x116>
	else if (throttle >= 1 - epsilon)
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7ff fe04 	bl	8001b58 <__aeabi_f2d>
 8001f50:	0004      	movs	r4, r0
 8001f52:	000d      	movs	r5, r1
 8001f54:	4b35      	ldr	r3, [pc, #212]	@ (800202c <set_throttle+0x120>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	4938      	ldr	r1, [pc, #224]	@ (8002040 <set_throttle+0x134>)
 8001f5e:	f7ff f9cd 	bl	80012fc <__aeabi_dsub>
 8001f62:	0002      	movs	r2, r0
 8001f64:	000b      	movs	r3, r1
 8001f66:	0020      	movs	r0, r4
 8001f68:	0029      	movs	r1, r5
 8001f6a:	f7fe f98d 	bl	8000288 <__aeabi_dcmpge>
 8001f6e:	1e03      	subs	r3, r0, #0
 8001f70:	d010      	beq.n	8001f94 <set_throttle+0x88>
		HAL_GPIO_WritePin(minResPort, minResPin, GPIO_PIN_SET); // Short the network
 8001f72:	4b2f      	ldr	r3, [pc, #188]	@ (8002030 <set_throttle+0x124>)
 8001f74:	6818      	ldr	r0, [r3, #0]
 8001f76:	4b2f      	ldr	r3, [pc, #188]	@ (8002034 <set_throttle+0x128>)
 8001f78:	881b      	ldrh	r3, [r3, #0]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	0019      	movs	r1, r3
 8001f7e:	f001 fe53 	bl	8003c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(maxResPort, maxResPin, GPIO_PIN_SET); // Connect the network
 8001f82:	4b2d      	ldr	r3, [pc, #180]	@ (8002038 <set_throttle+0x12c>)
 8001f84:	6818      	ldr	r0, [r3, #0]
 8001f86:	4b2d      	ldr	r3, [pc, #180]	@ (800203c <set_throttle+0x130>)
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	0019      	movs	r1, r3
 8001f8e:	f001 fe4b 	bl	8003c28 <HAL_GPIO_WritePin>
}
 8001f92:	e046      	b.n	8002022 <set_throttle+0x116>
		HAL_GPIO_WritePin(minResPort, minResPin, GPIO_PIN_RESET); // Don't short the network
 8001f94:	4b26      	ldr	r3, [pc, #152]	@ (8002030 <set_throttle+0x124>)
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	4b26      	ldr	r3, [pc, #152]	@ (8002034 <set_throttle+0x128>)
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	0019      	movs	r1, r3
 8001fa0:	f001 fe42 	bl	8003c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(maxResPort, maxResPin, GPIO_PIN_SET); // Connect the network
 8001fa4:	4b24      	ldr	r3, [pc, #144]	@ (8002038 <set_throttle+0x12c>)
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	4b24      	ldr	r3, [pc, #144]	@ (800203c <set_throttle+0x130>)
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	2201      	movs	r2, #1
 8001fae:	0019      	movs	r1, r3
 8001fb0:	f001 fe3a 	bl	8003c28 <HAL_GPIO_WritePin>
		uint16_t binaryValue = (uint16_t)(throttle * 8191.0f);
 8001fb4:	4923      	ldr	r1, [pc, #140]	@ (8002044 <set_throttle+0x138>)
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f7fe f988 	bl	80002cc <__aeabi_fmul>
 8001fbc:	1c03      	adds	r3, r0, #0
 8001fbe:	220a      	movs	r2, #10
 8001fc0:	18bc      	adds	r4, r7, r2
 8001fc2:	1c18      	adds	r0, r3, #0
 8001fc4:	f7fe f96a 	bl	800029c <__aeabi_f2uiz>
 8001fc8:	0003      	movs	r3, r0
 8001fca:	8023      	strh	r3, [r4, #0]
		for (int i = 0; i < NUM_BITS; i++) {
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	e024      	b.n	800201c <set_throttle+0x110>
		    if (binaryValue & (1 << i)) {
 8001fd2:	230a      	movs	r3, #10
 8001fd4:	18fb      	adds	r3, r7, r3
 8001fd6:	881a      	ldrh	r2, [r3, #0]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	411a      	asrs	r2, r3
 8001fdc:	0013      	movs	r3, r2
 8001fde:	2201      	movs	r2, #1
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d00c      	beq.n	8001ffe <set_throttle+0xf2>
		        HAL_GPIO_WritePin(GPIO_Ports[i], GPIO_Pins[i], GPIO_PIN_RESET);
 8001fe4:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <set_throttle+0x13c>)
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	0092      	lsls	r2, r2, #2
 8001fea:	58d0      	ldr	r0, [r2, r3]
 8001fec:	4b17      	ldr	r3, [pc, #92]	@ (800204c <set_throttle+0x140>)
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	0052      	lsls	r2, r2, #1
 8001ff2:	5ad3      	ldrh	r3, [r2, r3]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	0019      	movs	r1, r3
 8001ff8:	f001 fe16 	bl	8003c28 <HAL_GPIO_WritePin>
 8001ffc:	e00b      	b.n	8002016 <set_throttle+0x10a>
		        HAL_GPIO_WritePin(GPIO_Ports[i], GPIO_Pins[i], GPIO_PIN_SET);
 8001ffe:	4b12      	ldr	r3, [pc, #72]	@ (8002048 <set_throttle+0x13c>)
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	0092      	lsls	r2, r2, #2
 8002004:	58d0      	ldr	r0, [r2, r3]
 8002006:	4b11      	ldr	r3, [pc, #68]	@ (800204c <set_throttle+0x140>)
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	0052      	lsls	r2, r2, #1
 800200c:	5ad3      	ldrh	r3, [r2, r3]
 800200e:	2201      	movs	r2, #1
 8002010:	0019      	movs	r1, r3
 8002012:	f001 fe09 	bl	8003c28 <HAL_GPIO_WritePin>
		for (int i = 0; i < NUM_BITS; i++) {
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	3301      	adds	r3, #1
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2b0c      	cmp	r3, #12
 8002020:	ddd7      	ble.n	8001fd2 <set_throttle+0xc6>
}
 8002022:	46c0      	nop			@ (mov r8, r8)
 8002024:	46bd      	mov	sp, r7
 8002026:	b004      	add	sp, #16
 8002028:	bdb0      	pop	{r4, r5, r7, pc}
 800202a:	46c0      	nop			@ (mov r8, r8)
 800202c:	20000070 	.word	0x20000070
 8002030:	2000005c 	.word	0x2000005c
 8002034:	20000060 	.word	0x20000060
 8002038:	20000064 	.word	0x20000064
 800203c:	20000068 	.word	0x20000068
 8002040:	3ff00000 	.word	0x3ff00000
 8002044:	45fff800 	.word	0x45fff800
 8002048:	20000000 	.word	0x20000000
 800204c:	2000003c 	.word	0x2000003c

08002050 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002054:	f000 fa6d 	bl	8002532 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002058:	f000 f864 	bl	8002124 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800205c:	f000 f932 	bl	80022c4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002060:	f000 f8ac 	bl	80021bc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // calibrate ADC
  HAL_ADCEx_Calibration_Start(&hadc1);
 8002064:	4b29      	ldr	r3, [pc, #164]	@ (800210c <main+0xbc>)
 8002066:	0018      	movs	r0, r3
 8002068:	f001 fab8 	bl	80035dc <HAL_ADCEx_Calibration_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_ADC_Start(&hadc1);
 800206c:	4b27      	ldr	r3, [pc, #156]	@ (800210c <main+0xbc>)
 800206e:	0018      	movs	r0, r3
 8002070:	f000 fe10 	bl	8002c94 <HAL_ADC_Start>

	  // Get the first pin (PA1 / Rank 1)
	  if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 8002074:	4b25      	ldr	r3, [pc, #148]	@ (800210c <main+0xbc>)
 8002076:	2101      	movs	r1, #1
 8002078:	0018      	movs	r0, r3
 800207a:	f000 fe95 	bl	8002da8 <HAL_ADC_PollForConversion>
 800207e:	1e03      	subs	r3, r0, #0
 8002080:	d106      	bne.n	8002090 <main+0x40>
	      adc_val1 = HAL_ADC_GetValue(&hadc1);
 8002082:	4b22      	ldr	r3, [pc, #136]	@ (800210c <main+0xbc>)
 8002084:	0018      	movs	r0, r3
 8002086:	f000 ff1d 	bl	8002ec4 <HAL_ADC_GetValue>
 800208a:	0002      	movs	r2, r0
 800208c:	4b20      	ldr	r3, [pc, #128]	@ (8002110 <main+0xc0>)
 800208e:	601a      	str	r2, [r3, #0]
	  }

	  // Get the second pin (Rank 2)
	  if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 8002090:	4b1e      	ldr	r3, [pc, #120]	@ (800210c <main+0xbc>)
 8002092:	2101      	movs	r1, #1
 8002094:	0018      	movs	r0, r3
 8002096:	f000 fe87 	bl	8002da8 <HAL_ADC_PollForConversion>
 800209a:	1e03      	subs	r3, r0, #0
 800209c:	d106      	bne.n	80020ac <main+0x5c>
	      adc_val2 = HAL_ADC_GetValue(&hadc1);
 800209e:	4b1b      	ldr	r3, [pc, #108]	@ (800210c <main+0xbc>)
 80020a0:	0018      	movs	r0, r3
 80020a2:	f000 ff0f 	bl	8002ec4 <HAL_ADC_GetValue>
 80020a6:	0002      	movs	r2, r0
 80020a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002114 <main+0xc4>)
 80020aa:	601a      	str	r2, [r3, #0]
	  }

	  HAL_ADC_Stop(&hadc1);
 80020ac:	4b17      	ldr	r3, [pc, #92]	@ (800210c <main+0xbc>)
 80020ae:	0018      	movs	r0, r3
 80020b0:	f000 fe3e 	bl	8002d30 <HAL_ADC_Stop>

	// Convert the raw 12-bit value (0-4095) to a 0-1 normalized double
	pot_input = (adc_val1 * 1.0) / 4095.0;
 80020b4:	4b16      	ldr	r3, [pc, #88]	@ (8002110 <main+0xc0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	0018      	movs	r0, r3
 80020ba:	f7ff fd29 	bl	8001b10 <__aeabi_ui2d>
 80020be:	2200      	movs	r2, #0
 80020c0:	4b15      	ldr	r3, [pc, #84]	@ (8002118 <main+0xc8>)
 80020c2:	f7fe fce1 	bl	8000a88 <__aeabi_ddiv>
 80020c6:	0002      	movs	r2, r0
 80020c8:	000b      	movs	r3, r1
 80020ca:	4914      	ldr	r1, [pc, #80]	@ (800211c <main+0xcc>)
 80020cc:	600a      	str	r2, [r1, #0]
 80020ce:	604b      	str	r3, [r1, #4]
	rotary_encoder_input = (adc_val2 * 1.0) / 4095.0;
 80020d0:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <main+0xc4>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	0018      	movs	r0, r3
 80020d6:	f7ff fd1b 	bl	8001b10 <__aeabi_ui2d>
 80020da:	2200      	movs	r2, #0
 80020dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002118 <main+0xc8>)
 80020de:	f7fe fcd3 	bl	8000a88 <__aeabi_ddiv>
 80020e2:	0002      	movs	r2, r0
 80020e4:	000b      	movs	r3, r1
 80020e6:	490e      	ldr	r1, [pc, #56]	@ (8002120 <main+0xd0>)
 80020e8:	600a      	str	r2, [r1, #0]
 80020ea:	604b      	str	r3, [r1, #4]



	// throttle test
	set_throttle(rotary_encoder_input);
 80020ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002120 <main+0xd0>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	0010      	movs	r0, r2
 80020f4:	0019      	movs	r1, r3
 80020f6:	f7ff fd77 	bl	8001be8 <__aeabi_d2f>
 80020fa:	1c03      	adds	r3, r0, #0
 80020fc:	1c18      	adds	r0, r3, #0
 80020fe:	f7ff ff05 	bl	8001f0c <set_throttle>
	HAL_Delay(10);
 8002102:	200a      	movs	r0, #10
 8002104:	f000 fa92 	bl	800262c <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 8002108:	e7b0      	b.n	800206c <main+0x1c>
 800210a:	46c0      	nop			@ (mov r8, r8)
 800210c:	200000a4 	.word	0x200000a4
 8002110:	20000108 	.word	0x20000108
 8002114:	2000010c 	.word	0x2000010c
 8002118:	40affe00 	.word	0x40affe00
 800211c:	20000110 	.word	0x20000110
 8002120:	20000118 	.word	0x20000118

08002124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002124:	b590      	push	{r4, r7, lr}
 8002126:	b08d      	sub	sp, #52	@ 0x34
 8002128:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800212a:	2414      	movs	r4, #20
 800212c:	193b      	adds	r3, r7, r4
 800212e:	0018      	movs	r0, r3
 8002130:	231c      	movs	r3, #28
 8002132:	001a      	movs	r2, r3
 8002134:	2100      	movs	r1, #0
 8002136:	f002 f9cd 	bl	80044d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800213a:	003b      	movs	r3, r7
 800213c:	0018      	movs	r0, r3
 800213e:	2314      	movs	r3, #20
 8002140:	001a      	movs	r2, r3
 8002142:	2100      	movs	r1, #0
 8002144:	f002 f9c6 	bl	80044d4 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8002148:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <SystemClock_Config+0x94>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	4b1a      	ldr	r3, [pc, #104]	@ (80021b8 <SystemClock_Config+0x94>)
 800214e:	2107      	movs	r1, #7
 8002150:	438a      	bics	r2, r1
 8002152:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002154:	193b      	adds	r3, r7, r4
 8002156:	2202      	movs	r2, #2
 8002158:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800215a:	193b      	adds	r3, r7, r4
 800215c:	2280      	movs	r2, #128	@ 0x80
 800215e:	0052      	lsls	r2, r2, #1
 8002160:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8002162:	193b      	adds	r3, r7, r4
 8002164:	2280      	movs	r2, #128	@ 0x80
 8002166:	0152      	lsls	r2, r2, #5
 8002168:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800216a:	193b      	adds	r3, r7, r4
 800216c:	2240      	movs	r2, #64	@ 0x40
 800216e:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002170:	193b      	adds	r3, r7, r4
 8002172:	0018      	movs	r0, r3
 8002174:	f001 fd76 	bl	8003c64 <HAL_RCC_OscConfig>
 8002178:	1e03      	subs	r3, r0, #0
 800217a:	d001      	beq.n	8002180 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800217c:	f000 f904 	bl	8002388 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002180:	003b      	movs	r3, r7
 8002182:	2207      	movs	r2, #7
 8002184:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002186:	003b      	movs	r3, r7
 8002188:	2200      	movs	r2, #0
 800218a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800218c:	003b      	movs	r3, r7
 800218e:	2200      	movs	r2, #0
 8002190:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002192:	003b      	movs	r3, r7
 8002194:	2200      	movs	r2, #0
 8002196:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8002198:	003b      	movs	r3, r7
 800219a:	2200      	movs	r2, #0
 800219c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800219e:	003b      	movs	r3, r7
 80021a0:	2100      	movs	r1, #0
 80021a2:	0018      	movs	r0, r3
 80021a4:	f001 ff42 	bl	800402c <HAL_RCC_ClockConfig>
 80021a8:	1e03      	subs	r3, r0, #0
 80021aa:	d001      	beq.n	80021b0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80021ac:	f000 f8ec 	bl	8002388 <Error_Handler>
  }
}
 80021b0:	46c0      	nop			@ (mov r8, r8)
 80021b2:	46bd      	mov	sp, r7
 80021b4:	b00d      	add	sp, #52	@ 0x34
 80021b6:	bd90      	pop	{r4, r7, pc}
 80021b8:	40022000 	.word	0x40022000

080021bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	0018      	movs	r0, r3
 80021c6:	230c      	movs	r3, #12
 80021c8:	001a      	movs	r2, r3
 80021ca:	2100      	movs	r1, #0
 80021cc:	f002 f982 	bl	80044d4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80021d0:	4b37      	ldr	r3, [pc, #220]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 80021d2:	4a38      	ldr	r2, [pc, #224]	@ (80022b4 <MX_ADC1_Init+0xf8>)
 80021d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80021d6:	4b36      	ldr	r3, [pc, #216]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 80021d8:	22c0      	movs	r2, #192	@ 0xc0
 80021da:	0612      	lsls	r2, r2, #24
 80021dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80021de:	4b34      	ldr	r3, [pc, #208]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021e4:	4b32      	ldr	r3, [pc, #200]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80021ea:	4b31      	ldr	r3, [pc, #196]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 80021ec:	2280      	movs	r2, #128	@ 0x80
 80021ee:	0392      	lsls	r2, r2, #14
 80021f0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021f2:	4b2f      	ldr	r3, [pc, #188]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 80021f4:	2204      	movs	r2, #4
 80021f6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80021f8:	4b2d      	ldr	r3, [pc, #180]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80021fe:	4b2c      	ldr	r3, [pc, #176]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002200:	2200      	movs	r2, #0
 8002202:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002204:	4b2a      	ldr	r3, [pc, #168]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002206:	2200      	movs	r2, #0
 8002208:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 800220a:	4b29      	ldr	r3, [pc, #164]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 800220c:	2202      	movs	r2, #2
 800220e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002210:	4b27      	ldr	r3, [pc, #156]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002212:	2220      	movs	r2, #32
 8002214:	2100      	movs	r1, #0
 8002216:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002218:	4b25      	ldr	r3, [pc, #148]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 800221a:	2200      	movs	r2, #0
 800221c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800221e:	4b24      	ldr	r3, [pc, #144]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002220:	2200      	movs	r2, #0
 8002222:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002224:	4b22      	ldr	r3, [pc, #136]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002226:	222c      	movs	r2, #44	@ 0x2c
 8002228:	2100      	movs	r1, #0
 800222a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800222c:	4b20      	ldr	r3, [pc, #128]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 800222e:	2200      	movs	r2, #0
 8002230:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8002232:	4b1f      	ldr	r3, [pc, #124]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002234:	2207      	movs	r2, #7
 8002236:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8002238:	4b1d      	ldr	r3, [pc, #116]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 800223a:	2207      	movs	r2, #7
 800223c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800223e:	4b1c      	ldr	r3, [pc, #112]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002240:	223c      	movs	r2, #60	@ 0x3c
 8002242:	2100      	movs	r1, #0
 8002244:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002246:	4b1a      	ldr	r3, [pc, #104]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002248:	2200      	movs	r2, #0
 800224a:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800224c:	4b18      	ldr	r3, [pc, #96]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 800224e:	0018      	movs	r0, r3
 8002250:	f000 fb7a 	bl	8002948 <HAL_ADC_Init>
 8002254:	1e03      	subs	r3, r0, #0
 8002256:	d001      	beq.n	800225c <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8002258:	f000 f896 	bl	8002388 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800225c:	1d3b      	adds	r3, r7, #4
 800225e:	4a16      	ldr	r2, [pc, #88]	@ (80022b8 <MX_ADC1_Init+0xfc>)
 8002260:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002262:	1d3b      	adds	r3, r7, #4
 8002264:	2200      	movs	r2, #0
 8002266:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002268:	1d3b      	adds	r3, r7, #4
 800226a:	2200      	movs	r2, #0
 800226c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800226e:	1d3a      	adds	r2, r7, #4
 8002270:	4b0f      	ldr	r3, [pc, #60]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002272:	0011      	movs	r1, r2
 8002274:	0018      	movs	r0, r3
 8002276:	f000 fe31 	bl	8002edc <HAL_ADC_ConfigChannel>
 800227a:	1e03      	subs	r3, r0, #0
 800227c:	d001      	beq.n	8002282 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800227e:	f000 f883 	bl	8002388 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002282:	1d3b      	adds	r3, r7, #4
 8002284:	4a0d      	ldr	r2, [pc, #52]	@ (80022bc <MX_ADC1_Init+0x100>)
 8002286:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002288:	1d3b      	adds	r3, r7, #4
 800228a:	2204      	movs	r2, #4
 800228c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
 800228e:	1d3b      	adds	r3, r7, #4
 8002290:	4a0b      	ldr	r2, [pc, #44]	@ (80022c0 <MX_ADC1_Init+0x104>)
 8002292:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002294:	1d3a      	adds	r2, r7, #4
 8002296:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <MX_ADC1_Init+0xf4>)
 8002298:	0011      	movs	r1, r2
 800229a:	0018      	movs	r0, r3
 800229c:	f000 fe1e 	bl	8002edc <HAL_ADC_ConfigChannel>
 80022a0:	1e03      	subs	r3, r0, #0
 80022a2:	d001      	beq.n	80022a8 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 80022a4:	f000 f870 	bl	8002388 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80022a8:	46c0      	nop			@ (mov r8, r8)
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b004      	add	sp, #16
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	200000a4 	.word	0x200000a4
 80022b4:	40012400 	.word	0x40012400
 80022b8:	04000002 	.word	0x04000002
 80022bc:	20000100 	.word	0x20000100
 80022c0:	7fffff04 	.word	0x7fffff04

080022c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022c4:	b590      	push	{r4, r7, lr}
 80022c6:	b089      	sub	sp, #36	@ 0x24
 80022c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ca:	240c      	movs	r4, #12
 80022cc:	193b      	adds	r3, r7, r4
 80022ce:	0018      	movs	r0, r3
 80022d0:	2314      	movs	r3, #20
 80022d2:	001a      	movs	r2, r3
 80022d4:	2100      	movs	r1, #0
 80022d6:	f002 f8fd 	bl	80044d4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022da:	4b28      	ldr	r3, [pc, #160]	@ (800237c <MX_GPIO_Init+0xb8>)
 80022dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022de:	4b27      	ldr	r3, [pc, #156]	@ (800237c <MX_GPIO_Init+0xb8>)
 80022e0:	2101      	movs	r1, #1
 80022e2:	430a      	orrs	r2, r1
 80022e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80022e6:	4b25      	ldr	r3, [pc, #148]	@ (800237c <MX_GPIO_Init+0xb8>)
 80022e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ea:	2201      	movs	r2, #1
 80022ec:	4013      	ands	r3, r2
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f2:	4b22      	ldr	r3, [pc, #136]	@ (800237c <MX_GPIO_Init+0xb8>)
 80022f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022f6:	4b21      	ldr	r3, [pc, #132]	@ (800237c <MX_GPIO_Init+0xb8>)
 80022f8:	2102      	movs	r1, #2
 80022fa:	430a      	orrs	r2, r1
 80022fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80022fe:	4b1f      	ldr	r3, [pc, #124]	@ (800237c <MX_GPIO_Init+0xb8>)
 8002300:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002302:	2202      	movs	r2, #2
 8002304:	4013      	ands	r3, r2
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800230a:	491d      	ldr	r1, [pc, #116]	@ (8002380 <MX_GPIO_Init+0xbc>)
 800230c:	23a0      	movs	r3, #160	@ 0xa0
 800230e:	05db      	lsls	r3, r3, #23
 8002310:	2200      	movs	r2, #0
 8002312:	0018      	movs	r0, r3
 8002314:	f001 fc88 	bl	8003c28 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002318:	23fc      	movs	r3, #252	@ 0xfc
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4819      	ldr	r0, [pc, #100]	@ (8002384 <MX_GPIO_Init+0xc0>)
 800231e:	2200      	movs	r2, #0
 8002320:	0019      	movs	r1, r3
 8002322:	f001 fc81 	bl	8003c28 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA10 PA11 PA12
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002326:	193b      	adds	r3, r7, r4
 8002328:	4a15      	ldr	r2, [pc, #84]	@ (8002380 <MX_GPIO_Init+0xbc>)
 800232a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800232c:	193b      	adds	r3, r7, r4
 800232e:	2201      	movs	r2, #1
 8002330:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	193b      	adds	r3, r7, r4
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002338:	193b      	adds	r3, r7, r4
 800233a:	2200      	movs	r2, #0
 800233c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800233e:	193a      	adds	r2, r7, r4
 8002340:	23a0      	movs	r3, #160	@ 0xa0
 8002342:	05db      	lsls	r3, r3, #23
 8002344:	0011      	movs	r1, r2
 8002346:	0018      	movs	r0, r3
 8002348:	f001 fafc 	bl	8003944 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800234c:	0021      	movs	r1, r4
 800234e:	187b      	adds	r3, r7, r1
 8002350:	22fc      	movs	r2, #252	@ 0xfc
 8002352:	0052      	lsls	r2, r2, #1
 8002354:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002356:	187b      	adds	r3, r7, r1
 8002358:	2201      	movs	r2, #1
 800235a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235c:	187b      	adds	r3, r7, r1
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002362:	187b      	adds	r3, r7, r1
 8002364:	2200      	movs	r2, #0
 8002366:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002368:	187b      	adds	r3, r7, r1
 800236a:	4a06      	ldr	r2, [pc, #24]	@ (8002384 <MX_GPIO_Init+0xc0>)
 800236c:	0019      	movs	r1, r3
 800236e:	0010      	movs	r0, r2
 8002370:	f001 fae8 	bl	8003944 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002374:	46c0      	nop			@ (mov r8, r8)
 8002376:	46bd      	mov	sp, r7
 8002378:	b009      	add	sp, #36	@ 0x24
 800237a:	bd90      	pop	{r4, r7, pc}
 800237c:	40021000 	.word	0x40021000
 8002380:	00009c7c 	.word	0x00009c7c
 8002384:	50000400 	.word	0x50000400

08002388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800238c:	b672      	cpsid	i
}
 800238e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002390:	46c0      	nop			@ (mov r8, r8)
 8002392:	e7fd      	b.n	8002390 <Error_Handler+0x8>

08002394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800239a:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <HAL_MspInit+0x44>)
 800239c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800239e:	4b0e      	ldr	r3, [pc, #56]	@ (80023d8 <HAL_MspInit+0x44>)
 80023a0:	2101      	movs	r1, #1
 80023a2:	430a      	orrs	r2, r1
 80023a4:	641a      	str	r2, [r3, #64]	@ 0x40
 80023a6:	4b0c      	ldr	r3, [pc, #48]	@ (80023d8 <HAL_MspInit+0x44>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023aa:	2201      	movs	r2, #1
 80023ac:	4013      	ands	r3, r2
 80023ae:	607b      	str	r3, [r7, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023b2:	4b09      	ldr	r3, [pc, #36]	@ (80023d8 <HAL_MspInit+0x44>)
 80023b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023b6:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <HAL_MspInit+0x44>)
 80023b8:	2180      	movs	r1, #128	@ 0x80
 80023ba:	0549      	lsls	r1, r1, #21
 80023bc:	430a      	orrs	r2, r1
 80023be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <HAL_MspInit+0x44>)
 80023c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023c4:	2380      	movs	r3, #128	@ 0x80
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	4013      	ands	r3, r2
 80023ca:	603b      	str	r3, [r7, #0]
 80023cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ce:	46c0      	nop			@ (mov r8, r8)
 80023d0:	46bd      	mov	sp, r7
 80023d2:	b002      	add	sp, #8
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	46c0      	nop			@ (mov r8, r8)
 80023d8:	40021000 	.word	0x40021000

080023dc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b093      	sub	sp, #76	@ 0x4c
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	2334      	movs	r3, #52	@ 0x34
 80023e6:	18fb      	adds	r3, r7, r3
 80023e8:	0018      	movs	r0, r3
 80023ea:	2314      	movs	r3, #20
 80023ec:	001a      	movs	r2, r3
 80023ee:	2100      	movs	r1, #0
 80023f0:	f002 f870 	bl	80044d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023f4:	2414      	movs	r4, #20
 80023f6:	193b      	adds	r3, r7, r4
 80023f8:	0018      	movs	r0, r3
 80023fa:	2320      	movs	r3, #32
 80023fc:	001a      	movs	r2, r3
 80023fe:	2100      	movs	r1, #0
 8002400:	f002 f868 	bl	80044d4 <memset>
  if(hadc->Instance==ADC1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a20      	ldr	r2, [pc, #128]	@ (800248c <HAL_ADC_MspInit+0xb0>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d139      	bne.n	8002482 <HAL_ADC_MspInit+0xa6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800240e:	193b      	adds	r3, r7, r4
 8002410:	2220      	movs	r2, #32
 8002412:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8002414:	193b      	adds	r3, r7, r4
 8002416:	2200      	movs	r2, #0
 8002418:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800241a:	193b      	adds	r3, r7, r4
 800241c:	0018      	movs	r0, r3
 800241e:	f001 ff5f 	bl	80042e0 <HAL_RCCEx_PeriphCLKConfig>
 8002422:	1e03      	subs	r3, r0, #0
 8002424:	d001      	beq.n	800242a <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 8002426:	f7ff ffaf 	bl	8002388 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800242a:	4b19      	ldr	r3, [pc, #100]	@ (8002490 <HAL_ADC_MspInit+0xb4>)
 800242c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800242e:	4b18      	ldr	r3, [pc, #96]	@ (8002490 <HAL_ADC_MspInit+0xb4>)
 8002430:	2180      	movs	r1, #128	@ 0x80
 8002432:	0349      	lsls	r1, r1, #13
 8002434:	430a      	orrs	r2, r1
 8002436:	641a      	str	r2, [r3, #64]	@ 0x40
 8002438:	4b15      	ldr	r3, [pc, #84]	@ (8002490 <HAL_ADC_MspInit+0xb4>)
 800243a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800243c:	2380      	movs	r3, #128	@ 0x80
 800243e:	035b      	lsls	r3, r3, #13
 8002440:	4013      	ands	r3, r2
 8002442:	613b      	str	r3, [r7, #16]
 8002444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002446:	4b12      	ldr	r3, [pc, #72]	@ (8002490 <HAL_ADC_MspInit+0xb4>)
 8002448:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800244a:	4b11      	ldr	r3, [pc, #68]	@ (8002490 <HAL_ADC_MspInit+0xb4>)
 800244c:	2101      	movs	r1, #1
 800244e:	430a      	orrs	r2, r1
 8002450:	635a      	str	r2, [r3, #52]	@ 0x34
 8002452:	4b0f      	ldr	r3, [pc, #60]	@ (8002490 <HAL_ADC_MspInit+0xb4>)
 8002454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002456:	2201      	movs	r2, #1
 8002458:	4013      	ands	r3, r2
 800245a:	60fb      	str	r3, [r7, #12]
 800245c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA8     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 800245e:	2134      	movs	r1, #52	@ 0x34
 8002460:	187b      	adds	r3, r7, r1
 8002462:	2281      	movs	r2, #129	@ 0x81
 8002464:	0052      	lsls	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002468:	187b      	adds	r3, r7, r1
 800246a:	2203      	movs	r2, #3
 800246c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	187b      	adds	r3, r7, r1
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002474:	187a      	adds	r2, r7, r1
 8002476:	23a0      	movs	r3, #160	@ 0xa0
 8002478:	05db      	lsls	r3, r3, #23
 800247a:	0011      	movs	r1, r2
 800247c:	0018      	movs	r0, r3
 800247e:	f001 fa61 	bl	8003944 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002482:	46c0      	nop			@ (mov r8, r8)
 8002484:	46bd      	mov	sp, r7
 8002486:	b013      	add	sp, #76	@ 0x4c
 8002488:	bd90      	pop	{r4, r7, pc}
 800248a:	46c0      	nop			@ (mov r8, r8)
 800248c:	40012400 	.word	0x40012400
 8002490:	40021000 	.word	0x40021000

08002494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002498:	46c0      	nop			@ (mov r8, r8)
 800249a:	e7fd      	b.n	8002498 <NMI_Handler+0x4>

0800249c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024a0:	46c0      	nop			@ (mov r8, r8)
 80024a2:	e7fd      	b.n	80024a0 <HardFault_Handler+0x4>

080024a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024a8:	46c0      	nop			@ (mov r8, r8)
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024b2:	46c0      	nop			@ (mov r8, r8)
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024bc:	f000 f89a 	bl	80025f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024c0:	46c0      	nop			@ (mov r8, r8)
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024cc:	4b03      	ldr	r3, [pc, #12]	@ (80024dc <SystemInit+0x14>)
 80024ce:	2280      	movs	r2, #128	@ 0x80
 80024d0:	0512      	lsls	r2, r2, #20
 80024d2:	609a      	str	r2, [r3, #8]
#endif
}
 80024d4:	46c0      	nop			@ (mov r8, r8)
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	46c0      	nop			@ (mov r8, r8)
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80024e0:	480d      	ldr	r0, [pc, #52]	@ (8002518 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80024e2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80024e4:	f7ff fff0 	bl	80024c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80024e8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80024ea:	e003      	b.n	80024f4 <LoopCopyDataInit>

080024ec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80024ec:	4b0b      	ldr	r3, [pc, #44]	@ (800251c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80024ee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80024f0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80024f2:	3104      	adds	r1, #4

080024f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80024f4:	480a      	ldr	r0, [pc, #40]	@ (8002520 <LoopForever+0xa>)
  ldr r3, =_edata
 80024f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <LoopForever+0xe>)
  adds r2, r0, r1
 80024f8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80024fa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80024fc:	d3f6      	bcc.n	80024ec <CopyDataInit>
  ldr r2, =_sbss
 80024fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002528 <LoopForever+0x12>)
  b LoopFillZerobss
 8002500:	e002      	b.n	8002508 <LoopFillZerobss>

08002502 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002502:	2300      	movs	r3, #0
  str  r3, [r2]
 8002504:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002506:	3204      	adds	r2, #4

08002508 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8002508:	4b08      	ldr	r3, [pc, #32]	@ (800252c <LoopForever+0x16>)
  cmp r2, r3
 800250a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800250c:	d3f9      	bcc.n	8002502 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800250e:	f001 ffe9 	bl	80044e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002512:	f7ff fd9d 	bl	8002050 <main>

08002516 <LoopForever>:

LoopForever:
    b LoopForever
 8002516:	e7fe      	b.n	8002516 <LoopForever>
  ldr   r0, =_estack
 8002518:	20007800 	.word	0x20007800
  ldr r3, =_sidata
 800251c:	080045cc 	.word	0x080045cc
  ldr r0, =_sdata
 8002520:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002524:	20000084 	.word	0x20000084
  ldr r2, =_sbss
 8002528:	20000088 	.word	0x20000088
  ldr r3, = _ebss
 800252c:	20000124 	.word	0x20000124

08002530 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002530:	e7fe      	b.n	8002530 <ADC1_IRQHandler>

08002532 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002538:	1dfb      	adds	r3, r7, #7
 800253a:	2200      	movs	r2, #0
 800253c:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800253e:	2003      	movs	r0, #3
 8002540:	f000 f80e 	bl	8002560 <HAL_InitTick>
 8002544:	1e03      	subs	r3, r0, #0
 8002546:	d003      	beq.n	8002550 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8002548:	1dfb      	adds	r3, r7, #7
 800254a:	2201      	movs	r2, #1
 800254c:	701a      	strb	r2, [r3, #0]
 800254e:	e001      	b.n	8002554 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002550:	f7ff ff20 	bl	8002394 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002554:	1dfb      	adds	r3, r7, #7
 8002556:	781b      	ldrb	r3, [r3, #0]
}
 8002558:	0018      	movs	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	b002      	add	sp, #8
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002560:	b590      	push	{r4, r7, lr}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002568:	230f      	movs	r3, #15
 800256a:	18fb      	adds	r3, r7, r3
 800256c:	2200      	movs	r2, #0
 800256e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8002570:	4b1d      	ldr	r3, [pc, #116]	@ (80025e8 <HAL_InitTick+0x88>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d02b      	beq.n	80025d0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002578:	4b1c      	ldr	r3, [pc, #112]	@ (80025ec <HAL_InitTick+0x8c>)
 800257a:	681c      	ldr	r4, [r3, #0]
 800257c:	4b1a      	ldr	r3, [pc, #104]	@ (80025e8 <HAL_InitTick+0x88>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	0019      	movs	r1, r3
 8002582:	23fa      	movs	r3, #250	@ 0xfa
 8002584:	0098      	lsls	r0, r3, #2
 8002586:	f7fd fdbf 	bl	8000108 <__udivsi3>
 800258a:	0003      	movs	r3, r0
 800258c:	0019      	movs	r1, r3
 800258e:	0020      	movs	r0, r4
 8002590:	f7fd fdba 	bl	8000108 <__udivsi3>
 8002594:	0003      	movs	r3, r0
 8002596:	0018      	movs	r0, r3
 8002598:	f001 f9c7 	bl	800392a <HAL_SYSTICK_Config>
 800259c:	1e03      	subs	r3, r0, #0
 800259e:	d112      	bne.n	80025c6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	d80a      	bhi.n	80025bc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	2301      	movs	r3, #1
 80025aa:	425b      	negs	r3, r3
 80025ac:	2200      	movs	r2, #0
 80025ae:	0018      	movs	r0, r3
 80025b0:	f001 f9a6 	bl	8003900 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025b4:	4b0e      	ldr	r3, [pc, #56]	@ (80025f0 <HAL_InitTick+0x90>)
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	e00d      	b.n	80025d8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80025bc:	230f      	movs	r3, #15
 80025be:	18fb      	adds	r3, r7, r3
 80025c0:	2201      	movs	r2, #1
 80025c2:	701a      	strb	r2, [r3, #0]
 80025c4:	e008      	b.n	80025d8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025c6:	230f      	movs	r3, #15
 80025c8:	18fb      	adds	r3, r7, r3
 80025ca:	2201      	movs	r2, #1
 80025cc:	701a      	strb	r2, [r3, #0]
 80025ce:	e003      	b.n	80025d8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025d0:	230f      	movs	r3, #15
 80025d2:	18fb      	adds	r3, r7, r3
 80025d4:	2201      	movs	r2, #1
 80025d6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80025d8:	230f      	movs	r3, #15
 80025da:	18fb      	adds	r3, r7, r3
 80025dc:	781b      	ldrb	r3, [r3, #0]
}
 80025de:	0018      	movs	r0, r3
 80025e0:	46bd      	mov	sp, r7
 80025e2:	b005      	add	sp, #20
 80025e4:	bd90      	pop	{r4, r7, pc}
 80025e6:	46c0      	nop			@ (mov r8, r8)
 80025e8:	20000080 	.word	0x20000080
 80025ec:	20000078 	.word	0x20000078
 80025f0:	2000007c 	.word	0x2000007c

080025f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025f8:	4b05      	ldr	r3, [pc, #20]	@ (8002610 <HAL_IncTick+0x1c>)
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	001a      	movs	r2, r3
 80025fe:	4b05      	ldr	r3, [pc, #20]	@ (8002614 <HAL_IncTick+0x20>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	18d2      	adds	r2, r2, r3
 8002604:	4b03      	ldr	r3, [pc, #12]	@ (8002614 <HAL_IncTick+0x20>)
 8002606:	601a      	str	r2, [r3, #0]
}
 8002608:	46c0      	nop			@ (mov r8, r8)
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	46c0      	nop			@ (mov r8, r8)
 8002610:	20000080 	.word	0x20000080
 8002614:	20000120 	.word	0x20000120

08002618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  return uwTick;
 800261c:	4b02      	ldr	r3, [pc, #8]	@ (8002628 <HAL_GetTick+0x10>)
 800261e:	681b      	ldr	r3, [r3, #0]
}
 8002620:	0018      	movs	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	46c0      	nop			@ (mov r8, r8)
 8002628:	20000120 	.word	0x20000120

0800262c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002634:	f7ff fff0 	bl	8002618 <HAL_GetTick>
 8002638:	0003      	movs	r3, r0
 800263a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	3301      	adds	r3, #1
 8002644:	d005      	beq.n	8002652 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002646:	4b0a      	ldr	r3, [pc, #40]	@ (8002670 <HAL_Delay+0x44>)
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	001a      	movs	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	189b      	adds	r3, r3, r2
 8002650:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002652:	46c0      	nop			@ (mov r8, r8)
 8002654:	f7ff ffe0 	bl	8002618 <HAL_GetTick>
 8002658:	0002      	movs	r2, r0
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	429a      	cmp	r2, r3
 8002662:	d8f7      	bhi.n	8002654 <HAL_Delay+0x28>
  {
  }
}
 8002664:	46c0      	nop			@ (mov r8, r8)
 8002666:	46c0      	nop			@ (mov r8, r8)
 8002668:	46bd      	mov	sp, r7
 800266a:	b004      	add	sp, #16
 800266c:	bd80      	pop	{r7, pc}
 800266e:	46c0      	nop			@ (mov r8, r8)
 8002670:	20000080 	.word	0x20000080

08002674 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002684:	401a      	ands	r2, r3
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	431a      	orrs	r2, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	601a      	str	r2, [r3, #0]
}
 800268e:	46c0      	nop			@ (mov r8, r8)
 8002690:	46bd      	mov	sp, r7
 8002692:	b002      	add	sp, #8
 8002694:	bd80      	pop	{r7, pc}
 8002696:	46c0      	nop			@ (mov r8, r8)
 8002698:	ff3fffff 	.word	0xff3fffff

0800269c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	23c0      	movs	r3, #192	@ 0xc0
 80026aa:	041b      	lsls	r3, r3, #16
 80026ac:	4013      	ands	r3, r2
}
 80026ae:	0018      	movs	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	b002      	add	sp, #8
 80026b4:	bd80      	pop	{r7, pc}

080026b6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b084      	sub	sp, #16
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	68ba      	ldr	r2, [r7, #8]
 80026c8:	2104      	movs	r1, #4
 80026ca:	400a      	ands	r2, r1
 80026cc:	2107      	movs	r1, #7
 80026ce:	4091      	lsls	r1, r2
 80026d0:	000a      	movs	r2, r1
 80026d2:	43d2      	mvns	r2, r2
 80026d4:	401a      	ands	r2, r3
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2104      	movs	r1, #4
 80026da:	400b      	ands	r3, r1
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	4099      	lsls	r1, r3
 80026e0:	000b      	movs	r3, r1
 80026e2:	431a      	orrs	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80026e8:	46c0      	nop			@ (mov r8, r8)
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b004      	add	sp, #16
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	2104      	movs	r1, #4
 8002702:	400a      	ands	r2, r1
 8002704:	2107      	movs	r1, #7
 8002706:	4091      	lsls	r1, r2
 8002708:	000a      	movs	r2, r1
 800270a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	2104      	movs	r1, #4
 8002710:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002712:	40da      	lsrs	r2, r3
 8002714:	0013      	movs	r3, r2
}
 8002716:	0018      	movs	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	b002      	add	sp, #8
 800271c:	bd80      	pop	{r7, pc}

0800271e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	23c0      	movs	r3, #192	@ 0xc0
 800272c:	011b      	lsls	r3, r3, #4
 800272e:	4013      	ands	r3, r2
 8002730:	d101      	bne.n	8002736 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002736:	2300      	movs	r3, #0
}
 8002738:	0018      	movs	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	b002      	add	sp, #8
 800273e:	bd80      	pop	{r7, pc}

08002740 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	211f      	movs	r1, #31
 8002754:	400a      	ands	r2, r1
 8002756:	210f      	movs	r1, #15
 8002758:	4091      	lsls	r1, r2
 800275a:	000a      	movs	r2, r1
 800275c:	43d2      	mvns	r2, r2
 800275e:	401a      	ands	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	0e9b      	lsrs	r3, r3, #26
 8002764:	210f      	movs	r1, #15
 8002766:	4019      	ands	r1, r3
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	201f      	movs	r0, #31
 800276c:	4003      	ands	r3, r0
 800276e:	4099      	lsls	r1, r3
 8002770:	000b      	movs	r3, r1
 8002772:	431a      	orrs	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002778:	46c0      	nop			@ (mov r8, r8)
 800277a:	46bd      	mov	sp, r7
 800277c:	b004      	add	sp, #16
 800277e:	bd80      	pop	{r7, pc}

08002780 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	025b      	lsls	r3, r3, #9
 8002792:	0a5b      	lsrs	r3, r3, #9
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800279a:	46c0      	nop			@ (mov r8, r8)
 800279c:	46bd      	mov	sp, r7
 800279e:	b002      	add	sp, #8
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b082      	sub	sp, #8
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	6078      	str	r0, [r7, #4]
 80027aa:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	683a      	ldr	r2, [r7, #0]
 80027b2:	0252      	lsls	r2, r2, #9
 80027b4:	0a52      	lsrs	r2, r2, #9
 80027b6:	43d2      	mvns	r2, r2
 80027b8:	401a      	ands	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027be:	46c0      	nop			@ (mov r8, r8)
 80027c0:	46bd      	mov	sp, r7
 80027c2:	b002      	add	sp, #8
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	68ba      	ldr	r2, [r7, #8]
 80027da:	0212      	lsls	r2, r2, #8
 80027dc:	43d2      	mvns	r2, r2
 80027de:	401a      	ands	r2, r3
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	6879      	ldr	r1, [r7, #4]
 80027e6:	400b      	ands	r3, r1
 80027e8:	4904      	ldr	r1, [pc, #16]	@ (80027fc <LL_ADC_SetChannelSamplingTime+0x34>)
 80027ea:	400b      	ands	r3, r1
 80027ec:	431a      	orrs	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b004      	add	sp, #16
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	46c0      	nop			@ (mov r8, r8)
 80027fc:	7fffff00 	.word	0x7fffff00

08002800 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	4a05      	ldr	r2, [pc, #20]	@ (8002824 <LL_ADC_EnableInternalRegulator+0x24>)
 800280e:	4013      	ands	r3, r2
 8002810:	2280      	movs	r2, #128	@ 0x80
 8002812:	0552      	lsls	r2, r2, #21
 8002814:	431a      	orrs	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800281a:	46c0      	nop			@ (mov r8, r8)
 800281c:	46bd      	mov	sp, r7
 800281e:	b002      	add	sp, #8
 8002820:	bd80      	pop	{r7, pc}
 8002822:	46c0      	nop			@ (mov r8, r8)
 8002824:	6fffffe8 	.word	0x6fffffe8

08002828 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	2380      	movs	r3, #128	@ 0x80
 8002836:	055b      	lsls	r3, r3, #21
 8002838:	401a      	ands	r2, r3
 800283a:	2380      	movs	r3, #128	@ 0x80
 800283c:	055b      	lsls	r3, r3, #21
 800283e:	429a      	cmp	r2, r3
 8002840:	d101      	bne.n	8002846 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002846:	2300      	movs	r3, #0
}
 8002848:	0018      	movs	r0, r3
 800284a:	46bd      	mov	sp, r7
 800284c:	b002      	add	sp, #8
 800284e:	bd80      	pop	{r7, pc}

08002850 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	4a04      	ldr	r2, [pc, #16]	@ (8002870 <LL_ADC_Enable+0x20>)
 800285e:	4013      	ands	r3, r2
 8002860:	2201      	movs	r2, #1
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002868:	46c0      	nop			@ (mov r8, r8)
 800286a:	46bd      	mov	sp, r7
 800286c:	b002      	add	sp, #8
 800286e:	bd80      	pop	{r7, pc}
 8002870:	7fffffe8 	.word	0x7fffffe8

08002874 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	4a04      	ldr	r2, [pc, #16]	@ (8002894 <LL_ADC_Disable+0x20>)
 8002882:	4013      	ands	r3, r2
 8002884:	2202      	movs	r2, #2
 8002886:	431a      	orrs	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800288c:	46c0      	nop			@ (mov r8, r8)
 800288e:	46bd      	mov	sp, r7
 8002890:	b002      	add	sp, #8
 8002892:	bd80      	pop	{r7, pc}
 8002894:	7fffffe8 	.word	0x7fffffe8

08002898 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	2201      	movs	r2, #1
 80028a6:	4013      	ands	r3, r2
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <LL_ADC_IsEnabled+0x18>
 80028ac:	2301      	movs	r3, #1
 80028ae:	e000      	b.n	80028b2 <LL_ADC_IsEnabled+0x1a>
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	0018      	movs	r0, r3
 80028b4:	46bd      	mov	sp, r7
 80028b6:	b002      	add	sp, #8
 80028b8:	bd80      	pop	{r7, pc}

080028ba <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b082      	sub	sp, #8
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2202      	movs	r2, #2
 80028c8:	4013      	ands	r3, r2
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d101      	bne.n	80028d2 <LL_ADC_IsDisableOngoing+0x18>
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <LL_ADC_IsDisableOngoing+0x1a>
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	0018      	movs	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b002      	add	sp, #8
 80028da:	bd80      	pop	{r7, pc}

080028dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	4a04      	ldr	r2, [pc, #16]	@ (80028fc <LL_ADC_REG_StartConversion+0x20>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	2204      	movs	r2, #4
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80028f4:	46c0      	nop			@ (mov r8, r8)
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b002      	add	sp, #8
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	7fffffe8 	.word	0x7fffffe8

08002900 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	4a04      	ldr	r2, [pc, #16]	@ (8002920 <LL_ADC_REG_StopConversion+0x20>)
 800290e:	4013      	ands	r3, r2
 8002910:	2210      	movs	r2, #16
 8002912:	431a      	orrs	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002918:	46c0      	nop			@ (mov r8, r8)
 800291a:	46bd      	mov	sp, r7
 800291c:	b002      	add	sp, #8
 800291e:	bd80      	pop	{r7, pc}
 8002920:	7fffffe8 	.word	0x7fffffe8

08002924 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	2204      	movs	r2, #4
 8002932:	4013      	ands	r3, r2
 8002934:	2b04      	cmp	r3, #4
 8002936:	d101      	bne.n	800293c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002938:	2301      	movs	r3, #1
 800293a:	e000      	b.n	800293e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800293c:	2300      	movs	r3, #0
}
 800293e:	0018      	movs	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	b002      	add	sp, #8
 8002944:	bd80      	pop	{r7, pc}
	...

08002948 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002950:	231f      	movs	r3, #31
 8002952:	18fb      	adds	r3, r7, r3
 8002954:	2200      	movs	r2, #0
 8002956:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8002958:	2300      	movs	r3, #0
 800295a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d101      	bne.n	800296e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e17e      	b.n	8002c6c <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10a      	bne.n	800298c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	0018      	movs	r0, r3
 800297a:	f7ff fd2f 	bl	80023dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2254      	movs	r2, #84	@ 0x54
 8002988:	2100      	movs	r1, #0
 800298a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	0018      	movs	r0, r3
 8002992:	f7ff ff49 	bl	8002828 <LL_ADC_IsInternalRegulatorEnabled>
 8002996:	1e03      	subs	r3, r0, #0
 8002998:	d114      	bne.n	80029c4 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	0018      	movs	r0, r3
 80029a0:	f7ff ff2e 	bl	8002800 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80029a4:	4bb3      	ldr	r3, [pc, #716]	@ (8002c74 <HAL_ADC_Init+0x32c>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	49b3      	ldr	r1, [pc, #716]	@ (8002c78 <HAL_ADC_Init+0x330>)
 80029aa:	0018      	movs	r0, r3
 80029ac:	f7fd fbac 	bl	8000108 <__udivsi3>
 80029b0:	0003      	movs	r3, r0
 80029b2:	005b      	lsls	r3, r3, #1
 80029b4:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029b6:	e002      	b.n	80029be <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d1f9      	bne.n	80029b8 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	0018      	movs	r0, r3
 80029ca:	f7ff ff2d 	bl	8002828 <LL_ADC_IsInternalRegulatorEnabled>
 80029ce:	1e03      	subs	r3, r0, #0
 80029d0:	d10f      	bne.n	80029f2 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d6:	2210      	movs	r2, #16
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e2:	2201      	movs	r2, #1
 80029e4:	431a      	orrs	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80029ea:	231f      	movs	r3, #31
 80029ec:	18fb      	adds	r3, r7, r3
 80029ee:	2201      	movs	r2, #1
 80029f0:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	0018      	movs	r0, r3
 80029f8:	f7ff ff94 	bl	8002924 <LL_ADC_REG_IsConversionOngoing>
 80029fc:	0003      	movs	r3, r0
 80029fe:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a04:	2210      	movs	r2, #16
 8002a06:	4013      	ands	r3, r2
 8002a08:	d000      	beq.n	8002a0c <HAL_ADC_Init+0xc4>
 8002a0a:	e122      	b.n	8002c52 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d000      	beq.n	8002a14 <HAL_ADC_Init+0xcc>
 8002a12:	e11e      	b.n	8002c52 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a18:	4a98      	ldr	r2, [pc, #608]	@ (8002c7c <HAL_ADC_Init+0x334>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	0018      	movs	r0, r3
 8002a2a:	f7ff ff35 	bl	8002898 <LL_ADC_IsEnabled>
 8002a2e:	1e03      	subs	r3, r0, #0
 8002a30:	d000      	beq.n	8002a34 <HAL_ADC_Init+0xec>
 8002a32:	e0ad      	b.n	8002b90 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	7e1b      	ldrb	r3, [r3, #24]
 8002a3c:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002a3e:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7e5b      	ldrb	r3, [r3, #25]
 8002a44:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002a46:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	7e9b      	ldrb	r3, [r3, #26]
 8002a4c:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002a4e:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d002      	beq.n	8002a5e <HAL_ADC_Init+0x116>
 8002a58:	2380      	movs	r3, #128	@ 0x80
 8002a5a:	015b      	lsls	r3, r3, #5
 8002a5c:	e000      	b.n	8002a60 <HAL_ADC_Init+0x118>
 8002a5e:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002a60:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002a66:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	da04      	bge.n	8002a7a <HAL_ADC_Init+0x132>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	085b      	lsrs	r3, r3, #1
 8002a78:	e001      	b.n	8002a7e <HAL_ADC_Init+0x136>
 8002a7a:	2380      	movs	r3, #128	@ 0x80
 8002a7c:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8002a7e:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	212c      	movs	r1, #44	@ 0x2c
 8002a84:	5c5b      	ldrb	r3, [r3, r1]
 8002a86:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002a88:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2220      	movs	r2, #32
 8002a94:	5c9b      	ldrb	r3, [r3, r2]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d115      	bne.n	8002ac6 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7e9b      	ldrb	r3, [r3, #26]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d105      	bne.n	8002aae <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	2280      	movs	r2, #128	@ 0x80
 8002aa6:	0252      	lsls	r2, r2, #9
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
 8002aac:	e00b      	b.n	8002ac6 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002abe:	2201      	movs	r2, #1
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d00a      	beq.n	8002ae4 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ad2:	23e0      	movs	r3, #224	@ 0xe0
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002adc:	4313      	orrs	r3, r2
 8002ade:	69ba      	ldr	r2, [r7, #24]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	4a65      	ldr	r2, [pc, #404]	@ (8002c80 <HAL_ADC_Init+0x338>)
 8002aec:	4013      	ands	r3, r2
 8002aee:	0019      	movs	r1, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	0f9b      	lsrs	r3, r3, #30
 8002b00:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002b06:	4313      	orrs	r3, r2
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	223c      	movs	r2, #60	@ 0x3c
 8002b12:	5c9b      	ldrb	r3, [r3, r2]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d111      	bne.n	8002b3c <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	0f9b      	lsrs	r3, r3, #30
 8002b1e:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002b24:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8002b2a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002b30:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	2201      	movs	r2, #1
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	4a50      	ldr	r2, [pc, #320]	@ (8002c84 <HAL_ADC_Init+0x33c>)
 8002b44:	4013      	ands	r3, r2
 8002b46:	0019      	movs	r1, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	23c0      	movs	r3, #192	@ 0xc0
 8002b58:	061b      	lsls	r3, r3, #24
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d018      	beq.n	8002b90 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002b62:	2380      	movs	r3, #128	@ 0x80
 8002b64:	05db      	lsls	r3, r3, #23
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d012      	beq.n	8002b90 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002b6e:	2380      	movs	r3, #128	@ 0x80
 8002b70:	061b      	lsls	r3, r3, #24
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d00c      	beq.n	8002b90 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002b76:	4b44      	ldr	r3, [pc, #272]	@ (8002c88 <HAL_ADC_Init+0x340>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a44      	ldr	r2, [pc, #272]	@ (8002c8c <HAL_ADC_Init+0x344>)
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	0019      	movs	r1, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	23f0      	movs	r3, #240	@ 0xf0
 8002b86:	039b      	lsls	r3, r3, #14
 8002b88:	401a      	ands	r2, r3
 8002b8a:	4b3f      	ldr	r3, [pc, #252]	@ (8002c88 <HAL_ADC_Init+0x340>)
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6818      	ldr	r0, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b98:	001a      	movs	r2, r3
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	f7ff fd8b 	bl	80026b6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6818      	ldr	r0, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ba8:	4939      	ldr	r1, [pc, #228]	@ (8002c90 <HAL_ADC_Init+0x348>)
 8002baa:	001a      	movs	r2, r3
 8002bac:	f7ff fd83 	bl	80026b6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d109      	bne.n	8002bcc <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2110      	movs	r1, #16
 8002bc4:	4249      	negs	r1, r1
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bca:	e018      	b.n	8002bfe <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	691a      	ldr	r2, [r3, #16]
 8002bd0:	2380      	movs	r3, #128	@ 0x80
 8002bd2:	039b      	lsls	r3, r3, #14
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d112      	bne.n	8002bfe <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	221c      	movs	r2, #28
 8002be8:	4013      	ands	r3, r2
 8002bea:	2210      	movs	r2, #16
 8002bec:	4252      	negs	r2, r2
 8002bee:	409a      	lsls	r2, r3
 8002bf0:	0011      	movs	r1, r2
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	2100      	movs	r1, #0
 8002c04:	0018      	movs	r0, r3
 8002c06:	f7ff fd73 	bl	80026f0 <LL_ADC_GetSamplingTimeCommonChannels>
 8002c0a:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d10b      	bne.n	8002c2c <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c1e:	2203      	movs	r2, #3
 8002c20:	4393      	bics	r3, r2
 8002c22:	2201      	movs	r2, #1
 8002c24:	431a      	orrs	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002c2a:	e01c      	b.n	8002c66 <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c30:	2212      	movs	r2, #18
 8002c32:	4393      	bics	r3, r2
 8002c34:	2210      	movs	r2, #16
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c40:	2201      	movs	r2, #1
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8002c48:	231f      	movs	r3, #31
 8002c4a:	18fb      	adds	r3, r7, r3
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002c50:	e009      	b.n	8002c66 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c56:	2210      	movs	r2, #16
 8002c58:	431a      	orrs	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002c5e:	231f      	movs	r3, #31
 8002c60:	18fb      	adds	r3, r7, r3
 8002c62:	2201      	movs	r2, #1
 8002c64:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c66:	231f      	movs	r3, #31
 8002c68:	18fb      	adds	r3, r7, r3
 8002c6a:	781b      	ldrb	r3, [r3, #0]
}
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b008      	add	sp, #32
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000078 	.word	0x20000078
 8002c78:	00030d40 	.word	0x00030d40
 8002c7c:	fffffefd 	.word	0xfffffefd
 8002c80:	ffde0201 	.word	0xffde0201
 8002c84:	1ffffc02 	.word	0x1ffffc02
 8002c88:	40012708 	.word	0x40012708
 8002c8c:	ffc3ffff 	.word	0xffc3ffff
 8002c90:	7fffff04 	.word	0x7fffff04

08002c94 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002c94:	b5b0      	push	{r4, r5, r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f7ff fe3f 	bl	8002924 <LL_ADC_REG_IsConversionOngoing>
 8002ca6:	1e03      	subs	r3, r0, #0
 8002ca8:	d135      	bne.n	8002d16 <HAL_ADC_Start+0x82>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2254      	movs	r2, #84	@ 0x54
 8002cae:	5c9b      	ldrb	r3, [r3, r2]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	d101      	bne.n	8002cb8 <HAL_ADC_Start+0x24>
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	e035      	b.n	8002d24 <HAL_ADC_Start+0x90>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2254      	movs	r2, #84	@ 0x54
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002cc0:	250f      	movs	r5, #15
 8002cc2:	197c      	adds	r4, r7, r5
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f000 fb1a 	bl	8003300 <ADC_Enable>
 8002ccc:	0003      	movs	r3, r0
 8002cce:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002cd0:	197b      	adds	r3, r7, r5
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d119      	bne.n	8002d0c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cdc:	4a13      	ldr	r2, [pc, #76]	@ (8002d2c <HAL_ADC_Start+0x98>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	2280      	movs	r2, #128	@ 0x80
 8002ce2:	0052      	lsls	r2, r2, #1
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	221c      	movs	r2, #28
 8002cf6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2254      	movs	r2, #84	@ 0x54
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	0018      	movs	r0, r3
 8002d06:	f7ff fde9 	bl	80028dc <LL_ADC_REG_StartConversion>
 8002d0a:	e008      	b.n	8002d1e <HAL_ADC_Start+0x8a>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2254      	movs	r2, #84	@ 0x54
 8002d10:	2100      	movs	r1, #0
 8002d12:	5499      	strb	r1, [r3, r2]
 8002d14:	e003      	b.n	8002d1e <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d16:	230f      	movs	r3, #15
 8002d18:	18fb      	adds	r3, r7, r3
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d1e:	230f      	movs	r3, #15
 8002d20:	18fb      	adds	r3, r7, r3
 8002d22:	781b      	ldrb	r3, [r3, #0]
}
 8002d24:	0018      	movs	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b004      	add	sp, #16
 8002d2a:	bdb0      	pop	{r4, r5, r7, pc}
 8002d2c:	fffff0fe 	.word	0xfffff0fe

08002d30 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002d30:	b5b0      	push	{r4, r5, r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2254      	movs	r2, #84	@ 0x54
 8002d3c:	5c9b      	ldrb	r3, [r3, r2]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d101      	bne.n	8002d46 <HAL_ADC_Stop+0x16>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e029      	b.n	8002d9a <HAL_ADC_Stop+0x6a>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2254      	movs	r2, #84	@ 0x54
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002d4e:	250f      	movs	r5, #15
 8002d50:	197c      	adds	r4, r7, r5
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	0018      	movs	r0, r3
 8002d56:	f000 fa97 	bl	8003288 <ADC_ConversionStop>
 8002d5a:	0003      	movs	r3, r0
 8002d5c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002d5e:	197b      	adds	r3, r7, r5
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d112      	bne.n	8002d8c <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002d66:	197c      	adds	r4, r7, r5
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f000 fb46 	bl	80033fc <ADC_Disable>
 8002d70:	0003      	movs	r3, r0
 8002d72:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002d74:	197b      	adds	r3, r7, r5
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d107      	bne.n	8002d8c <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d80:	4a08      	ldr	r2, [pc, #32]	@ (8002da4 <HAL_ADC_Stop+0x74>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	2201      	movs	r2, #1
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2254      	movs	r2, #84	@ 0x54
 8002d90:	2100      	movs	r1, #0
 8002d92:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002d94:	230f      	movs	r3, #15
 8002d96:	18fb      	adds	r3, r7, r3
 8002d98:	781b      	ldrb	r3, [r3, #0]
}
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	b004      	add	sp, #16
 8002da0:	bdb0      	pop	{r4, r5, r7, pc}
 8002da2:	46c0      	nop			@ (mov r8, r8)
 8002da4:	fffffefe 	.word	0xfffffefe

08002da8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	2b08      	cmp	r3, #8
 8002db8:	d102      	bne.n	8002dc0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002dba:	2308      	movs	r3, #8
 8002dbc:	60fb      	str	r3, [r7, #12]
 8002dbe:	e00f      	b.n	8002de0 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	4013      	ands	r3, r2
 8002dca:	d007      	beq.n	8002ddc <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd0:	2220      	movs	r2, #32
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e06c      	b.n	8002eb6 <HAL_ADC_PollForConversion+0x10e>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002ddc:	2304      	movs	r3, #4
 8002dde:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002de0:	f7ff fc1a 	bl	8002618 <HAL_GetTick>
 8002de4:	0003      	movs	r3, r0
 8002de6:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002de8:	e019      	b.n	8002e1e <HAL_ADC_PollForConversion+0x76>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	3301      	adds	r3, #1
 8002dee:	d016      	beq.n	8002e1e <HAL_ADC_PollForConversion+0x76>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002df0:	f7ff fc12 	bl	8002618 <HAL_GetTick>
 8002df4:	0002      	movs	r2, r0
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	683a      	ldr	r2, [r7, #0]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d302      	bcc.n	8002e06 <HAL_ADC_PollForConversion+0x5e>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10b      	bne.n	8002e1e <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0a:	2204      	movs	r2, #4
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2254      	movs	r2, #84	@ 0x54
 8002e16:	2100      	movs	r1, #0
 8002e18:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e04b      	b.n	8002eb6 <HAL_ADC_PollForConversion+0x10e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	4013      	ands	r3, r2
 8002e28:	d0df      	beq.n	8002dea <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2e:	2280      	movs	r2, #128	@ 0x80
 8002e30:	0092      	lsls	r2, r2, #2
 8002e32:	431a      	orrs	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	0018      	movs	r0, r3
 8002e3e:	f7ff fc6e 	bl	800271e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e42:	1e03      	subs	r3, r0, #0
 8002e44:	d02e      	beq.n	8002ea4 <HAL_ADC_PollForConversion+0xfc>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	7e9b      	ldrb	r3, [r3, #26]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d12a      	bne.n	8002ea4 <HAL_ADC_PollForConversion+0xfc>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2208      	movs	r2, #8
 8002e56:	4013      	ands	r3, r2
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	d123      	bne.n	8002ea4 <HAL_ADC_PollForConversion+0xfc>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7ff fd5f 	bl	8002924 <LL_ADC_REG_IsConversionOngoing>
 8002e66:	1e03      	subs	r3, r0, #0
 8002e68:	d110      	bne.n	8002e8c <HAL_ADC_PollForConversion+0xe4>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	210c      	movs	r1, #12
 8002e76:	438a      	bics	r2, r1
 8002e78:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	4a10      	ldr	r2, [pc, #64]	@ (8002ec0 <HAL_ADC_PollForConversion+0x118>)
 8002e80:	4013      	ands	r3, r2
 8002e82:	2201      	movs	r2, #1
 8002e84:	431a      	orrs	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e8a:	e00b      	b.n	8002ea4 <HAL_ADC_PollForConversion+0xfc>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e90:	2220      	movs	r2, #32
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	7e1b      	ldrb	r3, [r3, #24]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d103      	bne.n	8002eb4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	220c      	movs	r2, #12
 8002eb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	b004      	add	sp, #16
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	fffffefe 	.word	0xfffffefe

08002ec4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	b002      	add	sp, #8
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee6:	2317      	movs	r3, #23
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	2200      	movs	r2, #0
 8002eec:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2254      	movs	r2, #84	@ 0x54
 8002ef6:	5c9b      	ldrb	r3, [r3, r2]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d101      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x24>
 8002efc:	2302      	movs	r3, #2
 8002efe:	e1be      	b.n	800327e <HAL_ADC_ConfigChannel+0x3a2>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2254      	movs	r2, #84	@ 0x54
 8002f04:	2101      	movs	r1, #1
 8002f06:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	f7ff fd09 	bl	8002924 <LL_ADC_REG_IsConversionOngoing>
 8002f12:	1e03      	subs	r3, r0, #0
 8002f14:	d000      	beq.n	8002f18 <HAL_ADC_ConfigChannel+0x3c>
 8002f16:	e1a1      	b.n	800325c <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d100      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x46>
 8002f20:	e152      	b.n	80031c8 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	691a      	ldr	r2, [r3, #16]
 8002f26:	2380      	movs	r3, #128	@ 0x80
 8002f28:	061b      	lsls	r3, r3, #24
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d004      	beq.n	8002f38 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002f32:	4ac2      	ldr	r2, [pc, #776]	@ (800323c <HAL_ADC_ConfigChannel+0x360>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d108      	bne.n	8002f4a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	0019      	movs	r1, r3
 8002f42:	0010      	movs	r0, r2
 8002f44:	f7ff fc1c 	bl	8002780 <LL_ADC_REG_SetSequencerChAdd>
 8002f48:	e0ed      	b.n	8003126 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	211f      	movs	r1, #31
 8002f54:	400b      	ands	r3, r1
 8002f56:	210f      	movs	r1, #15
 8002f58:	4099      	lsls	r1, r3
 8002f5a:	000b      	movs	r3, r1
 8002f5c:	43db      	mvns	r3, r3
 8002f5e:	4013      	ands	r3, r2
 8002f60:	0019      	movs	r1, r3
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	025b      	lsls	r3, r3, #9
 8002f68:	0a5b      	lsrs	r3, r3, #9
 8002f6a:	d105      	bne.n	8002f78 <HAL_ADC_ConfigChannel+0x9c>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	0e9b      	lsrs	r3, r3, #26
 8002f72:	221f      	movs	r2, #31
 8002f74:	4013      	ands	r3, r2
 8002f76:	e0bc      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d000      	beq.n	8002f84 <HAL_ADC_ConfigChannel+0xa8>
 8002f82:	e0b5      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x214>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2202      	movs	r2, #2
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	d000      	beq.n	8002f90 <HAL_ADC_ConfigChannel+0xb4>
 8002f8e:	e0ad      	b.n	80030ec <HAL_ADC_ConfigChannel+0x210>
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2204      	movs	r2, #4
 8002f96:	4013      	ands	r3, r2
 8002f98:	d000      	beq.n	8002f9c <HAL_ADC_ConfigChannel+0xc0>
 8002f9a:	e0a5      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x20c>
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2208      	movs	r2, #8
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	d000      	beq.n	8002fa8 <HAL_ADC_ConfigChannel+0xcc>
 8002fa6:	e09d      	b.n	80030e4 <HAL_ADC_ConfigChannel+0x208>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2210      	movs	r2, #16
 8002fae:	4013      	ands	r3, r2
 8002fb0:	d000      	beq.n	8002fb4 <HAL_ADC_ConfigChannel+0xd8>
 8002fb2:	e095      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x204>
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d000      	beq.n	8002fc0 <HAL_ADC_ConfigChannel+0xe4>
 8002fbe:	e08d      	b.n	80030dc <HAL_ADC_ConfigChannel+0x200>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2240      	movs	r2, #64	@ 0x40
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d000      	beq.n	8002fcc <HAL_ADC_ConfigChannel+0xf0>
 8002fca:	e085      	b.n	80030d8 <HAL_ADC_ConfigChannel+0x1fc>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2280      	movs	r2, #128	@ 0x80
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	d000      	beq.n	8002fd8 <HAL_ADC_ConfigChannel+0xfc>
 8002fd6:	e07d      	b.n	80030d4 <HAL_ADC_ConfigChannel+0x1f8>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	2380      	movs	r3, #128	@ 0x80
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	d000      	beq.n	8002fe6 <HAL_ADC_ConfigChannel+0x10a>
 8002fe4:	e074      	b.n	80030d0 <HAL_ADC_ConfigChannel+0x1f4>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	2380      	movs	r3, #128	@ 0x80
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4013      	ands	r3, r2
 8002ff0:	d000      	beq.n	8002ff4 <HAL_ADC_ConfigChannel+0x118>
 8002ff2:	e06b      	b.n	80030cc <HAL_ADC_ConfigChannel+0x1f0>
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	2380      	movs	r3, #128	@ 0x80
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d000      	beq.n	8003002 <HAL_ADC_ConfigChannel+0x126>
 8003000:	e062      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x1ec>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	2380      	movs	r3, #128	@ 0x80
 8003008:	011b      	lsls	r3, r3, #4
 800300a:	4013      	ands	r3, r2
 800300c:	d000      	beq.n	8003010 <HAL_ADC_ConfigChannel+0x134>
 800300e:	e059      	b.n	80030c4 <HAL_ADC_ConfigChannel+0x1e8>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	2380      	movs	r3, #128	@ 0x80
 8003016:	015b      	lsls	r3, r3, #5
 8003018:	4013      	ands	r3, r2
 800301a:	d151      	bne.n	80030c0 <HAL_ADC_ConfigChannel+0x1e4>
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	2380      	movs	r3, #128	@ 0x80
 8003022:	019b      	lsls	r3, r3, #6
 8003024:	4013      	ands	r3, r2
 8003026:	d149      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x1e0>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	2380      	movs	r3, #128	@ 0x80
 800302e:	01db      	lsls	r3, r3, #7
 8003030:	4013      	ands	r3, r2
 8003032:	d141      	bne.n	80030b8 <HAL_ADC_ConfigChannel+0x1dc>
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	2380      	movs	r3, #128	@ 0x80
 800303a:	021b      	lsls	r3, r3, #8
 800303c:	4013      	ands	r3, r2
 800303e:	d139      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x1d8>
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	2380      	movs	r3, #128	@ 0x80
 8003046:	025b      	lsls	r3, r3, #9
 8003048:	4013      	ands	r3, r2
 800304a:	d131      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x1d4>
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	2380      	movs	r3, #128	@ 0x80
 8003052:	029b      	lsls	r3, r3, #10
 8003054:	4013      	ands	r3, r2
 8003056:	d129      	bne.n	80030ac <HAL_ADC_ConfigChannel+0x1d0>
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	2380      	movs	r3, #128	@ 0x80
 800305e:	02db      	lsls	r3, r3, #11
 8003060:	4013      	ands	r3, r2
 8003062:	d121      	bne.n	80030a8 <HAL_ADC_ConfigChannel+0x1cc>
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	2380      	movs	r3, #128	@ 0x80
 800306a:	031b      	lsls	r3, r3, #12
 800306c:	4013      	ands	r3, r2
 800306e:	d119      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x1c8>
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	2380      	movs	r3, #128	@ 0x80
 8003076:	035b      	lsls	r3, r3, #13
 8003078:	4013      	ands	r3, r2
 800307a:	d111      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x1c4>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	2380      	movs	r3, #128	@ 0x80
 8003082:	039b      	lsls	r3, r3, #14
 8003084:	4013      	ands	r3, r2
 8003086:	d109      	bne.n	800309c <HAL_ADC_ConfigChannel+0x1c0>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	2380      	movs	r3, #128	@ 0x80
 800308e:	03db      	lsls	r3, r3, #15
 8003090:	4013      	ands	r3, r2
 8003092:	d001      	beq.n	8003098 <HAL_ADC_ConfigChannel+0x1bc>
 8003094:	2316      	movs	r3, #22
 8003096:	e02c      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 8003098:	2300      	movs	r3, #0
 800309a:	e02a      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 800309c:	2315      	movs	r3, #21
 800309e:	e028      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030a0:	2314      	movs	r3, #20
 80030a2:	e026      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030a4:	2313      	movs	r3, #19
 80030a6:	e024      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030a8:	2312      	movs	r3, #18
 80030aa:	e022      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030ac:	2311      	movs	r3, #17
 80030ae:	e020      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030b0:	2310      	movs	r3, #16
 80030b2:	e01e      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030b4:	230f      	movs	r3, #15
 80030b6:	e01c      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030b8:	230e      	movs	r3, #14
 80030ba:	e01a      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030bc:	230d      	movs	r3, #13
 80030be:	e018      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030c0:	230c      	movs	r3, #12
 80030c2:	e016      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030c4:	230b      	movs	r3, #11
 80030c6:	e014      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030c8:	230a      	movs	r3, #10
 80030ca:	e012      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030cc:	2309      	movs	r3, #9
 80030ce:	e010      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030d0:	2308      	movs	r3, #8
 80030d2:	e00e      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030d4:	2307      	movs	r3, #7
 80030d6:	e00c      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030d8:	2306      	movs	r3, #6
 80030da:	e00a      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030dc:	2305      	movs	r3, #5
 80030de:	e008      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030e0:	2304      	movs	r3, #4
 80030e2:	e006      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030e4:	2303      	movs	r3, #3
 80030e6:	e004      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030e8:	2302      	movs	r3, #2
 80030ea:	e002      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030ec:	2301      	movs	r3, #1
 80030ee:	e000      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x216>
 80030f0:	2300      	movs	r3, #0
 80030f2:	683a      	ldr	r2, [r7, #0]
 80030f4:	6852      	ldr	r2, [r2, #4]
 80030f6:	201f      	movs	r0, #31
 80030f8:	4002      	ands	r2, r0
 80030fa:	4093      	lsls	r3, r2
 80030fc:	000a      	movs	r2, r1
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	089b      	lsrs	r3, r3, #2
 800310a:	1c5a      	adds	r2, r3, #1
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	69db      	ldr	r3, [r3, #28]
 8003110:	429a      	cmp	r2, r3
 8003112:	d808      	bhi.n	8003126 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6818      	ldr	r0, [r3, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	6859      	ldr	r1, [r3, #4]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	001a      	movs	r2, r3
 8003122:	f7ff fb0d 	bl	8002740 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6818      	ldr	r0, [r3, #0]
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	6819      	ldr	r1, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	001a      	movs	r2, r3
 8003134:	f7ff fb48 	bl	80027c8 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	db00      	blt.n	8003142 <HAL_ADC_ConfigChannel+0x266>
 8003140:	e096      	b.n	8003270 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003142:	4b3f      	ldr	r3, [pc, #252]	@ (8003240 <HAL_ADC_ConfigChannel+0x364>)
 8003144:	0018      	movs	r0, r3
 8003146:	f7ff faa9 	bl	800269c <LL_ADC_GetCommonPathInternalCh>
 800314a:	0003      	movs	r3, r0
 800314c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a3c      	ldr	r2, [pc, #240]	@ (8003244 <HAL_ADC_ConfigChannel+0x368>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d123      	bne.n	80031a0 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003158:	693a      	ldr	r2, [r7, #16]
 800315a:	2380      	movs	r3, #128	@ 0x80
 800315c:	041b      	lsls	r3, r3, #16
 800315e:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003160:	d11e      	bne.n	80031a0 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	2280      	movs	r2, #128	@ 0x80
 8003166:	0412      	lsls	r2, r2, #16
 8003168:	4313      	orrs	r3, r2
 800316a:	4a35      	ldr	r2, [pc, #212]	@ (8003240 <HAL_ADC_ConfigChannel+0x364>)
 800316c:	0019      	movs	r1, r3
 800316e:	0010      	movs	r0, r2
 8003170:	f7ff fa80 	bl	8002674 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003174:	4b34      	ldr	r3, [pc, #208]	@ (8003248 <HAL_ADC_ConfigChannel+0x36c>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4934      	ldr	r1, [pc, #208]	@ (800324c <HAL_ADC_ConfigChannel+0x370>)
 800317a:	0018      	movs	r0, r3
 800317c:	f7fc ffc4 	bl	8000108 <__udivsi3>
 8003180:	0003      	movs	r3, r0
 8003182:	001a      	movs	r2, r3
 8003184:	0013      	movs	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	189b      	adds	r3, r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	3301      	adds	r3, #1
 800318e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003190:	e002      	b.n	8003198 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	3b01      	subs	r3, #1
 8003196:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f9      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800319e:	e067      	b.n	8003270 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a2a      	ldr	r2, [pc, #168]	@ (8003250 <HAL_ADC_ConfigChannel+0x374>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d162      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	2380      	movs	r3, #128	@ 0x80
 80031ae:	03db      	lsls	r3, r3, #15
 80031b0:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80031b2:	d15d      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	2280      	movs	r2, #128	@ 0x80
 80031b8:	03d2      	lsls	r2, r2, #15
 80031ba:	4313      	orrs	r3, r2
 80031bc:	4a20      	ldr	r2, [pc, #128]	@ (8003240 <HAL_ADC_ConfigChannel+0x364>)
 80031be:	0019      	movs	r1, r3
 80031c0:	0010      	movs	r0, r2
 80031c2:	f7ff fa57 	bl	8002674 <LL_ADC_SetCommonPathInternalCh>
 80031c6:	e053      	b.n	8003270 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	691a      	ldr	r2, [r3, #16]
 80031cc:	2380      	movs	r3, #128	@ 0x80
 80031ce:	061b      	lsls	r3, r3, #24
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d004      	beq.n	80031de <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80031d8:	4a18      	ldr	r2, [pc, #96]	@ (800323c <HAL_ADC_ConfigChannel+0x360>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d107      	bne.n	80031ee <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	0019      	movs	r1, r3
 80031e8:	0010      	movs	r0, r2
 80031ea:	f7ff fada 	bl	80027a2 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	da3c      	bge.n	8003270 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80031f6:	4b12      	ldr	r3, [pc, #72]	@ (8003240 <HAL_ADC_ConfigChannel+0x364>)
 80031f8:	0018      	movs	r0, r3
 80031fa:	f7ff fa4f 	bl	800269c <LL_ADC_GetCommonPathInternalCh>
 80031fe:	0003      	movs	r3, r0
 8003200:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a0f      	ldr	r2, [pc, #60]	@ (8003244 <HAL_ADC_ConfigChannel+0x368>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d108      	bne.n	800321e <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	4a11      	ldr	r2, [pc, #68]	@ (8003254 <HAL_ADC_ConfigChannel+0x378>)
 8003210:	4013      	ands	r3, r2
 8003212:	4a0b      	ldr	r2, [pc, #44]	@ (8003240 <HAL_ADC_ConfigChannel+0x364>)
 8003214:	0019      	movs	r1, r3
 8003216:	0010      	movs	r0, r2
 8003218:	f7ff fa2c 	bl	8002674 <LL_ADC_SetCommonPathInternalCh>
 800321c:	e028      	b.n	8003270 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a0b      	ldr	r2, [pc, #44]	@ (8003250 <HAL_ADC_ConfigChannel+0x374>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d123      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	4a0b      	ldr	r2, [pc, #44]	@ (8003258 <HAL_ADC_ConfigChannel+0x37c>)
 800322c:	4013      	ands	r3, r2
 800322e:	4a04      	ldr	r2, [pc, #16]	@ (8003240 <HAL_ADC_ConfigChannel+0x364>)
 8003230:	0019      	movs	r1, r3
 8003232:	0010      	movs	r0, r2
 8003234:	f7ff fa1e 	bl	8002674 <LL_ADC_SetCommonPathInternalCh>
 8003238:	e01a      	b.n	8003270 <HAL_ADC_ConfigChannel+0x394>
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	80000004 	.word	0x80000004
 8003240:	40012708 	.word	0x40012708
 8003244:	a4000200 	.word	0xa4000200
 8003248:	20000078 	.word	0x20000078
 800324c:	00030d40 	.word	0x00030d40
 8003250:	a8000400 	.word	0xa8000400
 8003254:	ff7fffff 	.word	0xff7fffff
 8003258:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003260:	2220      	movs	r2, #32
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003268:	2317      	movs	r3, #23
 800326a:	18fb      	adds	r3, r7, r3
 800326c:	2201      	movs	r2, #1
 800326e:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2254      	movs	r2, #84	@ 0x54
 8003274:	2100      	movs	r1, #0
 8003276:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8003278:	2317      	movs	r3, #23
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	781b      	ldrb	r3, [r3, #0]
}
 800327e:	0018      	movs	r0, r3
 8003280:	46bd      	mov	sp, r7
 8003282:	b006      	add	sp, #24
 8003284:	bd80      	pop	{r7, pc}
 8003286:	46c0      	nop			@ (mov r8, r8)

08003288 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	0018      	movs	r0, r3
 8003296:	f7ff fb45 	bl	8002924 <LL_ADC_REG_IsConversionOngoing>
 800329a:	1e03      	subs	r3, r0, #0
 800329c:	d02b      	beq.n	80032f6 <ADC_ConversionStop+0x6e>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	0018      	movs	r0, r3
 80032a4:	f7ff fb09 	bl	80028ba <LL_ADC_IsDisableOngoing>
 80032a8:	1e03      	subs	r3, r0, #0
 80032aa:	d104      	bne.n	80032b6 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	0018      	movs	r0, r3
 80032b2:	f7ff fb25 	bl	8002900 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032b6:	f7ff f9af 	bl	8002618 <HAL_GetTick>
 80032ba:	0003      	movs	r3, r0
 80032bc:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80032be:	e014      	b.n	80032ea <ADC_ConversionStop+0x62>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80032c0:	f7ff f9aa 	bl	8002618 <HAL_GetTick>
 80032c4:	0002      	movs	r2, r0
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d90d      	bls.n	80032ea <ADC_ConversionStop+0x62>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d2:	2210      	movs	r2, #16
 80032d4:	431a      	orrs	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032de:	2201      	movs	r2, #1
 80032e0:	431a      	orrs	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e006      	b.n	80032f8 <ADC_ConversionStop+0x70>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	2204      	movs	r2, #4
 80032f2:	4013      	ands	r3, r2
 80032f4:	d1e4      	bne.n	80032c0 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	0018      	movs	r0, r3
 80032fa:	46bd      	mov	sp, r7
 80032fc:	b004      	add	sp, #16
 80032fe:	bd80      	pop	{r7, pc}

08003300 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003308:	2300      	movs	r3, #0
 800330a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	0018      	movs	r0, r3
 8003312:	f7ff fac1 	bl	8002898 <LL_ADC_IsEnabled>
 8003316:	1e03      	subs	r3, r0, #0
 8003318:	d162      	bne.n	80033e0 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	4a32      	ldr	r2, [pc, #200]	@ (80033ec <ADC_Enable+0xec>)
 8003322:	4013      	ands	r3, r2
 8003324:	d00d      	beq.n	8003342 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332a:	2210      	movs	r2, #16
 800332c:	431a      	orrs	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003336:	2201      	movs	r2, #1
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e04f      	b.n	80033e2 <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	0018      	movs	r0, r3
 8003348:	f7ff fa82 	bl	8002850 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800334c:	4b28      	ldr	r3, [pc, #160]	@ (80033f0 <ADC_Enable+0xf0>)
 800334e:	0018      	movs	r0, r3
 8003350:	f7ff f9a4 	bl	800269c <LL_ADC_GetCommonPathInternalCh>
 8003354:	0002      	movs	r2, r0
 8003356:	2380      	movs	r3, #128	@ 0x80
 8003358:	041b      	lsls	r3, r3, #16
 800335a:	4013      	ands	r3, r2
 800335c:	d00f      	beq.n	800337e <ADC_Enable+0x7e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800335e:	4b25      	ldr	r3, [pc, #148]	@ (80033f4 <ADC_Enable+0xf4>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4925      	ldr	r1, [pc, #148]	@ (80033f8 <ADC_Enable+0xf8>)
 8003364:	0018      	movs	r0, r3
 8003366:	f7fc fecf 	bl	8000108 <__udivsi3>
 800336a:	0003      	movs	r3, r0
 800336c:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800336e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003370:	e002      	b.n	8003378 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	3b01      	subs	r3, #1
 8003376:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1f9      	bne.n	8003372 <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	7e5b      	ldrb	r3, [r3, #25]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d02c      	beq.n	80033e0 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003386:	f7ff f947 	bl	8002618 <HAL_GetTick>
 800338a:	0003      	movs	r3, r0
 800338c:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800338e:	e020      	b.n	80033d2 <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	0018      	movs	r0, r3
 8003396:	f7ff fa7f 	bl	8002898 <LL_ADC_IsEnabled>
 800339a:	1e03      	subs	r3, r0, #0
 800339c:	d104      	bne.n	80033a8 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	0018      	movs	r0, r3
 80033a4:	f7ff fa54 	bl	8002850 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80033a8:	f7ff f936 	bl	8002618 <HAL_GetTick>
 80033ac:	0002      	movs	r2, r0
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d90d      	bls.n	80033d2 <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ba:	2210      	movs	r2, #16
 80033bc:	431a      	orrs	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c6:	2201      	movs	r2, #1
 80033c8:	431a      	orrs	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e007      	b.n	80033e2 <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2201      	movs	r2, #1
 80033da:	4013      	ands	r3, r2
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d1d7      	bne.n	8003390 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	0018      	movs	r0, r3
 80033e4:	46bd      	mov	sp, r7
 80033e6:	b004      	add	sp, #16
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	46c0      	nop			@ (mov r8, r8)
 80033ec:	80000017 	.word	0x80000017
 80033f0:	40012708 	.word	0x40012708
 80033f4:	20000078 	.word	0x20000078
 80033f8:	00030d40 	.word	0x00030d40

080033fc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	0018      	movs	r0, r3
 800340a:	f7ff fa56 	bl	80028ba <LL_ADC_IsDisableOngoing>
 800340e:	0003      	movs	r3, r0
 8003410:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	0018      	movs	r0, r3
 8003418:	f7ff fa3e 	bl	8002898 <LL_ADC_IsEnabled>
 800341c:	1e03      	subs	r3, r0, #0
 800341e:	d040      	beq.n	80034a2 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d13d      	bne.n	80034a2 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	2205      	movs	r2, #5
 800342e:	4013      	ands	r3, r2
 8003430:	2b01      	cmp	r3, #1
 8003432:	d10d      	bne.n	8003450 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	0018      	movs	r0, r3
 800343a:	f7ff fa1b 	bl	8002874 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2203      	movs	r2, #3
 8003444:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003446:	f7ff f8e7 	bl	8002618 <HAL_GetTick>
 800344a:	0003      	movs	r3, r0
 800344c:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800344e:	e022      	b.n	8003496 <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003454:	2210      	movs	r2, #16
 8003456:	431a      	orrs	r2, r3
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003460:	2201      	movs	r2, #1
 8003462:	431a      	orrs	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e01b      	b.n	80034a4 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800346c:	f7ff f8d4 	bl	8002618 <HAL_GetTick>
 8003470:	0002      	movs	r2, r0
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d90d      	bls.n	8003496 <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347e:	2210      	movs	r2, #16
 8003480:	431a      	orrs	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348a:	2201      	movs	r2, #1
 800348c:	431a      	orrs	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	65da      	str	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e006      	b.n	80034a4 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	2201      	movs	r2, #1
 800349e:	4013      	ands	r3, r2
 80034a0:	d1e4      	bne.n	800346c <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	0018      	movs	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	b004      	add	sp, #16
 80034aa:	bd80      	pop	{r7, pc}

080034ac <LL_ADC_GetCommonClock>:
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	23f0      	movs	r3, #240	@ 0xf0
 80034ba:	039b      	lsls	r3, r3, #14
 80034bc:	4013      	ands	r3, r2
}
 80034be:	0018      	movs	r0, r3
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b002      	add	sp, #8
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <LL_ADC_GetClock>:
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	0f9b      	lsrs	r3, r3, #30
 80034d4:	079b      	lsls	r3, r3, #30
}
 80034d6:	0018      	movs	r0, r3
 80034d8:	46bd      	mov	sp, r7
 80034da:	b002      	add	sp, #8
 80034dc:	bd80      	pop	{r7, pc}

080034de <LL_ADC_SetCalibrationFactor>:
{
 80034de:	b580      	push	{r7, lr}
 80034e0:	b082      	sub	sp, #8
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
 80034e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	22b4      	movs	r2, #180	@ 0xb4
 80034ec:	589b      	ldr	r3, [r3, r2]
 80034ee:	227f      	movs	r2, #127	@ 0x7f
 80034f0:	4393      	bics	r3, r2
 80034f2:	001a      	movs	r2, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	431a      	orrs	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	21b4      	movs	r1, #180	@ 0xb4
 80034fc:	505a      	str	r2, [r3, r1]
}
 80034fe:	46c0      	nop			@ (mov r8, r8)
 8003500:	46bd      	mov	sp, r7
 8003502:	b002      	add	sp, #8
 8003504:	bd80      	pop	{r7, pc}

08003506 <LL_ADC_GetCalibrationFactor>:
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b082      	sub	sp, #8
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	22b4      	movs	r2, #180	@ 0xb4
 8003512:	589b      	ldr	r3, [r3, r2]
 8003514:	227f      	movs	r2, #127	@ 0x7f
 8003516:	4013      	ands	r3, r2
}
 8003518:	0018      	movs	r0, r3
 800351a:	46bd      	mov	sp, r7
 800351c:	b002      	add	sp, #8
 800351e:	bd80      	pop	{r7, pc}

08003520 <LL_ADC_Enable>:
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	4a04      	ldr	r2, [pc, #16]	@ (8003540 <LL_ADC_Enable+0x20>)
 800352e:	4013      	ands	r3, r2
 8003530:	2201      	movs	r2, #1
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	609a      	str	r2, [r3, #8]
}
 8003538:	46c0      	nop			@ (mov r8, r8)
 800353a:	46bd      	mov	sp, r7
 800353c:	b002      	add	sp, #8
 800353e:	bd80      	pop	{r7, pc}
 8003540:	7fffffe8 	.word	0x7fffffe8

08003544 <LL_ADC_Disable>:
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	4a04      	ldr	r2, [pc, #16]	@ (8003564 <LL_ADC_Disable+0x20>)
 8003552:	4013      	ands	r3, r2
 8003554:	2202      	movs	r2, #2
 8003556:	431a      	orrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	609a      	str	r2, [r3, #8]
}
 800355c:	46c0      	nop			@ (mov r8, r8)
 800355e:	46bd      	mov	sp, r7
 8003560:	b002      	add	sp, #8
 8003562:	bd80      	pop	{r7, pc}
 8003564:	7fffffe8 	.word	0x7fffffe8

08003568 <LL_ADC_IsEnabled>:
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	2201      	movs	r2, #1
 8003576:	4013      	ands	r3, r2
 8003578:	2b01      	cmp	r3, #1
 800357a:	d101      	bne.n	8003580 <LL_ADC_IsEnabled+0x18>
 800357c:	2301      	movs	r3, #1
 800357e:	e000      	b.n	8003582 <LL_ADC_IsEnabled+0x1a>
 8003580:	2300      	movs	r3, #0
}
 8003582:	0018      	movs	r0, r3
 8003584:	46bd      	mov	sp, r7
 8003586:	b002      	add	sp, #8
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <LL_ADC_StartCalibration>:
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b082      	sub	sp, #8
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	4a05      	ldr	r2, [pc, #20]	@ (80035b0 <LL_ADC_StartCalibration+0x24>)
 800359a:	4013      	ands	r3, r2
 800359c:	2280      	movs	r2, #128	@ 0x80
 800359e:	0612      	lsls	r2, r2, #24
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	609a      	str	r2, [r3, #8]
}
 80035a6:	46c0      	nop			@ (mov r8, r8)
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b002      	add	sp, #8
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	7fffffe8 	.word	0x7fffffe8

080035b4 <LL_ADC_IsCalibrationOnGoing>:
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	0fdb      	lsrs	r3, r3, #31
 80035c2:	07da      	lsls	r2, r3, #31
 80035c4:	2380      	movs	r3, #128	@ 0x80
 80035c6:	061b      	lsls	r3, r3, #24
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d101      	bne.n	80035d0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80035cc:	2301      	movs	r3, #1
 80035ce:	e000      	b.n	80035d2 <LL_ADC_IsCalibrationOnGoing+0x1e>
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	0018      	movs	r0, r3
 80035d4:	46bd      	mov	sp, r7
 80035d6:	b002      	add	sp, #8
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80035dc:	b590      	push	{r4, r7, lr}
 80035de:	b08b      	sub	sp, #44	@ 0x2c
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80035e4:	2300      	movs	r3, #0
 80035e6:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 80035e8:	2300      	movs	r3, #0
 80035ea:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2254      	movs	r2, #84	@ 0x54
 80035f0:	5c9b      	ldrb	r3, [r3, r2]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d101      	bne.n	80035fa <HAL_ADCEx_Calibration_Start+0x1e>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e0e4      	b.n	80037c4 <HAL_ADCEx_Calibration_Start+0x1e8>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2254      	movs	r2, #84	@ 0x54
 80035fe:	2101      	movs	r1, #1
 8003600:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003602:	231f      	movs	r3, #31
 8003604:	18fc      	adds	r4, r7, r3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	0018      	movs	r0, r3
 800360a:	f7ff fef7 	bl	80033fc <ADC_Disable>
 800360e:	0003      	movs	r3, r0
 8003610:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	0018      	movs	r0, r3
 8003618:	f7ff ffa6 	bl	8003568 <LL_ADC_IsEnabled>
 800361c:	1e03      	subs	r3, r0, #0
 800361e:	d000      	beq.n	8003622 <HAL_ADCEx_Calibration_Start+0x46>
 8003620:	e0c3      	b.n	80037aa <HAL_ADCEx_Calibration_Start+0x1ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003626:	4a69      	ldr	r2, [pc, #420]	@ (80037cc <HAL_ADCEx_Calibration_Start+0x1f0>)
 8003628:	4013      	ands	r3, r2
 800362a:	2202      	movs	r2, #2
 800362c:	431a      	orrs	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	4a65      	ldr	r2, [pc, #404]	@ (80037d0 <HAL_ADCEx_Calibration_Start+0x1f4>)
 800363a:	4013      	ands	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68da      	ldr	r2, [r3, #12]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4962      	ldr	r1, [pc, #392]	@ (80037d4 <HAL_ADCEx_Calibration_Start+0x1f8>)
 800364a:	400a      	ands	r2, r1
 800364c:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800364e:	2300      	movs	r3, #0
 8003650:	627b      	str	r3, [r7, #36]	@ 0x24
 8003652:	e02f      	b.n	80036b4 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	0018      	movs	r0, r3
 800365a:	f7ff ff97 	bl	800358c <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800365e:	e015      	b.n	800368c <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	3301      	adds	r3, #1
 8003664:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	23ae      	movs	r3, #174	@ 0xae
 800366a:	029b      	lsls	r3, r3, #10
 800366c:	429a      	cmp	r2, r3
 800366e:	d30d      	bcc.n	800368c <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003674:	2212      	movs	r2, #18
 8003676:	4393      	bics	r3, r2
 8003678:	2210      	movs	r2, #16
 800367a:	431a      	orrs	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2254      	movs	r2, #84	@ 0x54
 8003684:	2100      	movs	r1, #0
 8003686:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e09b      	b.n	80037c4 <HAL_ADCEx_Calibration_Start+0x1e8>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	0018      	movs	r0, r3
 8003692:	f7ff ff8f 	bl	80035b4 <LL_ADC_IsCalibrationOnGoing>
 8003696:	1e03      	subs	r3, r0, #0
 8003698:	d1e2      	bne.n	8003660 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }
      /* Read the calibration factor and increment by one */
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	0018      	movs	r0, r3
 80036a0:	f7ff ff31 	bl	8003506 <LL_ADC_GetCalibrationFactor>
 80036a4:	0003      	movs	r3, r0
 80036a6:	3301      	adds	r3, #1
 80036a8:	6a3a      	ldr	r2, [r7, #32]
 80036aa:	18d3      	adds	r3, r2, r3
 80036ac:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	3301      	adds	r3, #1
 80036b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80036b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b6:	2b07      	cmp	r3, #7
 80036b8:	d9cc      	bls.n	8003654 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average (rounded up to the nearest integer) */
    calibration_factor_accumulated += (calibration_index / 2UL);
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	085b      	lsrs	r3, r3, #1
 80036be:	6a3a      	ldr	r2, [r7, #32]
 80036c0:	18d3      	adds	r3, r2, r3
 80036c2:	623b      	str	r3, [r7, #32]
    calibration_factor_accumulated /= calibration_index;
 80036c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036c6:	6a38      	ldr	r0, [r7, #32]
 80036c8:	f7fc fd1e 	bl	8000108 <__udivsi3>
 80036cc:	0003      	movs	r3, r0
 80036ce:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	0018      	movs	r0, r3
 80036d6:	f7ff ff23 	bl	8003520 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	0018      	movs	r0, r3
 80036e0:	f7ff fef1 	bl	80034c6 <LL_ADC_GetClock>
 80036e4:	1e03      	subs	r3, r0, #0
 80036e6:	d11b      	bne.n	8003720 <HAL_ADCEx_Calibration_Start+0x144>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036e8:	4b3b      	ldr	r3, [pc, #236]	@ (80037d8 <HAL_ADCEx_Calibration_Start+0x1fc>)
 80036ea:	0018      	movs	r0, r3
 80036ec:	f7ff fede 	bl	80034ac <LL_ADC_GetCommonClock>
 80036f0:	0003      	movs	r3, r0
 80036f2:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	23e0      	movs	r3, #224	@ 0xe0
 80036f8:	035b      	lsls	r3, r3, #13
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d310      	bcc.n	8003720 <HAL_ADCEx_Calibration_Start+0x144>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	0c9b      	lsrs	r3, r3, #18
 8003702:	3b03      	subs	r3, #3
 8003704:	2201      	movs	r2, #1
 8003706:	409a      	lsls	r2, r3
 8003708:	0013      	movs	r3, r2
 800370a:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	085b      	lsrs	r3, r3, #1
 8003710:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8003712:	e002      	b.n	800371a <HAL_ADCEx_Calibration_Start+0x13e>
        {
          delay_cpu_cycles--;
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	3b01      	subs	r3, #1
 8003718:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1f9      	bne.n	8003714 <HAL_ADCEx_Calibration_Start+0x138>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6a3a      	ldr	r2, [r7, #32]
 8003726:	0011      	movs	r1, r2
 8003728:	0018      	movs	r0, r3
 800372a:	f7ff fed8 	bl	80034de <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	0018      	movs	r0, r3
 8003734:	f7ff ff06 	bl	8003544 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003738:	f7fe ff6e 	bl	8002618 <HAL_GetTick>
 800373c:	0003      	movs	r3, r0
 800373e:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003740:	e01b      	b.n	800377a <HAL_ADCEx_Calibration_Start+0x19e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003742:	f7fe ff69 	bl	8002618 <HAL_GetTick>
 8003746:	0002      	movs	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b02      	cmp	r3, #2
 800374e:	d914      	bls.n	800377a <HAL_ADCEx_Calibration_Start+0x19e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	0018      	movs	r0, r3
 8003756:	f7ff ff07 	bl	8003568 <LL_ADC_IsEnabled>
 800375a:	1e03      	subs	r3, r0, #0
 800375c:	d00d      	beq.n	800377a <HAL_ADCEx_Calibration_Start+0x19e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003762:	2210      	movs	r2, #16
 8003764:	431a      	orrs	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376e:	2201      	movs	r2, #1
 8003770:	431a      	orrs	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e024      	b.n	80037c4 <HAL_ADCEx_Calibration_Start+0x1e8>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	0018      	movs	r0, r3
 8003780:	f7ff fef2 	bl	8003568 <LL_ADC_IsEnabled>
 8003784:	1e03      	subs	r3, r0, #0
 8003786:	d1dc      	bne.n	8003742 <HAL_ADCEx_Calibration_Start+0x166>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68d9      	ldr	r1, [r3, #12]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	430a      	orrs	r2, r1
 8003796:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800379c:	2203      	movs	r2, #3
 800379e:	4393      	bics	r3, r2
 80037a0:	2201      	movs	r2, #1
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80037a8:	e005      	b.n	80037b6 <HAL_ADCEx_Calibration_Start+0x1da>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037ae:	2210      	movs	r2, #16
 80037b0:	431a      	orrs	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2254      	movs	r2, #84	@ 0x54
 80037ba:	2100      	movs	r1, #0
 80037bc:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80037be:	231f      	movs	r3, #31
 80037c0:	18fb      	adds	r3, r7, r3
 80037c2:	781b      	ldrb	r3, [r3, #0]
}
 80037c4:	0018      	movs	r0, r3
 80037c6:	46bd      	mov	sp, r7
 80037c8:	b00b      	add	sp, #44	@ 0x2c
 80037ca:	bd90      	pop	{r4, r7, pc}
 80037cc:	fffffefd 	.word	0xfffffefd
 80037d0:	00008003 	.word	0x00008003
 80037d4:	ffff7ffc 	.word	0xffff7ffc
 80037d8:	40012708 	.word	0x40012708

080037dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037dc:	b590      	push	{r4, r7, lr}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	0002      	movs	r2, r0
 80037e4:	6039      	str	r1, [r7, #0]
 80037e6:	1dfb      	adds	r3, r7, #7
 80037e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80037ea:	1dfb      	adds	r3, r7, #7
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80037f0:	d828      	bhi.n	8003844 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80037f2:	4a2f      	ldr	r2, [pc, #188]	@ (80038b0 <__NVIC_SetPriority+0xd4>)
 80037f4:	1dfb      	adds	r3, r7, #7
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	b25b      	sxtb	r3, r3
 80037fa:	089b      	lsrs	r3, r3, #2
 80037fc:	33c0      	adds	r3, #192	@ 0xc0
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	589b      	ldr	r3, [r3, r2]
 8003802:	1dfa      	adds	r2, r7, #7
 8003804:	7812      	ldrb	r2, [r2, #0]
 8003806:	0011      	movs	r1, r2
 8003808:	2203      	movs	r2, #3
 800380a:	400a      	ands	r2, r1
 800380c:	00d2      	lsls	r2, r2, #3
 800380e:	21ff      	movs	r1, #255	@ 0xff
 8003810:	4091      	lsls	r1, r2
 8003812:	000a      	movs	r2, r1
 8003814:	43d2      	mvns	r2, r2
 8003816:	401a      	ands	r2, r3
 8003818:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	019b      	lsls	r3, r3, #6
 800381e:	22ff      	movs	r2, #255	@ 0xff
 8003820:	401a      	ands	r2, r3
 8003822:	1dfb      	adds	r3, r7, #7
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	0018      	movs	r0, r3
 8003828:	2303      	movs	r3, #3
 800382a:	4003      	ands	r3, r0
 800382c:	00db      	lsls	r3, r3, #3
 800382e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003830:	481f      	ldr	r0, [pc, #124]	@ (80038b0 <__NVIC_SetPriority+0xd4>)
 8003832:	1dfb      	adds	r3, r7, #7
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	b25b      	sxtb	r3, r3
 8003838:	089b      	lsrs	r3, r3, #2
 800383a:	430a      	orrs	r2, r1
 800383c:	33c0      	adds	r3, #192	@ 0xc0
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003842:	e031      	b.n	80038a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003844:	4a1b      	ldr	r2, [pc, #108]	@ (80038b4 <__NVIC_SetPriority+0xd8>)
 8003846:	1dfb      	adds	r3, r7, #7
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	0019      	movs	r1, r3
 800384c:	230f      	movs	r3, #15
 800384e:	400b      	ands	r3, r1
 8003850:	3b08      	subs	r3, #8
 8003852:	089b      	lsrs	r3, r3, #2
 8003854:	3306      	adds	r3, #6
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	18d3      	adds	r3, r2, r3
 800385a:	3304      	adds	r3, #4
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	1dfa      	adds	r2, r7, #7
 8003860:	7812      	ldrb	r2, [r2, #0]
 8003862:	0011      	movs	r1, r2
 8003864:	2203      	movs	r2, #3
 8003866:	400a      	ands	r2, r1
 8003868:	00d2      	lsls	r2, r2, #3
 800386a:	21ff      	movs	r1, #255	@ 0xff
 800386c:	4091      	lsls	r1, r2
 800386e:	000a      	movs	r2, r1
 8003870:	43d2      	mvns	r2, r2
 8003872:	401a      	ands	r2, r3
 8003874:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	019b      	lsls	r3, r3, #6
 800387a:	22ff      	movs	r2, #255	@ 0xff
 800387c:	401a      	ands	r2, r3
 800387e:	1dfb      	adds	r3, r7, #7
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	0018      	movs	r0, r3
 8003884:	2303      	movs	r3, #3
 8003886:	4003      	ands	r3, r0
 8003888:	00db      	lsls	r3, r3, #3
 800388a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800388c:	4809      	ldr	r0, [pc, #36]	@ (80038b4 <__NVIC_SetPriority+0xd8>)
 800388e:	1dfb      	adds	r3, r7, #7
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	001c      	movs	r4, r3
 8003894:	230f      	movs	r3, #15
 8003896:	4023      	ands	r3, r4
 8003898:	3b08      	subs	r3, #8
 800389a:	089b      	lsrs	r3, r3, #2
 800389c:	430a      	orrs	r2, r1
 800389e:	3306      	adds	r3, #6
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	18c3      	adds	r3, r0, r3
 80038a4:	3304      	adds	r3, #4
 80038a6:	601a      	str	r2, [r3, #0]
}
 80038a8:	46c0      	nop			@ (mov r8, r8)
 80038aa:	46bd      	mov	sp, r7
 80038ac:	b003      	add	sp, #12
 80038ae:	bd90      	pop	{r4, r7, pc}
 80038b0:	e000e100 	.word	0xe000e100
 80038b4:	e000ed00 	.word	0xe000ed00

080038b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	1e5a      	subs	r2, r3, #1
 80038c4:	2380      	movs	r3, #128	@ 0x80
 80038c6:	045b      	lsls	r3, r3, #17
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d301      	bcc.n	80038d0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038cc:	2301      	movs	r3, #1
 80038ce:	e010      	b.n	80038f2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038d0:	4b0a      	ldr	r3, [pc, #40]	@ (80038fc <SysTick_Config+0x44>)
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	3a01      	subs	r2, #1
 80038d6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038d8:	2301      	movs	r3, #1
 80038da:	425b      	negs	r3, r3
 80038dc:	2103      	movs	r1, #3
 80038de:	0018      	movs	r0, r3
 80038e0:	f7ff ff7c 	bl	80037dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038e4:	4b05      	ldr	r3, [pc, #20]	@ (80038fc <SysTick_Config+0x44>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ea:	4b04      	ldr	r3, [pc, #16]	@ (80038fc <SysTick_Config+0x44>)
 80038ec:	2207      	movs	r2, #7
 80038ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	0018      	movs	r0, r3
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b002      	add	sp, #8
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	46c0      	nop			@ (mov r8, r8)
 80038fc:	e000e010 	.word	0xe000e010

08003900 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60b9      	str	r1, [r7, #8]
 8003908:	607a      	str	r2, [r7, #4]
 800390a:	210f      	movs	r1, #15
 800390c:	187b      	adds	r3, r7, r1
 800390e:	1c02      	adds	r2, r0, #0
 8003910:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	187b      	adds	r3, r7, r1
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	b25b      	sxtb	r3, r3
 800391a:	0011      	movs	r1, r2
 800391c:	0018      	movs	r0, r3
 800391e:	f7ff ff5d 	bl	80037dc <__NVIC_SetPriority>
}
 8003922:	46c0      	nop			@ (mov r8, r8)
 8003924:	46bd      	mov	sp, r7
 8003926:	b004      	add	sp, #16
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b082      	sub	sp, #8
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	0018      	movs	r0, r3
 8003936:	f7ff ffbf 	bl	80038b8 <SysTick_Config>
 800393a:	0003      	movs	r3, r0
}
 800393c:	0018      	movs	r0, r3
 800393e:	46bd      	mov	sp, r7
 8003940:	b002      	add	sp, #8
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800394e:	2300      	movs	r3, #0
 8003950:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003952:	e153      	b.n	8003bfc <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2101      	movs	r1, #1
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	4091      	lsls	r1, r2
 800395e:	000a      	movs	r2, r1
 8003960:	4013      	ands	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d100      	bne.n	800396c <HAL_GPIO_Init+0x28>
 800396a:	e144      	b.n	8003bf6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	2b02      	cmp	r3, #2
 8003972:	d003      	beq.n	800397c <HAL_GPIO_Init+0x38>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	2b12      	cmp	r3, #18
 800397a:	d125      	bne.n	80039c8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	08da      	lsrs	r2, r3, #3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3208      	adds	r2, #8
 8003984:	0092      	lsls	r2, r2, #2
 8003986:	58d3      	ldr	r3, [r2, r3]
 8003988:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	2207      	movs	r2, #7
 800398e:	4013      	ands	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	220f      	movs	r2, #15
 8003994:	409a      	lsls	r2, r3
 8003996:	0013      	movs	r3, r2
 8003998:	43da      	mvns	r2, r3
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	4013      	ands	r3, r2
 800399e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	220f      	movs	r2, #15
 80039a6:	401a      	ands	r2, r3
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	2107      	movs	r1, #7
 80039ac:	400b      	ands	r3, r1
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	409a      	lsls	r2, r3
 80039b2:	0013      	movs	r3, r2
 80039b4:	697a      	ldr	r2, [r7, #20]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	08da      	lsrs	r2, r3, #3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	3208      	adds	r2, #8
 80039c2:	0092      	lsls	r2, r2, #2
 80039c4:	6979      	ldr	r1, [r7, #20]
 80039c6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	2203      	movs	r2, #3
 80039d4:	409a      	lsls	r2, r3
 80039d6:	0013      	movs	r3, r2
 80039d8:	43da      	mvns	r2, r3
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	4013      	ands	r3, r2
 80039de:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2203      	movs	r2, #3
 80039e6:	401a      	ands	r2, r3
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	409a      	lsls	r2, r3
 80039ee:	0013      	movs	r3, r2
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d00b      	beq.n	8003a1c <HAL_GPIO_Init+0xd8>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d007      	beq.n	8003a1c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a10:	2b11      	cmp	r3, #17
 8003a12:	d003      	beq.n	8003a1c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	2b12      	cmp	r3, #18
 8003a1a:	d130      	bne.n	8003a7e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	2203      	movs	r2, #3
 8003a28:	409a      	lsls	r2, r3
 8003a2a:	0013      	movs	r3, r2
 8003a2c:	43da      	mvns	r2, r3
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	4013      	ands	r3, r2
 8003a32:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	68da      	ldr	r2, [r3, #12]
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	409a      	lsls	r2, r3
 8003a3e:	0013      	movs	r3, r2
 8003a40:	697a      	ldr	r2, [r7, #20]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a52:	2201      	movs	r2, #1
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	409a      	lsls	r2, r3
 8003a58:	0013      	movs	r3, r2
 8003a5a:	43da      	mvns	r2, r3
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	091b      	lsrs	r3, r3, #4
 8003a68:	2201      	movs	r2, #1
 8003a6a:	401a      	ands	r2, r3
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	409a      	lsls	r2, r3
 8003a70:	0013      	movs	r3, r2
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	2b03      	cmp	r3, #3
 8003a84:	d017      	beq.n	8003ab6 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	2203      	movs	r2, #3
 8003a92:	409a      	lsls	r2, r3
 8003a94:	0013      	movs	r3, r2
 8003a96:	43da      	mvns	r2, r3
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	005b      	lsls	r3, r3, #1
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	0013      	movs	r3, r2
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	697a      	ldr	r2, [r7, #20]
 8003ab4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685a      	ldr	r2, [r3, #4]
 8003aba:	2380      	movs	r3, #128	@ 0x80
 8003abc:	055b      	lsls	r3, r3, #21
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d100      	bne.n	8003ac4 <HAL_GPIO_Init+0x180>
 8003ac2:	e098      	b.n	8003bf6 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003ac4:	4a53      	ldr	r2, [pc, #332]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	089b      	lsrs	r3, r3, #2
 8003aca:	3318      	adds	r3, #24
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	589b      	ldr	r3, [r3, r2]
 8003ad0:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	2203      	movs	r2, #3
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	00db      	lsls	r3, r3, #3
 8003ada:	220f      	movs	r2, #15
 8003adc:	409a      	lsls	r2, r3
 8003ade:	0013      	movs	r3, r2
 8003ae0:	43da      	mvns	r2, r3
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	23a0      	movs	r3, #160	@ 0xa0
 8003aec:	05db      	lsls	r3, r3, #23
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d019      	beq.n	8003b26 <HAL_GPIO_Init+0x1e2>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a48      	ldr	r2, [pc, #288]	@ (8003c18 <HAL_GPIO_Init+0x2d4>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d013      	beq.n	8003b22 <HAL_GPIO_Init+0x1de>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a47      	ldr	r2, [pc, #284]	@ (8003c1c <HAL_GPIO_Init+0x2d8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d00d      	beq.n	8003b1e <HAL_GPIO_Init+0x1da>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a46      	ldr	r2, [pc, #280]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d007      	beq.n	8003b1a <HAL_GPIO_Init+0x1d6>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a45      	ldr	r2, [pc, #276]	@ (8003c24 <HAL_GPIO_Init+0x2e0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d101      	bne.n	8003b16 <HAL_GPIO_Init+0x1d2>
 8003b12:	2305      	movs	r3, #5
 8003b14:	e008      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b16:	2306      	movs	r3, #6
 8003b18:	e006      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e004      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e002      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b26:	2300      	movs	r3, #0
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	2103      	movs	r1, #3
 8003b2c:	400a      	ands	r2, r1
 8003b2e:	00d2      	lsls	r2, r2, #3
 8003b30:	4093      	lsls	r3, r2
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003b38:	4936      	ldr	r1, [pc, #216]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	089b      	lsrs	r3, r3, #2
 8003b3e:	3318      	adds	r3, #24
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	697a      	ldr	r2, [r7, #20]
 8003b44:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8003b46:	4a33      	ldr	r2, [pc, #204]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003b48:	2380      	movs	r3, #128	@ 0x80
 8003b4a:	58d3      	ldr	r3, [r2, r3]
 8003b4c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	43da      	mvns	r2, r3
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	4013      	ands	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	2380      	movs	r3, #128	@ 0x80
 8003b5e:	025b      	lsls	r3, r3, #9
 8003b60:	4013      	ands	r3, r2
 8003b62:	d003      	beq.n	8003b6c <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8003b64:	697a      	ldr	r2, [r7, #20]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003b6c:	4929      	ldr	r1, [pc, #164]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003b6e:	2280      	movs	r2, #128	@ 0x80
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8003b74:	4a27      	ldr	r2, [pc, #156]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003b76:	2384      	movs	r3, #132	@ 0x84
 8003b78:	58d3      	ldr	r3, [r2, r3]
 8003b7a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	43da      	mvns	r2, r3
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	4013      	ands	r3, r2
 8003b84:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	2380      	movs	r3, #128	@ 0x80
 8003b8c:	029b      	lsls	r3, r3, #10
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d003      	beq.n	8003b9a <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8003b9a:	491e      	ldr	r1, [pc, #120]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003b9c:	2284      	movs	r2, #132	@ 0x84
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	43da      	mvns	r2, r3
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	685a      	ldr	r2, [r3, #4]
 8003bb6:	2380      	movs	r3, #128	@ 0x80
 8003bb8:	035b      	lsls	r3, r3, #13
 8003bba:	4013      	ands	r3, r2
 8003bbc:	d003      	beq.n	8003bc6 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003bc6:	4b13      	ldr	r3, [pc, #76]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003bc8:	697a      	ldr	r2, [r7, #20]
 8003bca:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8003bcc:	4b11      	ldr	r3, [pc, #68]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	2380      	movs	r3, #128	@ 0x80
 8003be2:	039b      	lsls	r3, r3, #14
 8003be4:	4013      	ands	r3, r2
 8003be6:	d003      	beq.n	8003bf0 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8003be8:	697a      	ldr	r2, [r7, #20]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003bf0:	4b08      	ldr	r3, [pc, #32]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	40da      	lsrs	r2, r3
 8003c04:	1e13      	subs	r3, r2, #0
 8003c06:	d000      	beq.n	8003c0a <HAL_GPIO_Init+0x2c6>
 8003c08:	e6a4      	b.n	8003954 <HAL_GPIO_Init+0x10>
  }
}
 8003c0a:	46c0      	nop			@ (mov r8, r8)
 8003c0c:	46c0      	nop			@ (mov r8, r8)
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	b006      	add	sp, #24
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021800 	.word	0x40021800
 8003c18:	50000400 	.word	0x50000400
 8003c1c:	50000800 	.word	0x50000800
 8003c20:	50000c00 	.word	0x50000c00
 8003c24:	50001400 	.word	0x50001400

08003c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	0008      	movs	r0, r1
 8003c32:	0011      	movs	r1, r2
 8003c34:	1cbb      	adds	r3, r7, #2
 8003c36:	1c02      	adds	r2, r0, #0
 8003c38:	801a      	strh	r2, [r3, #0]
 8003c3a:	1c7b      	adds	r3, r7, #1
 8003c3c:	1c0a      	adds	r2, r1, #0
 8003c3e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c40:	1c7b      	adds	r3, r7, #1
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d004      	beq.n	8003c52 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c48:	1cbb      	adds	r3, r7, #2
 8003c4a:	881a      	ldrh	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c50:	e003      	b.n	8003c5a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c52:	1cbb      	adds	r3, r7, #2
 8003c54:	881a      	ldrh	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c5a:	46c0      	nop			@ (mov r8, r8)
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	b002      	add	sp, #8
 8003c60:	bd80      	pop	{r7, pc}
	...

08003c64 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b086      	sub	sp, #24
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d101      	bne.n	8003c76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e1d0      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	d100      	bne.n	8003c82 <HAL_RCC_OscConfig+0x1e>
 8003c80:	e069      	b.n	8003d56 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c82:	4bc8      	ldr	r3, [pc, #800]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2238      	movs	r2, #56	@ 0x38
 8003c88:	4013      	ands	r3, r2
 8003c8a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	2b08      	cmp	r3, #8
 8003c90:	d105      	bne.n	8003c9e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d15d      	bne.n	8003d56 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e1bc      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685a      	ldr	r2, [r3, #4]
 8003ca2:	2380      	movs	r3, #128	@ 0x80
 8003ca4:	025b      	lsls	r3, r3, #9
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d107      	bne.n	8003cba <HAL_RCC_OscConfig+0x56>
 8003caa:	4bbe      	ldr	r3, [pc, #760]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	4bbd      	ldr	r3, [pc, #756]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003cb0:	2180      	movs	r1, #128	@ 0x80
 8003cb2:	0249      	lsls	r1, r1, #9
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	601a      	str	r2, [r3, #0]
 8003cb8:	e020      	b.n	8003cfc <HAL_RCC_OscConfig+0x98>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685a      	ldr	r2, [r3, #4]
 8003cbe:	23a0      	movs	r3, #160	@ 0xa0
 8003cc0:	02db      	lsls	r3, r3, #11
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d10e      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x80>
 8003cc6:	4bb7      	ldr	r3, [pc, #732]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	4bb6      	ldr	r3, [pc, #728]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003ccc:	2180      	movs	r1, #128	@ 0x80
 8003cce:	02c9      	lsls	r1, r1, #11
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	601a      	str	r2, [r3, #0]
 8003cd4:	4bb3      	ldr	r3, [pc, #716]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	4bb2      	ldr	r3, [pc, #712]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003cda:	2180      	movs	r1, #128	@ 0x80
 8003cdc:	0249      	lsls	r1, r1, #9
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	e00b      	b.n	8003cfc <HAL_RCC_OscConfig+0x98>
 8003ce4:	4baf      	ldr	r3, [pc, #700]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	4bae      	ldr	r3, [pc, #696]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003cea:	49af      	ldr	r1, [pc, #700]	@ (8003fa8 <HAL_RCC_OscConfig+0x344>)
 8003cec:	400a      	ands	r2, r1
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	4bac      	ldr	r3, [pc, #688]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	4bab      	ldr	r3, [pc, #684]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003cf6:	49ad      	ldr	r1, [pc, #692]	@ (8003fac <HAL_RCC_OscConfig+0x348>)
 8003cf8:	400a      	ands	r2, r1
 8003cfa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d014      	beq.n	8003d2e <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d04:	f7fe fc88 	bl	8002618 <HAL_GetTick>
 8003d08:	0003      	movs	r3, r0
 8003d0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d0c:	e008      	b.n	8003d20 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003d0e:	f7fe fc83 	bl	8002618 <HAL_GetTick>
 8003d12:	0002      	movs	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b64      	cmp	r3, #100	@ 0x64
 8003d1a:	d901      	bls.n	8003d20 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e17b      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d20:	4ba0      	ldr	r3, [pc, #640]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	2380      	movs	r3, #128	@ 0x80
 8003d26:	029b      	lsls	r3, r3, #10
 8003d28:	4013      	ands	r3, r2
 8003d2a:	d0f0      	beq.n	8003d0e <HAL_RCC_OscConfig+0xaa>
 8003d2c:	e013      	b.n	8003d56 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d2e:	f7fe fc73 	bl	8002618 <HAL_GetTick>
 8003d32:	0003      	movs	r3, r0
 8003d34:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003d38:	f7fe fc6e 	bl	8002618 <HAL_GetTick>
 8003d3c:	0002      	movs	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b64      	cmp	r3, #100	@ 0x64
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e166      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d4a:	4b96      	ldr	r3, [pc, #600]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	2380      	movs	r3, #128	@ 0x80
 8003d50:	029b      	lsls	r3, r3, #10
 8003d52:	4013      	ands	r3, r2
 8003d54:	d1f0      	bne.n	8003d38 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	d100      	bne.n	8003d62 <HAL_RCC_OscConfig+0xfe>
 8003d60:	e086      	b.n	8003e70 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d62:	4b90      	ldr	r3, [pc, #576]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	2238      	movs	r2, #56	@ 0x38
 8003d68:	4013      	ands	r3, r2
 8003d6a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d12f      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e14c      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d7e:	4b89      	ldr	r3, [pc, #548]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	4a8b      	ldr	r2, [pc, #556]	@ (8003fb0 <HAL_RCC_OscConfig+0x34c>)
 8003d84:	4013      	ands	r3, r2
 8003d86:	0019      	movs	r1, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	021a      	lsls	r2, r3, #8
 8003d8e:	4b85      	ldr	r3, [pc, #532]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003d90:	430a      	orrs	r2, r1
 8003d92:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d112      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003d9a:	4b82      	ldr	r3, [pc, #520]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a85      	ldr	r2, [pc, #532]	@ (8003fb4 <HAL_RCC_OscConfig+0x350>)
 8003da0:	4013      	ands	r3, r2
 8003da2:	0019      	movs	r1, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	691a      	ldr	r2, [r3, #16]
 8003da8:	4b7e      	ldr	r3, [pc, #504]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003daa:	430a      	orrs	r2, r1
 8003dac:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003dae:	4b7d      	ldr	r3, [pc, #500]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	0adb      	lsrs	r3, r3, #11
 8003db4:	2207      	movs	r2, #7
 8003db6:	4013      	ands	r3, r2
 8003db8:	4a7f      	ldr	r2, [pc, #508]	@ (8003fb8 <HAL_RCC_OscConfig+0x354>)
 8003dba:	40da      	lsrs	r2, r3
 8003dbc:	4b7f      	ldr	r3, [pc, #508]	@ (8003fbc <HAL_RCC_OscConfig+0x358>)
 8003dbe:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003dc0:	4b7f      	ldr	r3, [pc, #508]	@ (8003fc0 <HAL_RCC_OscConfig+0x35c>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	f7fe fbcb 	bl	8002560 <HAL_InitTick>
 8003dca:	1e03      	subs	r3, r0, #0
 8003dcc:	d050      	beq.n	8003e70 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e122      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d030      	beq.n	8003e3c <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003dda:	4b72      	ldr	r3, [pc, #456]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a75      	ldr	r2, [pc, #468]	@ (8003fb4 <HAL_RCC_OscConfig+0x350>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	0019      	movs	r1, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	691a      	ldr	r2, [r3, #16]
 8003de8:	4b6e      	ldr	r3, [pc, #440]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003dea:	430a      	orrs	r2, r1
 8003dec:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8003dee:	4b6d      	ldr	r3, [pc, #436]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	4b6c      	ldr	r3, [pc, #432]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003df4:	2180      	movs	r1, #128	@ 0x80
 8003df6:	0049      	lsls	r1, r1, #1
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfc:	f7fe fc0c 	bl	8002618 <HAL_GetTick>
 8003e00:	0003      	movs	r3, r0
 8003e02:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e04:	e008      	b.n	8003e18 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003e06:	f7fe fc07 	bl	8002618 <HAL_GetTick>
 8003e0a:	0002      	movs	r2, r0
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e0ff      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e18:	4b62      	ldr	r3, [pc, #392]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	2380      	movs	r3, #128	@ 0x80
 8003e1e:	00db      	lsls	r3, r3, #3
 8003e20:	4013      	ands	r3, r2
 8003e22:	d0f0      	beq.n	8003e06 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e24:	4b5f      	ldr	r3, [pc, #380]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	4a61      	ldr	r2, [pc, #388]	@ (8003fb0 <HAL_RCC_OscConfig+0x34c>)
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	0019      	movs	r1, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	021a      	lsls	r2, r3, #8
 8003e34:	4b5b      	ldr	r3, [pc, #364]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003e36:	430a      	orrs	r2, r1
 8003e38:	605a      	str	r2, [r3, #4]
 8003e3a:	e019      	b.n	8003e70 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8003e3c:	4b59      	ldr	r3, [pc, #356]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	4b58      	ldr	r3, [pc, #352]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003e42:	4960      	ldr	r1, [pc, #384]	@ (8003fc4 <HAL_RCC_OscConfig+0x360>)
 8003e44:	400a      	ands	r2, r1
 8003e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e48:	f7fe fbe6 	bl	8002618 <HAL_GetTick>
 8003e4c:	0003      	movs	r3, r0
 8003e4e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003e52:	f7fe fbe1 	bl	8002618 <HAL_GetTick>
 8003e56:	0002      	movs	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e0d9      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e64:	4b4f      	ldr	r3, [pc, #316]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	2380      	movs	r3, #128	@ 0x80
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	d1f0      	bne.n	8003e52 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2208      	movs	r2, #8
 8003e76:	4013      	ands	r3, r2
 8003e78:	d042      	beq.n	8003f00 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003e7a:	4b4a      	ldr	r3, [pc, #296]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	2238      	movs	r2, #56	@ 0x38
 8003e80:	4013      	ands	r3, r2
 8003e82:	2b18      	cmp	r3, #24
 8003e84:	d105      	bne.n	8003e92 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d138      	bne.n	8003f00 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e0c2      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d019      	beq.n	8003ece <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003e9a:	4b42      	ldr	r3, [pc, #264]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003e9c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003e9e:	4b41      	ldr	r3, [pc, #260]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003ea0:	2101      	movs	r1, #1
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea6:	f7fe fbb7 	bl	8002618 <HAL_GetTick>
 8003eaa:	0003      	movs	r3, r0
 8003eac:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003eb0:	f7fe fbb2 	bl	8002618 <HAL_GetTick>
 8003eb4:	0002      	movs	r2, r0
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e0aa      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003ec2:	4b38      	ldr	r3, [pc, #224]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003ec4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	4013      	ands	r3, r2
 8003eca:	d0f1      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x24c>
 8003ecc:	e018      	b.n	8003f00 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003ece:	4b35      	ldr	r3, [pc, #212]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003ed0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003ed2:	4b34      	ldr	r3, [pc, #208]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003ed4:	2101      	movs	r1, #1
 8003ed6:	438a      	bics	r2, r1
 8003ed8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eda:	f7fe fb9d 	bl	8002618 <HAL_GetTick>
 8003ede:	0003      	movs	r3, r0
 8003ee0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003ee2:	e008      	b.n	8003ef6 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003ee4:	f7fe fb98 	bl	8002618 <HAL_GetTick>
 8003ee8:	0002      	movs	r2, r0
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d901      	bls.n	8003ef6 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e090      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8003ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003efa:	2202      	movs	r2, #2
 8003efc:	4013      	ands	r3, r2
 8003efe:	d1f1      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2204      	movs	r2, #4
 8003f06:	4013      	ands	r3, r2
 8003f08:	d100      	bne.n	8003f0c <HAL_RCC_OscConfig+0x2a8>
 8003f0a:	e084      	b.n	8004016 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f0c:	230f      	movs	r3, #15
 8003f0e:	18fb      	adds	r3, r7, r3
 8003f10:	2200      	movs	r2, #0
 8003f12:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003f14:	4b23      	ldr	r3, [pc, #140]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	2238      	movs	r2, #56	@ 0x38
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	2b20      	cmp	r3, #32
 8003f1e:	d106      	bne.n	8003f2e <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d000      	beq.n	8003f2a <HAL_RCC_OscConfig+0x2c6>
 8003f28:	e075      	b.n	8004016 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e074      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d106      	bne.n	8003f44 <HAL_RCC_OscConfig+0x2e0>
 8003f36:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f38:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f3a:	4b1a      	ldr	r3, [pc, #104]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f42:	e01c      	b.n	8003f7e <HAL_RCC_OscConfig+0x31a>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	2b05      	cmp	r3, #5
 8003f4a:	d10c      	bne.n	8003f66 <HAL_RCC_OscConfig+0x302>
 8003f4c:	4b15      	ldr	r3, [pc, #84]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f4e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f50:	4b14      	ldr	r3, [pc, #80]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f52:	2104      	movs	r1, #4
 8003f54:	430a      	orrs	r2, r1
 8003f56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f58:	4b12      	ldr	r3, [pc, #72]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f5a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f5c:	4b11      	ldr	r3, [pc, #68]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f5e:	2101      	movs	r1, #1
 8003f60:	430a      	orrs	r2, r1
 8003f62:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f64:	e00b      	b.n	8003f7e <HAL_RCC_OscConfig+0x31a>
 8003f66:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f68:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	438a      	bics	r2, r1
 8003f70:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f72:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f74:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f76:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa4 <HAL_RCC_OscConfig+0x340>)
 8003f78:	2104      	movs	r1, #4
 8003f7a:	438a      	bics	r2, r1
 8003f7c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d028      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f86:	f7fe fb47 	bl	8002618 <HAL_GetTick>
 8003f8a:	0003      	movs	r3, r0
 8003f8c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003f8e:	e01d      	b.n	8003fcc <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f90:	f7fe fb42 	bl	8002618 <HAL_GetTick>
 8003f94:	0002      	movs	r2, r0
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	4a0b      	ldr	r2, [pc, #44]	@ (8003fc8 <HAL_RCC_OscConfig+0x364>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d915      	bls.n	8003fcc <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e039      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	fffeffff 	.word	0xfffeffff
 8003fac:	fffbffff 	.word	0xfffbffff
 8003fb0:	ffff80ff 	.word	0xffff80ff
 8003fb4:	ffffc7ff 	.word	0xffffc7ff
 8003fb8:	02dc6c00 	.word	0x02dc6c00
 8003fbc:	20000078 	.word	0x20000078
 8003fc0:	2000007c 	.word	0x2000007c
 8003fc4:	fffffeff 	.word	0xfffffeff
 8003fc8:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003fcc:	4b14      	ldr	r3, [pc, #80]	@ (8004020 <HAL_RCC_OscConfig+0x3bc>)
 8003fce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d0dc      	beq.n	8003f90 <HAL_RCC_OscConfig+0x32c>
 8003fd6:	e013      	b.n	8004000 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd8:	f7fe fb1e 	bl	8002618 <HAL_GetTick>
 8003fdc:	0003      	movs	r3, r0
 8003fde:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003fe0:	e009      	b.n	8003ff6 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe2:	f7fe fb19 	bl	8002618 <HAL_GetTick>
 8003fe6:	0002      	movs	r2, r0
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	4a0d      	ldr	r2, [pc, #52]	@ (8004024 <HAL_RCC_OscConfig+0x3c0>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e010      	b.n	8004018 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8003ff6:	4b0a      	ldr	r3, [pc, #40]	@ (8004020 <HAL_RCC_OscConfig+0x3bc>)
 8003ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	d1f0      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004000:	230f      	movs	r3, #15
 8004002:	18fb      	adds	r3, r7, r3
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d105      	bne.n	8004016 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800400a:	4b05      	ldr	r3, [pc, #20]	@ (8004020 <HAL_RCC_OscConfig+0x3bc>)
 800400c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800400e:	4b04      	ldr	r3, [pc, #16]	@ (8004020 <HAL_RCC_OscConfig+0x3bc>)
 8004010:	4905      	ldr	r1, [pc, #20]	@ (8004028 <HAL_RCC_OscConfig+0x3c4>)
 8004012:	400a      	ands	r2, r1
 8004014:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	0018      	movs	r0, r3
 800401a:	46bd      	mov	sp, r7
 800401c:	b006      	add	sp, #24
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000
 8004024:	00001388 	.word	0x00001388
 8004028:	efffffff 	.word	0xefffffff

0800402c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e0e9      	b.n	8004214 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004040:	4b76      	ldr	r3, [pc, #472]	@ (800421c <HAL_RCC_ClockConfig+0x1f0>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2207      	movs	r2, #7
 8004046:	4013      	ands	r3, r2
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	429a      	cmp	r2, r3
 800404c:	d91e      	bls.n	800408c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800404e:	4b73      	ldr	r3, [pc, #460]	@ (800421c <HAL_RCC_ClockConfig+0x1f0>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2207      	movs	r2, #7
 8004054:	4393      	bics	r3, r2
 8004056:	0019      	movs	r1, r3
 8004058:	4b70      	ldr	r3, [pc, #448]	@ (800421c <HAL_RCC_ClockConfig+0x1f0>)
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	430a      	orrs	r2, r1
 800405e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004060:	f7fe fada 	bl	8002618 <HAL_GetTick>
 8004064:	0003      	movs	r3, r0
 8004066:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004068:	e009      	b.n	800407e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800406a:	f7fe fad5 	bl	8002618 <HAL_GetTick>
 800406e:	0002      	movs	r2, r0
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	4a6a      	ldr	r2, [pc, #424]	@ (8004220 <HAL_RCC_ClockConfig+0x1f4>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d901      	bls.n	800407e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e0ca      	b.n	8004214 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800407e:	4b67      	ldr	r3, [pc, #412]	@ (800421c <HAL_RCC_ClockConfig+0x1f0>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2207      	movs	r2, #7
 8004084:	4013      	ands	r3, r2
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	429a      	cmp	r2, r3
 800408a:	d1ee      	bne.n	800406a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2202      	movs	r2, #2
 8004092:	4013      	ands	r3, r2
 8004094:	d017      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2204      	movs	r2, #4
 800409c:	4013      	ands	r3, r2
 800409e:	d008      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80040a0:	4b60      	ldr	r3, [pc, #384]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	4a60      	ldr	r2, [pc, #384]	@ (8004228 <HAL_RCC_ClockConfig+0x1fc>)
 80040a6:	401a      	ands	r2, r3
 80040a8:	4b5e      	ldr	r3, [pc, #376]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80040aa:	21b0      	movs	r1, #176	@ 0xb0
 80040ac:	0109      	lsls	r1, r1, #4
 80040ae:	430a      	orrs	r2, r1
 80040b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b2:	4b5c      	ldr	r3, [pc, #368]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	4a5d      	ldr	r2, [pc, #372]	@ (800422c <HAL_RCC_ClockConfig+0x200>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	0019      	movs	r1, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68da      	ldr	r2, [r3, #12]
 80040c0:	4b58      	ldr	r3, [pc, #352]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80040c2:	430a      	orrs	r2, r1
 80040c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2201      	movs	r2, #1
 80040cc:	4013      	ands	r3, r2
 80040ce:	d055      	beq.n	800417c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 80040d0:	4b54      	ldr	r3, [pc, #336]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	221c      	movs	r2, #28
 80040d6:	4393      	bics	r3, r2
 80040d8:	0019      	movs	r1, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	689a      	ldr	r2, [r3, #8]
 80040de:	4b51      	ldr	r3, [pc, #324]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80040e0:	430a      	orrs	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d107      	bne.n	80040fc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040ec:	4b4d      	ldr	r3, [pc, #308]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	2380      	movs	r3, #128	@ 0x80
 80040f2:	029b      	lsls	r3, r3, #10
 80040f4:	4013      	ands	r3, r2
 80040f6:	d11f      	bne.n	8004138 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e08b      	b.n	8004214 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d107      	bne.n	8004114 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004104:	4b47      	ldr	r3, [pc, #284]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	2380      	movs	r3, #128	@ 0x80
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	4013      	ands	r3, r2
 800410e:	d113      	bne.n	8004138 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e07f      	b.n	8004214 <HAL_RCC_ClockConfig+0x1e8>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	2b03      	cmp	r3, #3
 800411a:	d106      	bne.n	800412a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800411c:	4b41      	ldr	r3, [pc, #260]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 800411e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004120:	2202      	movs	r2, #2
 8004122:	4013      	ands	r3, r2
 8004124:	d108      	bne.n	8004138 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e074      	b.n	8004214 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800412a:	4b3e      	ldr	r3, [pc, #248]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 800412c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800412e:	2202      	movs	r2, #2
 8004130:	4013      	ands	r3, r2
 8004132:	d101      	bne.n	8004138 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e06d      	b.n	8004214 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004138:	4b3a      	ldr	r3, [pc, #232]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	2207      	movs	r2, #7
 800413e:	4393      	bics	r3, r2
 8004140:	0019      	movs	r1, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	4b37      	ldr	r3, [pc, #220]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 8004148:	430a      	orrs	r2, r1
 800414a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800414c:	f7fe fa64 	bl	8002618 <HAL_GetTick>
 8004150:	0003      	movs	r3, r0
 8004152:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004154:	e009      	b.n	800416a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8004156:	f7fe fa5f 	bl	8002618 <HAL_GetTick>
 800415a:	0002      	movs	r2, r0
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	4a2f      	ldr	r2, [pc, #188]	@ (8004220 <HAL_RCC_ClockConfig+0x1f4>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e054      	b.n	8004214 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416a:	4b2e      	ldr	r3, [pc, #184]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2238      	movs	r2, #56	@ 0x38
 8004170:	401a      	ands	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	429a      	cmp	r2, r3
 800417a:	d1ec      	bne.n	8004156 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800417c:	4b27      	ldr	r3, [pc, #156]	@ (800421c <HAL_RCC_ClockConfig+0x1f0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2207      	movs	r2, #7
 8004182:	4013      	ands	r3, r2
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	429a      	cmp	r2, r3
 8004188:	d21e      	bcs.n	80041c8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418a:	4b24      	ldr	r3, [pc, #144]	@ (800421c <HAL_RCC_ClockConfig+0x1f0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2207      	movs	r2, #7
 8004190:	4393      	bics	r3, r2
 8004192:	0019      	movs	r1, r3
 8004194:	4b21      	ldr	r3, [pc, #132]	@ (800421c <HAL_RCC_ClockConfig+0x1f0>)
 8004196:	683a      	ldr	r2, [r7, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800419c:	f7fe fa3c 	bl	8002618 <HAL_GetTick>
 80041a0:	0003      	movs	r3, r0
 80041a2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041a4:	e009      	b.n	80041ba <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80041a6:	f7fe fa37 	bl	8002618 <HAL_GetTick>
 80041aa:	0002      	movs	r2, r0
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004220 <HAL_RCC_ClockConfig+0x1f4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e02c      	b.n	8004214 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041ba:	4b18      	ldr	r3, [pc, #96]	@ (800421c <HAL_RCC_ClockConfig+0x1f0>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2207      	movs	r2, #7
 80041c0:	4013      	ands	r3, r2
 80041c2:	683a      	ldr	r2, [r7, #0]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d1ee      	bne.n	80041a6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2204      	movs	r2, #4
 80041ce:	4013      	ands	r3, r2
 80041d0:	d009      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80041d2:	4b14      	ldr	r3, [pc, #80]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	4a16      	ldr	r2, [pc, #88]	@ (8004230 <HAL_RCC_ClockConfig+0x204>)
 80041d8:	4013      	ands	r3, r2
 80041da:	0019      	movs	r1, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	691a      	ldr	r2, [r3, #16]
 80041e0:	4b10      	ldr	r3, [pc, #64]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80041e2:	430a      	orrs	r2, r1
 80041e4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80041e6:	f000 f82b 	bl	8004240 <HAL_RCC_GetSysClockFreq>
 80041ea:	0001      	movs	r1, r0
 80041ec:	4b0d      	ldr	r3, [pc, #52]	@ (8004224 <HAL_RCC_ClockConfig+0x1f8>)
 80041ee:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80041f0:	0a1b      	lsrs	r3, r3, #8
 80041f2:	220f      	movs	r2, #15
 80041f4:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80041f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004234 <HAL_RCC_ClockConfig+0x208>)
 80041f8:	0092      	lsls	r2, r2, #2
 80041fa:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80041fc:	221f      	movs	r2, #31
 80041fe:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8004200:	000a      	movs	r2, r1
 8004202:	40da      	lsrs	r2, r3
 8004204:	4b0c      	ldr	r3, [pc, #48]	@ (8004238 <HAL_RCC_ClockConfig+0x20c>)
 8004206:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004208:	4b0c      	ldr	r3, [pc, #48]	@ (800423c <HAL_RCC_ClockConfig+0x210>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	0018      	movs	r0, r3
 800420e:	f7fe f9a7 	bl	8002560 <HAL_InitTick>
 8004212:	0003      	movs	r3, r0
}
 8004214:	0018      	movs	r0, r3
 8004216:	46bd      	mov	sp, r7
 8004218:	b004      	add	sp, #16
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40022000 	.word	0x40022000
 8004220:	00001388 	.word	0x00001388
 8004224:	40021000 	.word	0x40021000
 8004228:	ffff84ff 	.word	0xffff84ff
 800422c:	fffff0ff 	.word	0xfffff0ff
 8004230:	ffff8fff 	.word	0xffff8fff
 8004234:	08004584 	.word	0x08004584
 8004238:	20000078 	.word	0x20000078
 800423c:	2000007c 	.word	0x2000007c

08004240 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8004246:	4b23      	ldr	r3, [pc, #140]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	089b      	lsrs	r3, r3, #2
 800424c:	2207      	movs	r2, #7
 800424e:	4013      	ands	r3, r2
 8004250:	3301      	adds	r3, #1
 8004252:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004254:	4b1f      	ldr	r3, [pc, #124]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2238      	movs	r2, #56	@ 0x38
 800425a:	4013      	ands	r3, r2
 800425c:	d10f      	bne.n	800427e <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800425e:	4b1d      	ldr	r3, [pc, #116]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	0adb      	lsrs	r3, r3, #11
 8004264:	2207      	movs	r2, #7
 8004266:	4013      	ands	r3, r2
 8004268:	2201      	movs	r2, #1
 800426a:	409a      	lsls	r2, r3
 800426c:	0013      	movs	r3, r2
 800426e:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004270:	6879      	ldr	r1, [r7, #4]
 8004272:	4819      	ldr	r0, [pc, #100]	@ (80042d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004274:	f7fb ff48 	bl	8000108 <__udivsi3>
 8004278:	0003      	movs	r3, r0
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	e01e      	b.n	80042bc <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800427e:	4b15      	ldr	r3, [pc, #84]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	2238      	movs	r2, #56	@ 0x38
 8004284:	4013      	ands	r3, r2
 8004286:	2b08      	cmp	r3, #8
 8004288:	d102      	bne.n	8004290 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800428a:	4b14      	ldr	r3, [pc, #80]	@ (80042dc <HAL_RCC_GetSysClockFreq+0x9c>)
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	e015      	b.n	80042bc <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004290:	4b10      	ldr	r3, [pc, #64]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2238      	movs	r2, #56	@ 0x38
 8004296:	4013      	ands	r3, r2
 8004298:	2b20      	cmp	r3, #32
 800429a:	d103      	bne.n	80042a4 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800429c:	2380      	movs	r3, #128	@ 0x80
 800429e:	021b      	lsls	r3, r3, #8
 80042a0:	60fb      	str	r3, [r7, #12]
 80042a2:	e00b      	b.n	80042bc <HAL_RCC_GetSysClockFreq+0x7c>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80042a4:	4b0b      	ldr	r3, [pc, #44]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x94>)
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	2238      	movs	r2, #56	@ 0x38
 80042aa:	4013      	ands	r3, r2
 80042ac:	2b18      	cmp	r3, #24
 80042ae:	d103      	bne.n	80042b8 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80042b0:	23fa      	movs	r3, #250	@ 0xfa
 80042b2:	01db      	lsls	r3, r3, #7
 80042b4:	60fb      	str	r3, [r7, #12]
 80042b6:	e001      	b.n	80042bc <HAL_RCC_GetSysClockFreq+0x7c>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 80042bc:	68b9      	ldr	r1, [r7, #8]
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f7fb ff22 	bl	8000108 <__udivsi3>
 80042c4:	0003      	movs	r3, r0
 80042c6:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80042c8:	68fb      	ldr	r3, [r7, #12]
}
 80042ca:	0018      	movs	r0, r3
 80042cc:	46bd      	mov	sp, r7
 80042ce:	b004      	add	sp, #16
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	46c0      	nop			@ (mov r8, r8)
 80042d4:	40021000 	.word	0x40021000
 80042d8:	02dc6c00 	.word	0x02dc6c00
 80042dc:	007a1200 	.word	0x007a1200

080042e0 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b086      	sub	sp, #24
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80042e8:	2313      	movs	r3, #19
 80042ea:	18fb      	adds	r3, r7, r3
 80042ec:	2200      	movs	r2, #0
 80042ee:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042f0:	2312      	movs	r3, #18
 80042f2:	18fb      	adds	r3, r7, r3
 80042f4:	2200      	movs	r2, #0
 80042f6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2240      	movs	r2, #64	@ 0x40
 80042fe:	4013      	ands	r3, r2
 8004300:	d100      	bne.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8004302:	e079      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004304:	2011      	movs	r0, #17
 8004306:	183b      	adds	r3, r7, r0
 8004308:	2200      	movs	r2, #0
 800430a:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800430c:	4b6a      	ldr	r3, [pc, #424]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800430e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004310:	2380      	movs	r3, #128	@ 0x80
 8004312:	055b      	lsls	r3, r3, #21
 8004314:	4013      	ands	r3, r2
 8004316:	d110      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004318:	4b67      	ldr	r3, [pc, #412]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800431a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800431c:	4b66      	ldr	r3, [pc, #408]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800431e:	2180      	movs	r1, #128	@ 0x80
 8004320:	0549      	lsls	r1, r1, #21
 8004322:	430a      	orrs	r2, r1
 8004324:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004326:	4b64      	ldr	r3, [pc, #400]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004328:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800432a:	2380      	movs	r3, #128	@ 0x80
 800432c:	055b      	lsls	r3, r3, #21
 800432e:	4013      	ands	r3, r2
 8004330:	60bb      	str	r3, [r7, #8]
 8004332:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004334:	183b      	adds	r3, r7, r0
 8004336:	2201      	movs	r2, #1
 8004338:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800433a:	4b5f      	ldr	r3, [pc, #380]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800433c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800433e:	23c0      	movs	r3, #192	@ 0xc0
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4013      	ands	r3, r2
 8004344:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d019      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	69db      	ldr	r3, [r3, #28]
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	429a      	cmp	r2, r3
 8004354:	d014      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8004356:	4b58      	ldr	r3, [pc, #352]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004358:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800435a:	4a58      	ldr	r2, [pc, #352]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800435c:	4013      	ands	r3, r2
 800435e:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004360:	4b55      	ldr	r3, [pc, #340]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004362:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004364:	4b54      	ldr	r3, [pc, #336]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004366:	2180      	movs	r1, #128	@ 0x80
 8004368:	0249      	lsls	r1, r1, #9
 800436a:	430a      	orrs	r2, r1
 800436c:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800436e:	4b52      	ldr	r3, [pc, #328]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004370:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004372:	4b51      	ldr	r3, [pc, #324]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004374:	4952      	ldr	r1, [pc, #328]	@ (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004376:	400a      	ands	r2, r1
 8004378:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 800437a:	4b4f      	ldr	r3, [pc, #316]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800437c:	697a      	ldr	r2, [r7, #20]
 800437e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	2201      	movs	r2, #1
 8004384:	4013      	ands	r3, r2
 8004386:	d016      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004388:	f7fe f946 	bl	8002618 <HAL_GetTick>
 800438c:	0003      	movs	r3, r0
 800438e:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004390:	e00c      	b.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004392:	f7fe f941 	bl	8002618 <HAL_GetTick>
 8004396:	0002      	movs	r2, r0
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	4a49      	ldr	r2, [pc, #292]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d904      	bls.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 80043a2:	2313      	movs	r3, #19
 80043a4:	18fb      	adds	r3, r7, r3
 80043a6:	2203      	movs	r2, #3
 80043a8:	701a      	strb	r2, [r3, #0]
          break;
 80043aa:	e004      	b.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80043ac:	4b42      	ldr	r3, [pc, #264]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b0:	2202      	movs	r2, #2
 80043b2:	4013      	ands	r3, r2
 80043b4:	d0ed      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 80043b6:	2313      	movs	r3, #19
 80043b8:	18fb      	adds	r3, r7, r3
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10a      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043c0:	4b3d      	ldr	r3, [pc, #244]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c4:	4a3d      	ldr	r2, [pc, #244]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80043c6:	4013      	ands	r3, r2
 80043c8:	0019      	movs	r1, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	69da      	ldr	r2, [r3, #28]
 80043ce:	4b3a      	ldr	r3, [pc, #232]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043d0:	430a      	orrs	r2, r1
 80043d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80043d4:	e005      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043d6:	2312      	movs	r3, #18
 80043d8:	18fb      	adds	r3, r7, r3
 80043da:	2213      	movs	r2, #19
 80043dc:	18ba      	adds	r2, r7, r2
 80043de:	7812      	ldrb	r2, [r2, #0]
 80043e0:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043e2:	2311      	movs	r3, #17
 80043e4:	18fb      	adds	r3, r7, r3
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d105      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ec:	4b32      	ldr	r3, [pc, #200]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043f0:	4b31      	ldr	r3, [pc, #196]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043f2:	4935      	ldr	r1, [pc, #212]	@ (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80043f4:	400a      	ands	r2, r1
 80043f6:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2201      	movs	r2, #1
 80043fe:	4013      	ands	r3, r2
 8004400:	d009      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004402:	4b2d      	ldr	r3, [pc, #180]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004406:	2203      	movs	r2, #3
 8004408:	4393      	bics	r3, r2
 800440a:	0019      	movs	r1, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	4b29      	ldr	r3, [pc, #164]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004412:	430a      	orrs	r2, r1
 8004414:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2202      	movs	r2, #2
 800441c:	4013      	ands	r3, r2
 800441e:	d009      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004420:	4b25      	ldr	r3, [pc, #148]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004424:	4a29      	ldr	r2, [pc, #164]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8004426:	4013      	ands	r3, r2
 8004428:	0019      	movs	r1, r3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	4b22      	ldr	r3, [pc, #136]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004430:	430a      	orrs	r2, r1
 8004432:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2220      	movs	r2, #32
 800443a:	4013      	ands	r3, r2
 800443c:	d008      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800443e:	4b1e      	ldr	r3, [pc, #120]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	0899      	lsrs	r1, r3, #2
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	699a      	ldr	r2, [r3, #24]
 800444a:	4b1b      	ldr	r3, [pc, #108]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800444c:	430a      	orrs	r2, r1
 800444e:	655a      	str	r2, [r3, #84]	@ 0x54

  }
#endif /* USB_DRD_FS */
#if defined (FDCAN1)
  /*-------------------------- FDCAN1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == RCC_PERIPHCLK_FDCAN1)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2210      	movs	r2, #16
 8004456:	4013      	ands	r3, r2
 8004458:	d009      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCAN1CLKSOURCE(PeriphClkInit->Fdcan1ClockSelection));

    /* Configure the FDCAN1 clock source */
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);
 800445a:	4b17      	ldr	r3, [pc, #92]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800445c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800445e:	4a17      	ldr	r2, [pc, #92]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004460:	4013      	ands	r3, r2
 8004462:	0019      	movs	r1, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	695a      	ldr	r2, [r3, #20]
 8004468:	4b13      	ldr	r3, [pc, #76]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800446a:	430a      	orrs	r2, r1
 800446c:	655a      	str	r2, [r3, #84]	@ 0x54

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2204      	movs	r2, #4
 8004474:	4013      	ands	r3, r2
 8004476:	d009      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004478:	4b0f      	ldr	r3, [pc, #60]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800447a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447c:	4a14      	ldr	r2, [pc, #80]	@ (80044d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800447e:	4013      	ands	r3, r2
 8004480:	0019      	movs	r1, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691a      	ldr	r2, [r3, #16]
 8004486:	4b0c      	ldr	r3, [pc, #48]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004488:	430a      	orrs	r2, r1
 800448a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2280      	movs	r2, #128	@ 0x80
 8004492:	4013      	ands	r3, r2
 8004494:	d009      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8004496:	4b08      	ldr	r3, [pc, #32]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	22e0      	movs	r2, #224	@ 0xe0
 800449c:	4393      	bics	r3, r2
 800449e:	0019      	movs	r1, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	4b04      	ldr	r3, [pc, #16]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80044a6:	430a      	orrs	r2, r1
 80044a8:	601a      	str	r2, [r3, #0]
  }
  return status;
 80044aa:	2312      	movs	r3, #18
 80044ac:	18fb      	adds	r3, r7, r3
 80044ae:	781b      	ldrb	r3, [r3, #0]
}
 80044b0:	0018      	movs	r0, r3
 80044b2:	46bd      	mov	sp, r7
 80044b4:	b006      	add	sp, #24
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40021000 	.word	0x40021000
 80044bc:	fffffcff 	.word	0xfffffcff
 80044c0:	fffeffff 	.word	0xfffeffff
 80044c4:	00001388 	.word	0x00001388
 80044c8:	efffffff 	.word	0xefffffff
 80044cc:	ffffcfff 	.word	0xffffcfff
 80044d0:	ffff3fff 	.word	0xffff3fff

080044d4 <memset>:
 80044d4:	0003      	movs	r3, r0
 80044d6:	1882      	adds	r2, r0, r2
 80044d8:	4293      	cmp	r3, r2
 80044da:	d100      	bne.n	80044de <memset+0xa>
 80044dc:	4770      	bx	lr
 80044de:	7019      	strb	r1, [r3, #0]
 80044e0:	3301      	adds	r3, #1
 80044e2:	e7f9      	b.n	80044d8 <memset+0x4>

080044e4 <__libc_init_array>:
 80044e4:	b570      	push	{r4, r5, r6, lr}
 80044e6:	2600      	movs	r6, #0
 80044e8:	4c0c      	ldr	r4, [pc, #48]	@ (800451c <__libc_init_array+0x38>)
 80044ea:	4d0d      	ldr	r5, [pc, #52]	@ (8004520 <__libc_init_array+0x3c>)
 80044ec:	1b64      	subs	r4, r4, r5
 80044ee:	10a4      	asrs	r4, r4, #2
 80044f0:	42a6      	cmp	r6, r4
 80044f2:	d109      	bne.n	8004508 <__libc_init_array+0x24>
 80044f4:	2600      	movs	r6, #0
 80044f6:	f000 f819 	bl	800452c <_init>
 80044fa:	4c0a      	ldr	r4, [pc, #40]	@ (8004524 <__libc_init_array+0x40>)
 80044fc:	4d0a      	ldr	r5, [pc, #40]	@ (8004528 <__libc_init_array+0x44>)
 80044fe:	1b64      	subs	r4, r4, r5
 8004500:	10a4      	asrs	r4, r4, #2
 8004502:	42a6      	cmp	r6, r4
 8004504:	d105      	bne.n	8004512 <__libc_init_array+0x2e>
 8004506:	bd70      	pop	{r4, r5, r6, pc}
 8004508:	00b3      	lsls	r3, r6, #2
 800450a:	58eb      	ldr	r3, [r5, r3]
 800450c:	4798      	blx	r3
 800450e:	3601      	adds	r6, #1
 8004510:	e7ee      	b.n	80044f0 <__libc_init_array+0xc>
 8004512:	00b3      	lsls	r3, r6, #2
 8004514:	58eb      	ldr	r3, [r5, r3]
 8004516:	4798      	blx	r3
 8004518:	3601      	adds	r6, #1
 800451a:	e7f2      	b.n	8004502 <__libc_init_array+0x1e>
 800451c:	080045c4 	.word	0x080045c4
 8004520:	080045c4 	.word	0x080045c4
 8004524:	080045c8 	.word	0x080045c8
 8004528:	080045c4 	.word	0x080045c4

0800452c <_init>:
 800452c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800452e:	46c0      	nop			@ (mov r8, r8)
 8004530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004532:	bc08      	pop	{r3}
 8004534:	469e      	mov	lr, r3
 8004536:	4770      	bx	lr

08004538 <_fini>:
 8004538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800453a:	46c0      	nop			@ (mov r8, r8)
 800453c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800453e:	bc08      	pop	{r3}
 8004540:	469e      	mov	lr, r3
 8004542:	4770      	bx	lr
