Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Sun May 18 09:37:12 2025
| Host             : Gralerfics running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_ddr3_uart_power_routed.rpt -pb hdmi_ddr3_uart_power_summary_routed.pb -rpx hdmi_ddr3_uart_power_routed.rpx
| Design           : hdmi_ddr3_uart
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.203        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.053        |
| Device Static (W)        | 0.150        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.046 |       28 |       --- |             --- |
| Slice Logic              |     0.018 |    17743 |       --- |             --- |
|   LUT as Logic           |     0.015 |     6506 |    133800 |            4.86 |
|   CARRY4                 |     0.001 |      685 |     33450 |            2.05 |
|   Register               |     0.001 |     7337 |    267600 |            2.74 |
|   LUT as Distributed RAM |    <0.001 |      384 |     46200 |            0.83 |
|   LUT as Shift Register  |    <0.001 |      112 |     46200 |            0.24 |
|   F7/F8 Muxes            |    <0.001 |        4 |    133800 |           <0.01 |
|   Others                 |     0.000 |      384 |       --- |             --- |
| Signals                  |     0.018 |    12638 |       --- |             --- |
| Block RAM                |     0.007 |        6 |       365 |            1.64 |
| MMCM                     |     0.307 |        3 |        10 |           30.00 |
| PLL                      |     0.092 |        1 |        10 |           10.00 |
| I/O                      |     0.426 |       60 |       285 |           21.05 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.150 |          |           |                 |
| Total                    |     1.203 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.169 |       0.136 |      0.034 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.361 |       0.331 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.045 |       0.040 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.130 |       0.125 |      0.005 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                      | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk                                                                                                                                                       | clk                                                                                                                                                                                                         |            20.0 |
| clk                                                                                                                                                       | clk_IBUF_BUFG                                                                                                                                                                                               |            20.0 |
| clk_out1_clock                                                                                                                                            | hdmi_clock/inst/clk_out1_clock                                                                                                                                                                              |             6.7 |
| clk_out1_ddr3_clock                                                                                                                                       | ddr3_clock/inst/clk_out1_ddr3_clock                                                                                                                                                                         |             5.0 |
| clk_out2_clock                                                                                                                                            | hdmi_clock/inst/clk_out2_clock                                                                                                                                                                              |             1.3 |
| clk_pll_i                                                                                                                                                 | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            10.0 |
| clkfbout_clock                                                                                                                                            | hdmi_clock/inst/clkfbout_clock                                                                                                                                                                              |            80.0 |
| clkfbout_ddr3_clock                                                                                                                                       | ddr3_clock/inst/clkfbout_ddr3_clock                                                                                                                                                                         |            20.0 |
| freq_refclk                                                                                                                                               | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.2 |
| iserdes_clkdiv                                                                                                                                            | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            10.0 |
| mem_refclk                                                                                                                                                | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             2.5 |
| oserdes_clk                                                                                                                                               | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             2.5 |
| oserdes_clk_1                                                                                                                                             | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             2.5 |
| oserdes_clk_2                                                                                                                                             | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             2.5 |
| oserdes_clk_3                                                                                                                                             | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             2.5 |
| oserdes_clkdiv                                                                                                                                            | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_1                                                                                                                                          | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             5.0 |
| oserdes_clkdiv_3                                                                                                                                          | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             5.0 |
| pll_clk3_out                                                                                                                                              | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            10.0 |
| pll_clkfbout                                                                                                                                              | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             5.0 |
| sync_pulse                                                                                                                                                | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            40.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | ddr3_ctrl/u_mig_ddr3/u_mig_ddr3_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| hdmi_ddr3_uart                    |     1.053 |
|   ddr3_clock                      |     0.106 |
|     inst                          |     0.106 |
|   ddr3_ctrl                       |     0.669 |
|     u_mig_ddr3                    |     0.669 |
|       u_mig_ddr3_mig              |     0.666 |
|   ddr3_rx_buffer                  |     0.009 |
|     ddr3_rx_fifo                  |     0.009 |
|       U0                          |     0.009 |
|   ddr3_tx_buffer                  |     0.003 |
|     ddr3_tx_fifo                  |     0.003 |
|       U0                          |     0.003 |
|   hdmi_clock                      |     0.108 |
|     inst                          |     0.108 |
|   sdr                             |     0.016 |
|   u_hdmi_driver                   |     0.141 |
|     u_hdmi_trans                  |     0.140 |
|       inst_parallel_to_serial_clk |     0.034 |
|       parallel_to_serial_chn_b    |     0.035 |
|       parallel_to_serial_chn_g    |     0.034 |
|       parallel_to_serial_chn_r    |     0.034 |
+-----------------------------------+-----------+


