<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2493' type='bool llvm::TargetLoweringBase::isVectorLoadExtDesirable(llvm::SDValue ExtVal) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2491'>/// Return true if folding a vector load into ExtVal (a sign, zero, or any
  /// extend node) is profitable.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='9004' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner14CombineExtLoadEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='9239' u='c' c='_ZL18tryToFoldExtOfLoadRN4llvm12SelectionDAGERN12_GLOBAL__N_111DAGCombinerERKNS_14TargetLoweringENS_3EVTEbPNS_6SDNodeENS_7SDValueENS_3ISD11LoadExtTypeENSC_8NodeTypeE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='13215' c='_ZNK4llvm17ARMTargetLowering24isVectorLoadExtDesirableENS_7SDValueE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28543' c='_ZNK4llvm17X86TargetLowering24isVectorLoadExtDesirableENS_7SDValueE'/>
