# ksys573 DDR stage debug output, P1 + P2

```text
stage: 2p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=1 shift=00001000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001000 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=1 shift=00001000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001000 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000800 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000800 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000800 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000800 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000400 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000400 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000400 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000400 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=1 shift=00001200 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001200 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=1 shift=00001200 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001200 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001648 bit=1 stage_mask=fffff9ff
stage: 1p data clk=1 state=1 d0=1 shift=00001648 bit=1 stage_mask=ffffffff
stage: 2p data clk=0 state=1 d0=0 shift=00001648 bit=1 stage_mask=ffffffff
stage: 1p data clk=0 state=1 d0=0 shift=00001648 bit=1 stage_mask=ffffffff
stage: 2p data clk=1 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffffb
stage: 1p data clk=1 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 2p data clk=0 state=1 d0=0 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 1p data clk=0 state=1 d0=0 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 2p data clk=1 state=1 d0=1 shift=00001d92 bit=3 stage_mask=fffffbfd
stage: 1p data clk=1 state=1 d0=1 shift=00001d92 bit=3 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00001d92 bit=3 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001d92 bit=3 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000ec9 bit=4 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000ec9 bit=4 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00000ec9 bit=4 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000ec9 bit=4 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001764 bit=5 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=1 shift=00001764 bit=5 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00001764 bit=5 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001764 bit=5 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=1 shift=00001bb2 bit=6 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=1 shift=00001bb2 bit=6 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00001bb2 bit=6 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00001bb2 bit=6 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001dd9 bit=7 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=1 shift=00001dd9 bit=7 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00001dd9 bit=7 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001dd9 bit=7 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000eec bit=8 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000eec bit=8 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00000eec bit=8 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000eec bit=8 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001776 bit=9 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=1 shift=00001776 bit=9 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00001776 bit=9 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001776 bit=9 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=1 shift=00001bbb bit=10 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=1 shift=00001bbb bit=10 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00001bbb bit=10 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00001bbb bit=10 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001ddd bit=11 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=1 shift=00001ddd bit=11 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00001ddd bit=11 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001ddd bit=11 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000eee bit=12 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000eee bit=12 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00000eee bit=12 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000eee bit=12 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001777 bit=13 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=1 shift=00001777 bit=13 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00001777 bit=13 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001777 bit=13 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=1 shift=00001bbb bit=14 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=1 shift=00001bbb bit=14 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00001bbb bit=14 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00001bbb bit=14 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001ddd bit=15 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=1 shift=00001ddd bit=15 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00001ddd bit=15 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001ddd bit=15 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000eee bit=16 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000eee bit=16 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00000eee bit=16 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000eee bit=16 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001777 bit=17 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=1 shift=00001777 bit=17 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00001777 bit=17 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001777 bit=17 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=1 shift=00001bbb bit=18 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=1 shift=00001bbb bit=18 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00001bbb bit=18 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00001bbb bit=18 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000ddd bit=19 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000ddd bit=19 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00000ddd bit=19 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00000ddd bit=19 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=000006ee bit=20 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=000006ee bit=20 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=000006ee bit=20 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=000006ee bit=20 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000377 bit=21 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000377 bit=21 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00000377 bit=21 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00000377 bit=21 stage_mask=fffffdfd
stage: 2p data clk=1 state=0 d0=0 shift=000001bb bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=000001bb bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=000001bb bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=000001bb bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=000000dd bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=000000dd bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=000000dd bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=000000dd bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=0000006e bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=0000006e bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=0000006e bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=0000006e bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000037 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000037 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000037 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000037 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=0000001b bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=0000001b bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=0000001b bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=0000001b bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=1 shift=0000100d bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=0000100d bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=1 shift=0000100d bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=0000100d bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000806 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000806 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000806 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000806 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000403 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000403 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000403 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000403 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=1 shift=00001201 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001201 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=1 shift=00001201 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001201 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 2p data clk=0 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 2p data clk=1 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=1 shift=00001648 bit=1 stage_mask=fffff9ff
stage: 1p data clk=1 state=1 d0=1 shift=00001648 bit=1 stage_mask=ffffffff
stage: 2p data clk=0 state=1 d0=1 shift=00001648 bit=1 stage_mask=ffffffff
stage: 1p data clk=0 state=1 d0=1 shift=00001648 bit=1 stage_mask=ffffffff
stage: 2p data clk=1 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffffb
stage: 1p data clk=1 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 2p data clk=0 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 1p data clk=0 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 2p data clk=1 state=1 d0=0 shift=00000d92 bit=3 stage_mask=fffffbfd
stage: 1p data clk=1 state=1 d0=0 shift=00000d92 bit=3 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=1 shift=00000d92 bit=3 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000d92 bit=3 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=000006c9 bit=4 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=000006c9 bit=4 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=000006c9 bit=4 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=000006c9 bit=4 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000364 bit=5 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000364 bit=5 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=1 shift=00000364 bit=5 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000364 bit=5 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=000001b2 bit=6 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=000001b2 bit=6 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=000001b2 bit=6 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=000001b2 bit=6 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=000000d9 bit=7 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=000000d9 bit=7 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=1 shift=000000d9 bit=7 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=000000d9 bit=7 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=0000006c bit=8 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=0000006c bit=8 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=0000006c bit=8 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=0000006c bit=8 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000036 bit=9 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000036 bit=9 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=1 shift=00000036 bit=9 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000036 bit=9 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=0000001b bit=10 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=0000001b bit=10 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=0000001b bit=10 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=0000001b bit=10 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=0000000d bit=11 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=0000000d bit=11 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=1 shift=0000000d bit=11 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=0000000d bit=11 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000006 bit=12 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000006 bit=12 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=00000006 bit=12 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000006 bit=12 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000003 bit=13 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000003 bit=13 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=1 shift=00000003 bit=13 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000003 bit=13 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000001 bit=14 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000001 bit=14 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=00000001 bit=14 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000001 bit=14 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000000 bit=15 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=15 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=1 shift=00000000 bit=15 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000000 bit=15 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000000 bit=16 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=16 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=00000000 bit=16 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000000 bit=16 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000000 bit=17 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=17 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=1 shift=00000000 bit=17 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000000 bit=17 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000000 bit=18 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=18 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=1 shift=00000000 bit=18 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000000 bit=18 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000000 bit=19 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=19 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00000000 bit=19 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00000000 bit=19 stage_mask=fffffdfd
stage: 2p data clk=1 state=1 d0=0 shift=00000000 bit=20 stage_mask=fffffdf9
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=20 stage_mask=fffff9f9
stage: 2p data clk=0 state=1 d0=0 shift=00000000 bit=20 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000000 bit=20 stage_mask=fffff9f9
stage: 2p data clk=1 state=1 d0=0 shift=00000000 bit=21 stage_mask=fffff9fd
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=21 stage_mask=fffffdfd
stage: 2p data clk=0 state=1 d0=0 shift=00000000 bit=21 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00000000 bit=21 stage_mask=fffffdfd
```

## Filtered P1 only
```text
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001000 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001000 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000800 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000800 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000400 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000400 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001200 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001200 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001648 bit=1 stage_mask=ffffffff
stage: 1p data clk=0 state=1 d0=0 shift=00001648 bit=1 stage_mask=ffffffff
stage: 1p data clk=1 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 1p data clk=0 state=1 d0=0 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 1p data clk=1 state=1 d0=1 shift=00001d92 bit=3 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001d92 bit=3 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000ec9 bit=4 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000ec9 bit=4 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001764 bit=5 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001764 bit=5 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=1 shift=00001bb2 bit=6 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00001bb2 bit=6 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001dd9 bit=7 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001dd9 bit=7 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000eec bit=8 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000eec bit=8 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001776 bit=9 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001776 bit=9 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=1 shift=00001bbb bit=10 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00001bbb bit=10 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001ddd bit=11 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001ddd bit=11 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000eee bit=12 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000eee bit=12 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001777 bit=13 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001777 bit=13 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=1 shift=00001bbb bit=14 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00001bbb bit=14 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001ddd bit=15 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001ddd bit=15 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000eee bit=16 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000eee bit=16 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001777 bit=17 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00001777 bit=17 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=1 shift=00001bbb bit=18 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00001bbb bit=18 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000ddd bit=19 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00000ddd bit=19 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=000006ee bit=20 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=000006ee bit=20 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000377 bit=21 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00000377 bit=21 stage_mask=fffffdfd
stage: 1p data clk=1 state=0 d0=0 shift=000001bb bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=000001bb bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=000000dd bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=000000dd bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=0000006e bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=0000006e bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000037 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000037 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=0000001b bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=0000001b bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=0000100d bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=0000100d bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000806 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000806 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000403 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000403 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001201 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001201 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000900 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=0 shift=00000480 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001240 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 1p data clk=0 state=0 d0=1 shift=00001920 bit=0 stage_mask=ffffffff
stage: 1p data clk=1 state=1 d0=0 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000c90 bit=0 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=1 shift=00001648 bit=1 stage_mask=ffffffff
stage: 1p data clk=0 state=1 d0=1 shift=00001648 bit=1 stage_mask=ffffffff
stage: 1p data clk=1 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 1p data clk=0 state=1 d0=1 shift=00001b24 bit=2 stage_mask=fffffbfb
stage: 1p data clk=1 state=1 d0=0 shift=00000d92 bit=3 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000d92 bit=3 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=000006c9 bit=4 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=000006c9 bit=4 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000364 bit=5 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000364 bit=5 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=000001b2 bit=6 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=000001b2 bit=6 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=000000d9 bit=7 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=000000d9 bit=7 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=0000006c bit=8 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=0000006c bit=8 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000036 bit=9 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000036 bit=9 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=0000001b bit=10 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=0000001b bit=10 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=0000000d bit=11 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=0000000d bit=11 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000006 bit=12 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000006 bit=12 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000003 bit=13 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000003 bit=13 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000001 bit=14 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000001 bit=14 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=15 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000000 bit=15 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=16 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000000 bit=16 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=17 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=1 shift=00000000 bit=17 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=18 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=1 shift=00000000 bit=18 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=19 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00000000 bit=19 stage_mask=fffffdfd
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=20 stage_mask=fffff9f9
stage: 1p data clk=0 state=1 d0=0 shift=00000000 bit=20 stage_mask=fffff9f9
stage: 1p data clk=1 state=1 d0=0 shift=00000000 bit=21 stage_mask=fffffdfd
stage: 1p data clk=0 state=1 d0=0 shift=00000000 bit=21 stage_mask=fffffdfd
```