/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Hardware cryptographic offloader for RK3568/RK3588 SoC
 *
 * Copyright (c) 2022-2023 Corentin Labbe <clabbe@baylibre.com>
 * Copyright (c) 2026 Dawid Olesinski <dawidro@gmail.com>
 */
#ifndef __RK2_CRYPTO_H__
#define __RK2_CRYPTO_H__

#include <crypto/aes.h>
#include <crypto/engine.h>
#include <crypto/internal/hash.h>
#include <crypto/internal/skcipher.h>
#include <crypto/md5.h>
#include <crypto/sha1.h>
#include <crypto/sha2.h>
#include <crypto/sm3.h>
#include <linux/clk.h>
#include <linux/completion.h>
#include <linux/debugfs.h>
#include <linux/device.h>
#include <linux/io.h>
#include <linux/reset.h>
#include <linux/types.h>

#define RK2_CRYPTO_CLK_CTL		0x0000
#define RK2_CRYPTO_RST_CTL		0x0004

#define RK2_CRYPTO_DMA_INT_EN		0x0008

/* RK2_CRYPTO_DMA_INT_ST / RK2_CRYPTO_DMA_INT_EN bit definitions */
#define RK2_CRYPTO_DMA_INT_LISTDONE       BIT(0)  /* all LLI transfers done */
#define RK2_CRYPTO_DMA_INT_DST_ITEM_DONE  BIT(1)  /* one LLI write done     */
#define RK2_CRYPTO_DMA_INT_SRC_ITEM_DONE  BIT(2)  /* one LLI read done      */
#define RK2_CRYPTO_DMA_INT_DST_ERR        BIT(3)
#define RK2_CRYPTO_DMA_INT_SRC_ERR        BIT(4)
#define RK2_CRYPTO_DMA_INT_LIST_ERR       BIT(5)
#define RK2_CRYPTO_DMA_INT_ZERO_LEN       BIT(6)
#define RK2_CRYPTO_DMA_INT_ERR_MASK  (RK2_CRYPTO_DMA_INT_DST_ERR | \
				      RK2_CRYPTO_DMA_INT_SRC_ERR | \
				      RK2_CRYPTO_DMA_INT_LIST_ERR | \
				      RK2_CRYPTO_DMA_INT_ZERO_LEN)

#define RK2_CRYPTO_DMA_INT_ALL_MASK	0x7F

/* The DMA interrupt enable register uses the upper 16 bits as a write-enable mask.
 * To enable bits 0-6, we must write 1s to bits 16-22 as well.
 */
#define RK2_CRYPTO_DMA_INT_ENABLE_ALL	((RK2_CRYPTO_DMA_INT_ALL_MASK << 16) | \
					  RK2_CRYPTO_DMA_INT_ALL_MASK)

/* values in RK2_CRYPTO_DMA_INT_ST are the same as in RK2_CRYPTO_DMA_INT_EN */
#define RK2_CRYPTO_DMA_INT_ST		0x000C

#define RK2_CRYPTO_DMA_CTL		0x0010
#define RK2_CRYPTO_DMA_CTL_START	BIT(0)

#define RK2_CRYPTO_DMA_LLI_ADDR		0x0014
#define RK2_CRYPTO_DMA_ST		0x0018
#define RK2_CRYPTO_DMA_STATE		0x001C
#define RK2_CRYPTO_DMA_LLI_RADDR	0x0020
#define RK2_CRYPTO_DMA_SRC_RADDR	0x0024
#define RK2_CRYPTO_DMA_DST_WADDR	0x0028
#define RK2_CRYPTO_DMA_ITEM_ID		0x002C

#define RK2_CRYPTO_FIFO_CTL		0x0040

#define RK2_CRYPTO_BC_CTL		0x0044
#define RK2_CRYPTO_AES			(0 << 8)
#define RK2_CRYPTO_MODE_ECB		(0 << 4)
#define RK2_CRYPTO_MODE_CBC		(1 << 4)
#define RK2_CRYPTO_XTS			(6 << 4)

#define RK2_CRYPTO_HASH_CTL		0x0048
#define RK2_CRYPTO_HW_PAD		BIT(2)
#define RK2_CRYPTO_SHA1			(0 << 4)
#define RK2_CRYPTO_MD5			(1 << 4)
#define RK2_CRYPTO_SHA224		(3 << 4)
#define RK2_CRYPTO_SHA256		(2 << 4)
#define RK2_CRYPTO_SHA384		(9 << 4)
#define RK2_CRYPTO_SHA512		(8 << 4)
#define RK2_CRYPTO_SM3			(4 << 4)

#define RK2_CRYPTO_AES_ECB		(RK2_CRYPTO_AES | RK2_CRYPTO_MODE_ECB)
#define RK2_CRYPTO_AES_CBC		(RK2_CRYPTO_AES | RK2_CRYPTO_MODE_CBC)
#define RK2_CRYPTO_AES_XTS		(RK2_CRYPTO_AES | RK2_CRYPTO_XTS)
#define RK2_CRYPTO_AES_128BIT_key	(0 << 2)
#define RK2_CRYPTO_AES_192BIT_key	(1 << 2)
#define RK2_CRYPTO_AES_256BIT_key	(2 << 2)

#define RK2_CRYPTO_DEC			BIT(1)
#define RK2_CRYPTO_ENABLE		BIT(0)

#define RK2_CRYPTO_CIPHER_ST		0x004C
#define RK2_CRYPTO_CIPHER_STATE		0x0050

#define RK2_CRYPTO_CH0_IV_0		0x0100

#define RK2_CRYPTO_KEY0			0x0180
#define RK2_CRYPTO_KEY1			0x0184
#define RK2_CRYPTO_KEY2			0x0188
#define RK2_CRYPTO_KEY3			0x018C
#define RK2_CRYPTO_KEY4			0x0190
#define RK2_CRYPTO_KEY5			0x0194
#define RK2_CRYPTO_KEY6			0x0198
#define RK2_CRYPTO_KEY7			0x019C
#define RK2_CRYPTO_CH4_KEY0		0x01c0

#define RK2_CRYPTO_CH0_PC_LEN_0		0x0280

#define RK2_CRYPTO_CH0_IV_LEN		0x0300

#define RK2_CRYPTO_HASH_DOUT_0		0x03A0
#define RK2_CRYPTO_HASH_VALID		0x03E4

#define RK2_CRYPTO_TRNG_CTL		0x0400
#define RK2_CRYPTO_TRNG_START		BIT(0)
#define RK2_CRYPTO_TRNG_ENABLE		BIT(1)
#define RK2_CRYPTO_TRNG_256		(0x3 << 4)
#define RK2_CRYPTO_TRNG_SAMPLE_CNT	0x0404
#define RK2_CRYPTO_TRNG_DOUT		0x0410

#define CRYPTO_AES_VERSION		0x0680

/*
 * RK3588 TRM V1.0, CRYPTO chapter, NSCRYPTO_AES_VERSION:
 * Bit 17 indicates hardware support for AES-192.
 */
#define RK2_AES_VER_SUPP_192		BIT(17)

#define CRYPTO_DES_VERSION		0x0684
#define CRYPTO_SM4_VERSION		0x0688
#define CRYPTO_HASH_VERSION		0x068C
#define CRYPTO_HMAC_VERSION		0x0690
#define CRYPTO_RNG_VERSION		0x0694
#define CRYPTO_PKA_VERSION		0x0698
#define CRYPTO_CRYPTO_VERSION		0x06F0

#define RK2_LLI_DMA_CTRL_SRC_INT	BIT(10)
#define RK2_LLI_DMA_CTRL_DST_INT	BIT(9)
#define RK2_LLI_DMA_CTRL_LIST_INT	BIT(8)
#define RK2_LLI_DMA_CTRL_LAST		BIT(0)

#define RK2_LLI_STRING_LAST		BIT(2)
#define RK2_LLI_STRING_FIRST		BIT(1)
#define RK2_LLI_CIPHER_START		BIT(0)

#define MAX_LLI 20

struct rk2_crypto_lli {
	__le32 src_addr;
	__le32 src_len;
	__le32 dst_addr;
	__le32 dst_len;
	__le32 user;
	__le32 iv;
	__le32 dma_ctrl;
	__le32 next;
};

struct rk2_variant {
	int num_clks;
};

struct rk2_crypto_dev {
	struct device *dev;
	struct clk_bulk_data *clks;
	int num_clks;
	struct reset_control *rst;
	void __iomem *reg;
	int irq;
	const struct rk2_variant *variant;
	atomic_long_t nreq;
	struct crypto_engine *engine;
	struct completion complete;
	int status;
	struct rk2_crypto_lli *tl;
	dma_addr_t t_phy;
	struct rk2_crypto_template *algs;
	int num_algs;
#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP2_DEBUG
	struct dentry *dbgfs_dir;
#endif
};

/* the private variable of hash */
struct rk2_ahash_ctx {
	/* for fallback */
	struct crypto_ahash *fallback_tfm;
};

/* the private variable of hash for fallback */
struct rk2_ahash_rctx {
	struct rk2_crypto_dev *dev;
	u32 mode;
	int nrsgs;
	struct ahash_request fallback_req;
};

/* the private variable of cipher */
struct rk2_cipher_ctx {
	unsigned int keylen;
	u8 key[AES_MAX_KEY_SIZE * 2];
	struct crypto_skcipher *fallback_tfm;
};

struct rk2_cipher_rctx {
	struct rk2_crypto_dev *dev;
	u8 backup_iv[AES_BLOCK_SIZE];
	u32 mode;
	/* must be last, see __ctx placement */
	struct skcipher_request fallback_req;
};

struct rk2_crypto_template {
	u32 type;
	u32 rk2_mode;
	struct rk2_crypto_dev *dev;
	union {
		struct skcipher_engine_alg skcipher;
		struct ahash_engine_alg hash;
	} alg;
	atomic_long_t stat_req;
	atomic_long_t stat_fb;
	atomic_long_t stat_fb_len;
	atomic_long_t stat_fb_sglen;
	atomic_long_t stat_fb_align;
	atomic_long_t stat_fb_sgdiff;
};

int rk2_cipher_run(struct crypto_engine *engine, void *async_req);
int rk2_hash_run(struct crypto_engine *engine, void *breq);

int rk2_cipher_tfm_init(struct crypto_skcipher *tfm);
void rk2_cipher_tfm_exit(struct crypto_skcipher *tfm);
int rk2_aes_setkey(struct crypto_skcipher *cipher, const u8 *key,
		   unsigned int keylen);
int rk2_aes_xts_setkey(struct crypto_skcipher *cipher, const u8 *key,
		       unsigned int keylen);
int rk2_skcipher_encrypt(struct skcipher_request *req);
int rk2_skcipher_decrypt(struct skcipher_request *req);

int rk2_ahash_init(struct ahash_request *req);
int rk2_ahash_update(struct ahash_request *req);
int rk2_ahash_final(struct ahash_request *req);
int rk2_ahash_finup(struct ahash_request *req);
int rk2_ahash_import(struct ahash_request *req, const void *in);
int rk2_ahash_export(struct ahash_request *req, void *out);
int rk2_ahash_digest(struct ahash_request *req);
int rk2_hash_init_tfm(struct crypto_ahash *tfm);
void rk2_hash_exit_tfm(struct crypto_ahash *tfm);

#endif /* __RK2_CRYPTO_H__ */
