#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sat Jun 15 10:33:35 2024
# Process ID: 39181
# Current directory: /mnt/Shared/SoC/Vivado/2_homework
# Command line: vivado
# Log file: /mnt/Shared/SoC/Vivado/2_homework/vivado.log
# Journal file: /mnt/Shared/SoC/Vivado/2_homework/vivado.jou
# Running On: tony-ubuntu, OS: Linux, CPU Frequency: 3258.910 MHz, CPU Physical cores: 14, Host memory: 33372 MB
#-----------------------------------------------------------
start_gui
open_project /mnt/Shared/SoC/Vivado/2_homework/2_homework.xpr
update_compile_order -fileset sources_1
close [ open /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v w ]
add_files /mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/branch_resolution.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_RV32I_SoC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
add_bp {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v} 378
remove_bps -file {/mnt/Shared/SoC/Vivado/2_homework/2_homework.srcs/sources_1/new/rv32i_cpu.v} -line 378
save_wave_config {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg}
launch_simulation -mode post-implementation -type functional
open_wave_config /mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg
source tb_RV32I_SoC.tcl
close_sim
save_wave_config {/mnt/Shared/SoC/Vivado/2_homework/tb_RV32I_SoC_behav.wcfg}
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
