Verilog is made of modules and sub-modules interacting. 
