

================================================================
== Vivado HLS Report for 'post_process'
================================================================
* Date:           Mon Jul 15 11:51:59 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019_64_rec
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.040|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    664|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        0|      -|     570|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     570|    801|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------------+--------------------------------------+-----------+
    |                 Instance                 |                Module                | Expression|
    +------------------------------------------+--------------------------------------+-----------+
    |yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34  |yolo_conv_top_mul_mul_6ns_16s_22_1_0  |  i0 * i1  |
    +------------------------------------------+--------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_12_fu_407_p2           |     +    |      0|  0|  23|          16|          16|
    |p_Val2_15_fu_494_p2           |     +    |      0|  0|  23|          16|          16|
    |p_Val2_17_fu_635_p2           |     +    |      0|  0|  21|          15|          15|
    |p_Val2_3_fu_152_p2            |     +    |      0|  0|  23|          16|          16|
    |p_Val2_6_fu_240_p2            |     +    |      0|  0|  23|          16|          16|
    |p_Val2_9_fu_327_p2            |     +    |      0|  0|  23|          16|          16|
    |ret_V_10_fu_226_p2            |     +    |      0|  0|  24|          17|          17|
    |ret_V_11_fu_313_p2            |     +    |      0|  0|  24|          17|          17|
    |ret_V_12_fu_393_p2            |     +    |      0|  0|  24|          17|          17|
    |ret_V_13_fu_480_p2            |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_138_p2               |     +    |      0|  0|  24|          17|          17|
    |and_ln232_1_fu_736_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln232_fu_732_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln415_fu_625_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_707_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_712_p2           |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_659_p2             |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_fu_702_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_258_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_345_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_426_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_512_p2         |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_172_p2           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_116_p2          |   icmp   |      0|  0|   9|           4|           1|
    |r_fu_607_p2                   |   icmp   |      0|  0|  11|           7|           1|
    |or_ln340_11_fu_276_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_12_fu_359_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_13_fu_444_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_530_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_190_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_612_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln416_1_fu_690_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_696_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_718_p2            |    or    |      0|  0|   2|           1|           1|
    |activated_output_V_fu_552_p3  |  select  |      0|  0|  16|           1|          16|
    |p_Val2_10_fu_378_p3           |  select  |      0|  0|  16|           1|          16|
    |p_Val2_13_fu_466_p3           |  select  |      0|  0|  16|           1|          16|
    |p_Val2_4_fu_212_p3            |  select  |      0|  0|  16|           1|          16|
    |p_Val2_7_fu_298_p3            |  select  |      0|  0|  16|           1|          16|
    |p_Val2_s_fu_122_p3            |  select  |      0|  0|  16|           1|           1|
    |select_ln213_fu_749_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln232_fu_742_p3        |  select  |      0|  0|  16|           1|          16|
    |select_ln340_10_fu_282_p3     |  select  |      0|  0|  16|           1|          15|
    |select_ln340_11_fu_364_p3     |  select  |      0|  0|  16|           1|          15|
    |select_ln340_12_fu_450_p3     |  select  |      0|  0|  16|           1|          15|
    |select_ln340_13_fu_724_p3     |  select  |      0|  0|  17|           1|          16|
    |select_ln340_9_fu_196_p3      |  select  |      0|  0|  16|           1|          15|
    |select_ln340_fu_536_p3        |  select  |      0|  0|  16|           1|          15|
    |select_ln388_10_fu_290_p3     |  select  |      0|  0|  17|           1|          17|
    |select_ln388_11_fu_371_p3     |  select  |      0|  0|  17|           1|          17|
    |select_ln388_12_fu_458_p3     |  select  |      0|  0|  17|           1|          17|
    |select_ln388_9_fu_204_p3      |  select  |      0|  0|  17|           1|          17|
    |select_ln388_fu_544_p3        |  select  |      0|  0|  17|           1|          17|
    |xor_ln340_10_fu_270_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_11_fu_354_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_438_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_16_fu_178_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_264_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_350_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_432_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_20_fu_518_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_184_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_524_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_1_fu_653_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_685_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_679_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_252_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_340_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_420_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_506_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_166_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 664|         249|         523|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |Range2_all_ones_reg_858                     |   1|   0|    1|          0|
    |acc_flag_int_reg                            |   1|   0|    1|          0|
    |acc_flag_read_reg_775                       |   1|   0|    1|          0|
    |activated_output_V_reg_832                  |  16|   0|   16|          0|
    |activated_output_V_reg_832_pp0_iter4_reg    |  16|   0|   16|          0|
    |ap_ce_reg                                   |   1|   0|    1|          0|
    |ap_return_int_reg                           |  16|   0|   16|          0|
    |bias_V_int_reg                              |  16|   0|   16|          0|
    |bias_V_read_reg_764                         |  16|   0|   16|          0|
    |input_ch_idx_V_int_reg                      |   4|   0|    4|          0|
    |leaky_V_int_reg                             |   1|   0|    1|          0|
    |leaky_V_read_reg_770                        |   1|   0|    1|          0|
    |p_Result_13_reg_852                         |   1|   0|    1|          0|
    |p_Result_7_reg_805                          |   1|   0|    1|          0|
    |p_Result_8_reg_818                          |   1|   0|    1|          0|
    |p_Val2_13_reg_825                           |  16|   0|   16|          0|
    |p_Val2_4_reg_799                            |  16|   0|   16|          0|
    |p_Val2_9_reg_812                            |  16|   0|   16|          0|
    |r_V_reg_839                                 |  22|   0|   22|          0|
    |sub0_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub1_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub1_val_output_V_re_reg_793                |  16|   0|   16|          0|
    |sub2_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub2_val_output_V_re_reg_787                |  16|   0|   16|          0|
    |sub3_val_output_V_int_reg                   |  16|   0|   16|          0|
    |sub3_val_output_V_re_reg_781                |  16|   0|   16|          0|
    |sub3_val_output_V_re_reg_781_pp0_iter1_reg  |  16|   0|   16|          0|
    |trunc_ln718_reg_847                         |   7|   0|    7|          0|
    |val_output_V_int_reg                        |  16|   0|   16|          0|
    |acc_flag_read_reg_775                       |  64|  32|    1|          0|
    |bias_V_read_reg_764                         |  64|  32|   16|          0|
    |leaky_V_read_reg_770                        |  64|  32|    1|          0|
    |p_Val2_13_reg_825                           |  64|  32|   16|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 570| 128|  348|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    post_process   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    post_process   | return value |
|ap_return          | out |   16| ap_ctrl_hs |    post_process   | return value |
|ap_ce              |  in |    1| ap_ctrl_hs |    post_process   | return value |
|sub0_val_output_V  |  in |   16|   ap_none  | sub0_val_output_V |    scalar    |
|sub1_val_output_V  |  in |   16|   ap_none  | sub1_val_output_V |    scalar    |
|sub2_val_output_V  |  in |   16|   ap_none  | sub2_val_output_V |    scalar    |
|sub3_val_output_V  |  in |   16|   ap_none  | sub3_val_output_V |    scalar    |
|acc_flag           |  in |    1|   ap_none  |      acc_flag     |    scalar    |
|leaky_V            |  in |    1|   ap_none  |      leaky_V      |    scalar    |
|bias_V             |  in |   16|   ap_none  |       bias_V      |    scalar    |
|input_ch_idx_V     |  in |    4|   ap_none  |   input_ch_idx_V  |    scalar    |
|val_output_V       |  in |   16|   ap_none  |    val_output_V   |    scalar    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.14>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%val_output_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %val_output_V)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 7 'read' 'val_output_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_ch_idx_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %input_ch_idx_V)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 8 'read' 'input_ch_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bias_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_V)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 9 'read' 'bias_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%leaky_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %leaky_V)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 10 'read' 'leaky_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%acc_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %acc_flag)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 11 'read' 'acc_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub3_val_output_V_re = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sub3_val_output_V)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 12 'read' 'sub3_val_output_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub2_val_output_V_re = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sub2_val_output_V)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 13 'read' 'sub2_val_output_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub1_val_output_V_re = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sub1_val_output_V)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 14 'read' 'sub1_val_output_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub0_val_output_V_re = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sub0_val_output_V)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 15 'read' 'sub0_val_output_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "%icmp_ln879 = icmp eq i4 %input_ch_idx_V_read, 0" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:217]   --->   Operation 16 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%p_Val2_s = select i1 %icmp_ln879, i16 0, i16 %val_output_V_read" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:217]   --->   Operation 17 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 18 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %sub0_val_output_V_re to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 19 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %rhs_V, %lhs_V" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 20 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 21 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.07ns)   --->   "%p_Val2_3 = add i16 %p_Val2_s, %sub0_val_output_V_re" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 22 'add' 'p_Val2_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 23 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786 = xor i1 %p_Result_4, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 24 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 25 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln340_16 = xor i1 %p_Result_s, %p_Result_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 26 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%xor_ln340_9 = xor i1 %p_Result_s, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 27 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%or_ln340 = or i1 %p_Result_4, %xor_ln340_9" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 28 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%select_ln340_9 = select i1 %xor_ln340_16, i16 32767, i16 %p_Val2_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 29 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %underflow, i16 -32768, i16 %p_Val2_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 30 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %or_ln340, i16 %select_ln340_9, i16 %select_ln388_9" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:222]   --->   Operation 31 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %p_Val2_4 to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 32 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %sub1_val_output_V_re to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 33 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%ret_V_10 = add nsw i17 %rhs_V_1, %lhs_V_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 34 'add' 'ret_V_10' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_10, i32 16)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 35 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.07ns)   --->   "%p_Val2_6 = add i16 %p_Val2_4, %sub1_val_output_V_re" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 36 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 37 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_2 = xor i1 %p_Result_6, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 38 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%underflow_1 = and i1 %p_Result_5, %xor_ln786_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 39 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%xor_ln340_17 = xor i1 %p_Result_5, %p_Result_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 40 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%xor_ln340_10 = xor i1 %p_Result_5, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 41 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%or_ln340_11 = or i1 %p_Result_6, %xor_ln340_10" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 42 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%select_ln340_10 = select i1 %xor_ln340_17, i16 32767, i16 %p_Val2_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 43 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_6" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 44 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %or_ln340_11, i16 %select_ln340_10, i16 %select_ln388_10" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:223]   --->   Operation 45 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_7 to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 46 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %sub2_val_output_V_re to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 47 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.07ns)   --->   "%ret_V_11 = add nsw i17 %rhs_V_2, %lhs_V_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 48 'add' 'ret_V_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_11, i32 16)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 49 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.07ns)   --->   "%p_Val2_9 = add i16 %p_Val2_7, %sub2_val_output_V_re" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 50 'add' 'p_Val2_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_9, i32 15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 51 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.98>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_3 = xor i1 %p_Result_8, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 52 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%underflow_2 = and i1 %p_Result_7, %xor_ln786_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 53 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%xor_ln340_18 = xor i1 %p_Result_7, %p_Result_8" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 54 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%xor_ln340_11 = xor i1 %p_Result_7, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 55 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%or_ln340_12 = or i1 %p_Result_8, %xor_ln340_11" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 56 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%select_ln340_11 = select i1 %xor_ln340_18, i16 32767, i16 %p_Val2_9" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 57 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_9" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 58 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %or_ln340_12, i16 %select_ln340_11, i16 %select_ln388_11" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:224]   --->   Operation 59 'select' 'p_Val2_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %p_Val2_10 to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 60 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %sub3_val_output_V_re to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 61 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.07ns)   --->   "%ret_V_12 = add nsw i17 %rhs_V_3, %lhs_V_3" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 62 'add' 'ret_V_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_12, i32 16)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 63 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.07ns)   --->   "%p_Val2_12 = add i16 %p_Val2_10, %sub3_val_output_V_re" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 64 'add' 'p_Val2_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 65 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_4 = xor i1 %p_Result_10, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 66 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%underflow_3 = and i1 %p_Result_9, %xor_ln786_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 67 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%xor_ln340_19 = xor i1 %p_Result_9, %p_Result_10" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 68 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%xor_ln340_12 = xor i1 %p_Result_9, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 69 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%or_ln340_13 = or i1 %p_Result_10, %xor_ln340_12" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 70 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_13)   --->   "%select_ln340_12 = select i1 %xor_ln340_19, i16 32767, i16 %p_Val2_12" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 71 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %underflow_3, i16 -32768, i16 %p_Val2_12" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 72 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_13 = select i1 %or_ln340_13, i16 %select_ln340_12, i16 %select_ln388_12" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:225]   --->   Operation 73 'select' 'p_Val2_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.03>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %p_Val2_13 to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 74 'sext' 'lhs_V_4' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %bias_V_read to i17" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 75 'sext' 'rhs_V_4' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.07ns)   --->   "%ret_V_13 = add nsw i17 %rhs_V_4, %lhs_V_4" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 76 'add' 'ret_V_13' <Predicate = (acc_flag_read)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_13, i32 16)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 77 'bitselect' 'p_Result_11' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.07ns)   --->   "%p_Val2_15 = add i16 %p_Val2_13, %bias_V_read" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 78 'add' 'p_Val2_15' <Predicate = (acc_flag_read)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 79 'bitselect' 'p_Result_12' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786_5 = xor i1 %p_Result_12, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 80 'xor' 'xor_ln786_5' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow_4 = and i1 %p_Result_11, %xor_ln786_5" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 81 'and' 'underflow_4' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%xor_ln340_20 = xor i1 %p_Result_11, %p_Result_12" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 82 'xor' 'xor_ln340_20' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%xor_ln340 = xor i1 %p_Result_11, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 83 'xor' 'xor_ln340' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%or_ln340_9 = or i1 %p_Result_12, %xor_ln340" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 84 'or' 'or_ln340_9' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node activated_output_V)   --->   "%select_ln340 = select i1 %xor_ln340_20, i16 32767, i16 %p_Val2_15" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 85 'select' 'select_ln340' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow_4, i16 -32768, i16 %p_Val2_15" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 86 'select' 'select_ln388' <Predicate = (acc_flag_read)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%activated_output_V = select i1 %or_ln340_9, i16 %select_ln340, i16 %select_ln388" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:231]   --->   Operation 87 'select' 'activated_output_V' <Predicate = (acc_flag_read)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %activated_output_V to i22" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 88 'sext' 'sext_ln1116' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i22 26, %sext_ln1116" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 89 'mul' 'r_V' <Predicate = (acc_flag_read)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i22 %r_V to i7" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 90 'trunc' 'trunc_ln718' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 21)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 91 'bitselect' 'p_Result_13' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 21)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 92 'bitselect' 'Range2_all_ones' <Predicate = (acc_flag_read)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.03>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln232)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %activated_output_V, i32 15)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:232]   --->   Operation 93 'bitselect' 'tmp' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %r_V, i32 8, i32 21)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 94 'partselect' 'trunc_ln' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%sext_ln713 = sext i14 %trunc_ln to i15" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 95 'sext' 'sext_ln713' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 8)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 96 'bitselect' 'tmp_75' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.48ns)   --->   "%r = icmp ne i7 %trunc_ln718, 0" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 97 'icmp' 'r' <Predicate = (acc_flag_read)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%or_ln412 = or i1 %r, %tmp_75" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 98 'or' 'or_ln412' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 7)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 99 'bitselect' 'tmp_77' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%and_ln415 = and i1 %tmp_77, %or_ln412" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 100 'and' 'and_ln415' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%zext_ln415 = zext i1 %and_ln415 to i15" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 101 'zext' 'zext_ln415' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.81ns) (out node of the LUT)   --->   "%p_Val2_17 = add i15 %sext_ln713, %zext_ln415" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 102 'add' 'p_Val2_17' <Predicate = (acc_flag_read)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%sext_ln415 = sext i15 %p_Val2_17 to i16" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 103 'sext' 'sext_ln415' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_17, i32 14)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 104 'bitselect' 'tmp_78' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%xor_ln416_1 = xor i1 %tmp_78, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 105 'xor' 'xor_ln416_1' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%carry_2 = and i1 %p_Result_13, %xor_ln416_1" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 106 'and' 'carry_2' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_17, i32 14)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 107 'bitselect' 'p_Result_14' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 20)" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 108 'bitselect' 'tmp_81' <Predicate = (acc_flag_read)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_81, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 109 'xor' 'xor_ln779' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_2 = xor i1 %p_Result_13, true" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 110 'xor' 'xor_ln416_2' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_1 = or i1 %tmp_78, %xor_ln416_2" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 111 'or' 'or_ln416_1' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 112 'or' 'or_ln416' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = and i1 %Range2_all_ones, %or_ln416" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 113 'and' 'deleted_ones' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%and_ln781 = and i1 %carry_2, %Range2_all_ones" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 114 'and' 'and_ln781' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_14, %deleted_ones" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 115 'and' 'and_ln786' <Predicate = (acc_flag_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_13)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 116 'or' 'or_ln786' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_13 = select i1 %or_ln786, i16 %sext_ln415, i16 -32768" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:234]   --->   Operation 117 'select' 'select_ln340_13' <Predicate = (acc_flag_read)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln232)   --->   "%and_ln232 = and i1 %leaky_V_read, %acc_flag_read" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:232]   --->   Operation 118 'and' 'and_ln232' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln232)   --->   "%and_ln232_1 = and i1 %and_ln232, %tmp" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:232]   --->   Operation 119 'and' 'and_ln232_1' <Predicate = (acc_flag_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln232 = select i1 %and_ln232_1, i16 %select_ln340_13, i16 %activated_output_V" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:232]   --->   Operation 120 'select' 'select_ln232' <Predicate = (acc_flag_read)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln213 = select i1 %acc_flag_read, i16 %select_ln232, i16 %p_Val2_13" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:213]   --->   Operation 121 'select' 'select_ln213' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "ret i16 %select_ln213" [yolo_conv_fp_2019_64_rec/src/yolo_conv.cpp:247]   --->   Operation 122 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub0_val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub1_val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub2_val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub3_val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leaky_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ch_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val_output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
val_output_V_read    (read      ) [ 0000000]
input_ch_idx_V_read  (read      ) [ 0000000]
bias_V_read          (read      ) [ 0111100]
leaky_V_read         (read      ) [ 0111111]
acc_flag_read        (read      ) [ 0111111]
sub3_val_output_V_re (read      ) [ 0111000]
sub2_val_output_V_re (read      ) [ 0110000]
sub1_val_output_V_re (read      ) [ 0110000]
sub0_val_output_V_re (read      ) [ 0000000]
icmp_ln879           (icmp      ) [ 0000000]
p_Val2_s             (select    ) [ 0000000]
lhs_V                (sext      ) [ 0000000]
rhs_V                (sext      ) [ 0000000]
ret_V                (add       ) [ 0000000]
p_Result_s           (bitselect ) [ 0000000]
p_Val2_3             (add       ) [ 0000000]
p_Result_4           (bitselect ) [ 0000000]
xor_ln786            (xor       ) [ 0000000]
underflow            (and       ) [ 0000000]
xor_ln340_16         (xor       ) [ 0000000]
xor_ln340_9          (xor       ) [ 0000000]
or_ln340             (or        ) [ 0000000]
select_ln340_9       (select    ) [ 0000000]
select_ln388_9       (select    ) [ 0000000]
p_Val2_4             (select    ) [ 0110000]
lhs_V_1              (sext      ) [ 0000000]
rhs_V_1              (sext      ) [ 0000000]
ret_V_10             (add       ) [ 0000000]
p_Result_5           (bitselect ) [ 0000000]
p_Val2_6             (add       ) [ 0000000]
p_Result_6           (bitselect ) [ 0000000]
xor_ln786_2          (xor       ) [ 0000000]
underflow_1          (and       ) [ 0000000]
xor_ln340_17         (xor       ) [ 0000000]
xor_ln340_10         (xor       ) [ 0000000]
or_ln340_11          (or        ) [ 0000000]
select_ln340_10      (select    ) [ 0000000]
select_ln388_10      (select    ) [ 0000000]
p_Val2_7             (select    ) [ 0000000]
lhs_V_2              (sext      ) [ 0000000]
rhs_V_2              (sext      ) [ 0000000]
ret_V_11             (add       ) [ 0000000]
p_Result_7           (bitselect ) [ 0101000]
p_Val2_9             (add       ) [ 0101000]
p_Result_8           (bitselect ) [ 0101000]
xor_ln786_3          (xor       ) [ 0000000]
underflow_2          (and       ) [ 0000000]
xor_ln340_18         (xor       ) [ 0000000]
xor_ln340_11         (xor       ) [ 0000000]
or_ln340_12          (or        ) [ 0000000]
select_ln340_11      (select    ) [ 0000000]
select_ln388_11      (select    ) [ 0000000]
p_Val2_10            (select    ) [ 0000000]
lhs_V_3              (sext      ) [ 0000000]
rhs_V_3              (sext      ) [ 0000000]
ret_V_12             (add       ) [ 0000000]
p_Result_9           (bitselect ) [ 0000000]
p_Val2_12            (add       ) [ 0000000]
p_Result_10          (bitselect ) [ 0000000]
xor_ln786_4          (xor       ) [ 0000000]
underflow_3          (and       ) [ 0000000]
xor_ln340_19         (xor       ) [ 0000000]
xor_ln340_12         (xor       ) [ 0000000]
or_ln340_13          (or        ) [ 0000000]
select_ln340_12      (select    ) [ 0000000]
select_ln388_12      (select    ) [ 0000000]
p_Val2_13            (select    ) [ 0100111]
lhs_V_4              (sext      ) [ 0000000]
rhs_V_4              (sext      ) [ 0000000]
ret_V_13             (add       ) [ 0000000]
p_Result_11          (bitselect ) [ 0000000]
p_Val2_15            (add       ) [ 0000000]
p_Result_12          (bitselect ) [ 0000000]
xor_ln786_5          (xor       ) [ 0000000]
underflow_4          (and       ) [ 0000000]
xor_ln340_20         (xor       ) [ 0000000]
xor_ln340            (xor       ) [ 0000000]
or_ln340_9           (or        ) [ 0000000]
select_ln340         (select    ) [ 0000000]
select_ln388         (select    ) [ 0000000]
activated_output_V   (select    ) [ 0100011]
sext_ln1116          (sext      ) [ 0000000]
r_V                  (mul       ) [ 0100001]
trunc_ln718          (trunc     ) [ 0100001]
p_Result_13          (bitselect ) [ 0100001]
Range2_all_ones      (bitselect ) [ 0100001]
tmp                  (bitselect ) [ 0000000]
trunc_ln             (partselect) [ 0000000]
sext_ln713           (sext      ) [ 0000000]
tmp_75               (bitselect ) [ 0000000]
r                    (icmp      ) [ 0000000]
or_ln412             (or        ) [ 0000000]
tmp_77               (bitselect ) [ 0000000]
and_ln415            (and       ) [ 0000000]
zext_ln415           (zext      ) [ 0000000]
p_Val2_17            (add       ) [ 0000000]
sext_ln415           (sext      ) [ 0000000]
tmp_78               (bitselect ) [ 0000000]
xor_ln416_1          (xor       ) [ 0000000]
carry_2              (and       ) [ 0000000]
p_Result_14          (bitselect ) [ 0000000]
tmp_81               (bitselect ) [ 0000000]
xor_ln779            (xor       ) [ 0000000]
xor_ln416_2          (xor       ) [ 0000000]
or_ln416_1           (or        ) [ 0000000]
or_ln416             (or        ) [ 0000000]
deleted_ones         (and       ) [ 0000000]
and_ln781            (and       ) [ 0000000]
and_ln786            (and       ) [ 0000000]
or_ln786             (or        ) [ 0000000]
select_ln340_13      (select    ) [ 0000000]
and_ln232            (and       ) [ 0000000]
and_ln232_1          (and       ) [ 0000000]
select_ln232         (select    ) [ 0000000]
select_ln213         (select    ) [ 0000000]
ret_ln247            (ret       ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub0_val_output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub0_val_output_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub1_val_output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub1_val_output_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub2_val_output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub2_val_output_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub3_val_output_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub3_val_output_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc_flag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_flag"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="leaky_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leaky_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_ch_idx_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ch_idx_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="val_output_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_output_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="val_output_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_output_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_ch_idx_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ch_idx_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="bias_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="leaky_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leaky_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="acc_flag_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_flag_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sub3_val_output_V_re_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub3_val_output_V_re/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sub2_val_output_V_re_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub2_val_output_V_re/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub1_val_output_V_re_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub1_val_output_V_re/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub0_val_output_V_re_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub0_val_output_V_re/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln879_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Val2_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="lhs_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="rhs_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="ret_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_Result_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="17" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Val2_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Result_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xor_ln786_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="underflow_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="xor_ln340_16_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_16/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xor_ln340_9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln340_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln340_9_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_9/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln388_9_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_9/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Val2_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="16" slack="0"/>
<pin id="216" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="lhs_V_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="1"/>
<pin id="222" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="rhs_V_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ret_V_10_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="17" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Val2_6_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="0" index="1" bw="16" slack="1"/>
<pin id="243" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln786_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="underflow_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln340_17_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_17/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln340_10_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_10/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_ln340_11_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_11/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln340_10_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="16" slack="0"/>
<pin id="286" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_10/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln388_10_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="0" index="2" bw="16" slack="0"/>
<pin id="294" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_10/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Val2_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lhs_V_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="rhs_V_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="ret_V_11_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="17" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Val2_9_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="1"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_8_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="xor_ln786_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="underflow_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln340_18_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="1" slack="1"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_18/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln340_11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_11/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln340_12_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln340_11_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="0" index="2" bw="16" slack="1"/>
<pin id="368" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_11/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln388_11_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="0" index="2" bw="16" slack="1"/>
<pin id="375" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_11/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Val2_10_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="0" index="2" bw="16" slack="0"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="lhs_V_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="rhs_V_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="2"/>
<pin id="392" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="ret_V_12_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_9_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="17" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Val2_12_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="2"/>
<pin id="410" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_10_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xor_ln786_4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="underflow_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln340_19_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_19/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln340_12_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_12/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_ln340_13_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln340_12_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="0" index="2" bw="16" slack="0"/>
<pin id="454" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_12/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln388_12_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="0"/>
<pin id="461" dir="0" index="2" bw="16" slack="0"/>
<pin id="462" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_12/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_13_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="0" index="2" bw="16" slack="0"/>
<pin id="470" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="lhs_V_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="rhs_V_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="3"/>
<pin id="479" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="ret_V_13_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Result_11_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="17" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Val2_15_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="1"/>
<pin id="496" dir="0" index="1" bw="16" slack="3"/>
<pin id="497" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_12_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="0" index="2" bw="5" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="xor_ln786_5_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="underflow_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln340_20_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_20/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln340_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="or_ln340_9_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_9/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln340_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="0" index="2" bw="16" slack="0"/>
<pin id="540" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln388_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="0" index="2" bw="16" slack="0"/>
<pin id="548" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="activated_output_V_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="0" index="2" bw="16" slack="0"/>
<pin id="556" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="activated_output_V/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln1116_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="trunc_ln718_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="22" slack="0"/>
<pin id="565" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln718/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Result_13_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="22" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="Range2_all_ones_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="22" slack="0"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="2"/>
<pin id="583" dir="0" index="2" bw="5" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="0"/>
<pin id="589" dir="0" index="1" bw="22" slack="1"/>
<pin id="590" dir="0" index="2" bw="5" slack="0"/>
<pin id="591" dir="0" index="3" bw="6" slack="0"/>
<pin id="592" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln713_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="0"/>
<pin id="598" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln713/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_75_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="22" slack="1"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="r_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="7" slack="1"/>
<pin id="609" dir="0" index="1" bw="7" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="or_ln412_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_77_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="22" slack="1"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="and_ln415_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln415/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln415_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_Val2_17_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/6 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln415_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="0"/>
<pin id="643" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_78_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="15" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln416_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="carry_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_2/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Result_14_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="15" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_81_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="22" slack="1"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="xor_ln779_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="xor_ln416_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_ln416_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_1/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="or_ln416_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="deleted_ones_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln781_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="1"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="and_ln786_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="or_ln786_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="select_ln340_13_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="16" slack="0"/>
<pin id="727" dir="0" index="2" bw="16" slack="0"/>
<pin id="728" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_13/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="and_ln232_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="5"/>
<pin id="734" dir="0" index="1" bw="1" slack="5"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln232/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="and_ln232_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln232_1/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="select_ln232_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="16" slack="0"/>
<pin id="745" dir="0" index="2" bw="16" slack="2"/>
<pin id="746" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln232/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln213_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="5"/>
<pin id="751" dir="0" index="1" bw="16" slack="0"/>
<pin id="752" dir="0" index="2" bw="16" slack="3"/>
<pin id="753" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln213/6 "/>
</bind>
</comp>

<comp id="755" class="1007" name="r_V_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="22" slack="0"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="764" class="1005" name="bias_V_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="3"/>
<pin id="766" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="leaky_V_read_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="5"/>
<pin id="772" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="leaky_V_read "/>
</bind>
</comp>

<comp id="775" class="1005" name="acc_flag_read_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="3"/>
<pin id="777" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="acc_flag_read "/>
</bind>
</comp>

<comp id="781" class="1005" name="sub3_val_output_V_re_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="2"/>
<pin id="783" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sub3_val_output_V_re "/>
</bind>
</comp>

<comp id="787" class="1005" name="sub2_val_output_V_re_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="1"/>
<pin id="789" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub2_val_output_V_re "/>
</bind>
</comp>

<comp id="793" class="1005" name="sub1_val_output_V_re_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="1"/>
<pin id="795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub1_val_output_V_re "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_Val2_4_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="805" class="1005" name="p_Result_7_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="812" class="1005" name="p_Val2_9_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="1"/>
<pin id="814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="818" class="1005" name="p_Result_8_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="825" class="1005" name="p_Val2_13_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="832" class="1005" name="activated_output_V_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="1"/>
<pin id="834" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="activated_output_V "/>
</bind>
</comp>

<comp id="839" class="1005" name="r_V_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="22" slack="1"/>
<pin id="841" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="847" class="1005" name="trunc_ln718_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="1"/>
<pin id="849" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln718 "/>
</bind>
</comp>

<comp id="852" class="1005" name="p_Result_13_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="858" class="1005" name="Range2_all_ones_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="62" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="110" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="122" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="110" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="144" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="144" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="158" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="144" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="158" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="178" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="152" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="172" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="152" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="190" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="196" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="204" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="232" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="232" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="244" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="232" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="244" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="264" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="240" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="258" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="240" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="276" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="282" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="290" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="306" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="30" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="298" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="350" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="345" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="383"><net_src comp="359" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="364" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="371" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="386" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="28" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="30" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="378" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="32" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="36" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="399" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="399" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="412" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="399" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="36" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="412" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="432" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="407" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="426" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="407" pin="2"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="444" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="450" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="458" pin="3"/><net_sink comp="466" pin=2"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="30" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="503"><net_src comp="32" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="34" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="36" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="486" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="486" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="498" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="486" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="36" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="498" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="518" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="38" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="494" pin="2"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="512" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="40" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="494" pin="2"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="530" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="536" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="544" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="571"><net_src comp="44" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="46" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="44" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="46" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="34" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="593"><net_src comp="48" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="50" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="595"><net_src comp="46" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="599"><net_src comp="587" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="44" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="52" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="600" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="44" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="54" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="612" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="596" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="56" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="635" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="58" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="36" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="56" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="635" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="58" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="677"><net_src comp="44" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="60" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="36" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="36" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="645" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="679" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="659" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="664" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="702" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="707" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="712" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="641" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="40" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="740"><net_src comp="732" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="580" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="747"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="748"><net_src comp="724" pin="3"/><net_sink comp="742" pin=1"/></net>

<net id="754"><net_src comp="742" pin="3"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="42" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="560" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="755" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="762"><net_src comp="755" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="763"><net_src comp="755" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="767"><net_src comp="74" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="773"><net_src comp="80" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="778"><net_src comp="86" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="784"><net_src comp="92" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="790"><net_src comp="98" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="796"><net_src comp="104" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="802"><net_src comp="212" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="808"><net_src comp="319" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="815"><net_src comp="327" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="821"><net_src comp="332" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="828"><net_src comp="466" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="835"><net_src comp="552" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="842"><net_src comp="755" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="850"><net_src comp="563" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="855"><net_src comp="566" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="861"><net_src comp="573" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="707" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sub0_val_output_V | {}
	Port: sub1_val_output_V | {}
	Port: sub2_val_output_V | {}
	Port: sub3_val_output_V | {}
	Port: acc_flag | {}
	Port: leaky_V | {}
	Port: bias_V | {}
	Port: input_ch_idx_V | {}
	Port: val_output_V | {}
 - Input state : 
	Port: post_process : sub0_val_output_V | {1 }
	Port: post_process : sub1_val_output_V | {1 }
	Port: post_process : sub2_val_output_V | {1 }
	Port: post_process : sub3_val_output_V | {1 }
	Port: post_process : acc_flag | {1 }
	Port: post_process : leaky_V | {1 }
	Port: post_process : bias_V | {1 }
	Port: post_process : input_ch_idx_V | {1 }
	Port: post_process : val_output_V | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		lhs_V : 2
		ret_V : 3
		p_Result_s : 4
		p_Val2_3 : 2
		p_Result_4 : 3
		xor_ln786 : 4
		underflow : 4
		xor_ln340_16 : 5
		xor_ln340_9 : 5
		or_ln340 : 5
		select_ln340_9 : 5
		select_ln388_9 : 4
		p_Val2_4 : 5
	State 2
		ret_V_10 : 1
		p_Result_5 : 2
		p_Result_6 : 1
		xor_ln786_2 : 2
		underflow_1 : 2
		xor_ln340_17 : 3
		xor_ln340_10 : 3
		or_ln340_11 : 3
		select_ln340_10 : 3
		select_ln388_10 : 2
		p_Val2_7 : 3
		lhs_V_2 : 4
		ret_V_11 : 5
		p_Result_7 : 6
		p_Val2_9 : 4
		p_Result_8 : 5
	State 3
		p_Val2_10 : 1
		lhs_V_3 : 2
		ret_V_12 : 3
		p_Result_9 : 4
		p_Val2_12 : 2
		p_Result_10 : 3
		xor_ln786_4 : 4
		underflow_3 : 4
		xor_ln340_19 : 5
		xor_ln340_12 : 5
		or_ln340_13 : 5
		select_ln340_12 : 5
		select_ln388_12 : 4
		p_Val2_13 : 5
	State 4
		ret_V_13 : 1
		p_Result_11 : 2
		p_Result_12 : 1
		xor_ln786_5 : 2
		underflow_4 : 2
		xor_ln340_20 : 3
		xor_ln340 : 3
		or_ln340_9 : 3
		select_ln340 : 3
		select_ln388 : 2
		activated_output_V : 3
	State 5
		r_V : 1
		trunc_ln718 : 2
		p_Result_13 : 2
		Range2_all_ones : 2
	State 6
		sext_ln713 : 1
		or_ln412 : 1
		and_ln415 : 1
		zext_ln415 : 1
		p_Val2_17 : 2
		sext_ln415 : 3
		tmp_78 : 3
		xor_ln416_1 : 4
		carry_2 : 4
		p_Result_14 : 3
		xor_ln779 : 1
		or_ln416_1 : 4
		or_ln416 : 4
		deleted_ones : 4
		and_ln781 : 4
		and_ln786 : 4
		or_ln786 : 4
		select_ln340_13 : 4
		select_ln232 : 5
		select_ln213 : 6
		ret_ln247 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_s_fu_122         |    0    |    0    |    16   |
|          |       select_ln340_9_fu_196      |    0    |    0    |    16   |
|          |       select_ln388_9_fu_204      |    0    |    0    |    16   |
|          |          p_Val2_4_fu_212         |    0    |    0    |    16   |
|          |      select_ln340_10_fu_282      |    0    |    0    |    16   |
|          |      select_ln388_10_fu_290      |    0    |    0    |    16   |
|          |          p_Val2_7_fu_298         |    0    |    0    |    16   |
|          |      select_ln340_11_fu_364      |    0    |    0    |    16   |
|          |      select_ln388_11_fu_371      |    0    |    0    |    16   |
|  select  |         p_Val2_10_fu_378         |    0    |    0    |    16   |
|          |      select_ln340_12_fu_450      |    0    |    0    |    16   |
|          |      select_ln388_12_fu_458      |    0    |    0    |    16   |
|          |         p_Val2_13_fu_466         |    0    |    0    |    16   |
|          |        select_ln340_fu_536       |    0    |    0    |    16   |
|          |        select_ln388_fu_544       |    0    |    0    |    16   |
|          |     activated_output_V_fu_552    |    0    |    0    |    16   |
|          |      select_ln340_13_fu_724      |    0    |    0    |    16   |
|          |        select_ln232_fu_742       |    0    |    0    |    16   |
|          |        select_ln213_fu_749       |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |           ret_V_fu_138           |    0    |    0    |    23   |
|          |          p_Val2_3_fu_152         |    0    |    0    |    23   |
|          |          ret_V_10_fu_226         |    0    |    0    |    23   |
|          |          p_Val2_6_fu_240         |    0    |    0    |    23   |
|          |          ret_V_11_fu_313         |    0    |    0    |    23   |
|    add   |          p_Val2_9_fu_327         |    0    |    0    |    23   |
|          |          ret_V_12_fu_393         |    0    |    0    |    23   |
|          |         p_Val2_12_fu_407         |    0    |    0    |    23   |
|          |          ret_V_13_fu_480         |    0    |    0    |    23   |
|          |         p_Val2_15_fu_494         |    0    |    0    |    23   |
|          |         p_Val2_17_fu_635         |    0    |    0    |    19   |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln786_fu_166         |    0    |    0    |    2    |
|          |        xor_ln340_16_fu_178       |    0    |    0    |    2    |
|          |        xor_ln340_9_fu_184        |    0    |    0    |    2    |
|          |        xor_ln786_2_fu_252        |    0    |    0    |    2    |
|          |        xor_ln340_17_fu_264       |    0    |    0    |    2    |
|          |        xor_ln340_10_fu_270       |    0    |    0    |    2    |
|          |        xor_ln786_3_fu_340        |    0    |    0    |    2    |
|          |        xor_ln340_18_fu_350       |    0    |    0    |    2    |
|    xor   |        xor_ln340_11_fu_354       |    0    |    0    |    2    |
|          |        xor_ln786_4_fu_420        |    0    |    0    |    2    |
|          |        xor_ln340_19_fu_432       |    0    |    0    |    2    |
|          |        xor_ln340_12_fu_438       |    0    |    0    |    2    |
|          |        xor_ln786_5_fu_506        |    0    |    0    |    2    |
|          |        xor_ln340_20_fu_518       |    0    |    0    |    2    |
|          |         xor_ln340_fu_524         |    0    |    0    |    2    |
|          |        xor_ln416_1_fu_653        |    0    |    0    |    2    |
|          |         xor_ln779_fu_679         |    0    |    0    |    2    |
|          |        xor_ln416_2_fu_685        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         underflow_fu_172         |    0    |    0    |    2    |
|          |        underflow_1_fu_258        |    0    |    0    |    2    |
|          |        underflow_2_fu_345        |    0    |    0    |    2    |
|          |        underflow_3_fu_426        |    0    |    0    |    2    |
|          |        underflow_4_fu_512        |    0    |    0    |    2    |
|    and   |         and_ln415_fu_625         |    0    |    0    |    2    |
|          |          carry_2_fu_659          |    0    |    0    |    2    |
|          |        deleted_ones_fu_702       |    0    |    0    |    2    |
|          |         and_ln781_fu_707         |    0    |    0    |    2    |
|          |         and_ln786_fu_712         |    0    |    0    |    2    |
|          |         and_ln232_fu_732         |    0    |    0    |    2    |
|          |        and_ln232_1_fu_736        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln879_fu_116        |    0    |    0    |    9    |
|          |             r_fu_607             |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln340_fu_190         |    0    |    0    |    2    |
|          |        or_ln340_11_fu_276        |    0    |    0    |    2    |
|          |        or_ln340_12_fu_359        |    0    |    0    |    2    |
|          |        or_ln340_13_fu_444        |    0    |    0    |    2    |
|    or    |         or_ln340_9_fu_530        |    0    |    0    |    2    |
|          |          or_ln412_fu_612         |    0    |    0    |    2    |
|          |         or_ln416_1_fu_690        |    0    |    0    |    2    |
|          |          or_ln416_fu_696         |    0    |    0    |    2    |
|          |          or_ln786_fu_718         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            r_V_fu_755            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   val_output_V_read_read_fu_62   |    0    |    0    |    0    |
|          |  input_ch_idx_V_read_read_fu_68  |    0    |    0    |    0    |
|          |      bias_V_read_read_fu_74      |    0    |    0    |    0    |
|          |      leaky_V_read_read_fu_80     |    0    |    0    |    0    |
|   read   |     acc_flag_read_read_fu_86     |    0    |    0    |    0    |
|          |  sub3_val_output_V_re_read_fu_92 |    0    |    0    |    0    |
|          |  sub2_val_output_V_re_read_fu_98 |    0    |    0    |    0    |
|          | sub1_val_output_V_re_read_fu_104 |    0    |    0    |    0    |
|          | sub0_val_output_V_re_read_fu_110 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           lhs_V_fu_130           |    0    |    0    |    0    |
|          |           rhs_V_fu_134           |    0    |    0    |    0    |
|          |          lhs_V_1_fu_220          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_223          |    0    |    0    |    0    |
|          |          lhs_V_2_fu_306          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_310          |    0    |    0    |    0    |
|   sext   |          lhs_V_3_fu_386          |    0    |    0    |    0    |
|          |          rhs_V_3_fu_390          |    0    |    0    |    0    |
|          |          lhs_V_4_fu_474          |    0    |    0    |    0    |
|          |          rhs_V_4_fu_477          |    0    |    0    |    0    |
|          |        sext_ln1116_fu_560        |    0    |    0    |    0    |
|          |         sext_ln713_fu_596        |    0    |    0    |    0    |
|          |         sext_ln415_fu_641        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_s_fu_144        |    0    |    0    |    0    |
|          |         p_Result_4_fu_158        |    0    |    0    |    0    |
|          |         p_Result_5_fu_232        |    0    |    0    |    0    |
|          |         p_Result_6_fu_244        |    0    |    0    |    0    |
|          |         p_Result_7_fu_319        |    0    |    0    |    0    |
|          |         p_Result_8_fu_332        |    0    |    0    |    0    |
|          |         p_Result_9_fu_399        |    0    |    0    |    0    |
|          |        p_Result_10_fu_412        |    0    |    0    |    0    |
| bitselect|        p_Result_11_fu_486        |    0    |    0    |    0    |
|          |        p_Result_12_fu_498        |    0    |    0    |    0    |
|          |        p_Result_13_fu_566        |    0    |    0    |    0    |
|          |      Range2_all_ones_fu_573      |    0    |    0    |    0    |
|          |            tmp_fu_580            |    0    |    0    |    0    |
|          |           tmp_75_fu_600          |    0    |    0    |    0    |
|          |           tmp_77_fu_618          |    0    |    0    |    0    |
|          |           tmp_78_fu_645          |    0    |    0    |    0    |
|          |        p_Result_14_fu_664        |    0    |    0    |    0    |
|          |           tmp_81_fu_672          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln718_fu_563        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|          trunc_ln_fu_587         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |         zext_ln415_fu_631        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |    0    |   651   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   Range2_all_ones_reg_858  |    1   |
|    acc_flag_read_reg_775   |    1   |
| activated_output_V_reg_832 |   16   |
|     bias_V_read_reg_764    |   16   |
|    leaky_V_read_reg_770    |    1   |
|     p_Result_13_reg_852    |    1   |
|     p_Result_7_reg_805     |    1   |
|     p_Result_8_reg_818     |    1   |
|      p_Val2_13_reg_825     |   16   |
|      p_Val2_4_reg_799      |   16   |
|      p_Val2_9_reg_812      |   16   |
|         r_V_reg_839        |   22   |
|sub1_val_output_V_re_reg_793|   16   |
|sub2_val_output_V_re_reg_787|   16   |
|sub3_val_output_V_re_reg_781|   16   |
|     trunc_ln718_reg_847    |    7   |
+----------------------------+--------+
|            Total           |   163  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   651  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   163  |   651  |
+-----------+--------+--------+--------+
