{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574845824107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574845824112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 02:10:23 2019 " "Processing started: Wed Nov 27 02:10:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574845824112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845824112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845824112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574845824781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574845824782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834693 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0 " "Found entity 1: adc_modular_adc_0" {  } { { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834707 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574845834712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pong.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PONG-RTL " "Found design unit 1: PONG-RTL" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834738 ""} { "Info" "ISGN_ENTITY_NAME" "1 PONG " "Found entity 1: PONG" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834743 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_adc-SYN " "Found design unit 1: pll_adc-SYN" {  } { { "pll_adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll_adc.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834748 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_adc " "Found entity 1: pll_adc" {  } { { "pll_adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll_adc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845834748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845834748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574845834944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_en pong.vhdl(126) " "Verilog HDL or VHDL warning at pong.vhdl(126): object \"vga_en\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574845834946 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "pong.vhdl" "pll_inst" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 62937 " "Parameter \"clk0_multiply_by\" = \"62937\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835143 ""}  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574845835143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845835199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845835199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_adc pll_adc:pll_adc_inst " "Elaborating entity \"pll_adc\" for hierarchy \"pll_adc:pll_adc_inst\"" {  } { { "pong.vhdl" "pll_adc_inst" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_adc:pll_adc_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_adc:pll_adc_inst\|altpll:altpll_component\"" {  } { { "pll_adc.vhd" "altpll_component" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll_adc.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_adc:pll_adc_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_adc:pll_adc_inst\|altpll:altpll_component\"" {  } { { "pll_adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll_adc.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_adc:pll_adc_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_adc:pll_adc_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_adc " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_adc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835233 ""}  } { { "pll_adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll_adc.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574845835233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_adc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_adc_altpll " "Found entity 1: pll_adc_altpll" {  } { { "db/pll_adc_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_adc_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845835289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845835289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_adc_altpll pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated " "Elaborating entity \"pll_adc_altpll\" for hierarchy \"pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:adc_inst " "Elaborating entity \"adc\" for hierarchy \"adc:adc_inst\"" {  } { { "pong.vhdl" "adc_inst" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_modular_adc_0 adc:adc_inst\|adc_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_modular_adc_0\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\"" {  } { { "adc/synthesis/adc.vhd" "modular_adc_0" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "adc/synthesis/submodules/adc_modular_adc_0.v" "control_internal" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574845835310 "|pong|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835336 ""}  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574845835336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845835544 ""}  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574845835544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845835595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845835595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845835618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845835618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845835641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845835641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845835694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845835694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845835751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845835751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845835804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845835804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845835831 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836225 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574845836225 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574845836225 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/adc_modular_adc_0.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/adc.vhd" 53 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1781 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845836281 "|PONG|adc:adc_inst|adc_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574845836281 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574845836281 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "pong.vhdl" "Div0" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1740 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574845837066 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574845837066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845837123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845837123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845837123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845837123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845837123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574845837123 ""}  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574845837123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_divide_sco.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845837175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845837175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845837199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845837199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845837257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845837257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845837322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845837322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845837379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845837379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_abs_5b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845837405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845837405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574845837430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845837430 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1574845837789 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1574845837789 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574845837800 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574845837800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574845842241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574845843436 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.map.smsg " "Generated suppressed messages file C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845843553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574845843833 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574845843833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2171 " "Implemented 2171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574845844027 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574845844027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2151 " "Implemented 2151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574845844027 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574845844027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574845844027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574845844081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 02:10:44 2019 " "Processing ended: Wed Nov 27 02:10:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574845844081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574845844081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574845844081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574845844081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574845845351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574845845357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 02:10:44 2019 " "Processing started: Wed Nov 27 02:10:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574845845357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574845845357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574845845357 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574845845504 ""}
{ "Info" "0" "" "Project  = pong" {  } {  } 0 0 "Project  = pong" 0 0 "Fitter" 0 0 1574845845505 ""}
{ "Info" "0" "" "Revision = pong" {  } {  } 0 0 "Revision = pong" 0 0 "Fitter" 0 0 1574845845505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574845845632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574845845633 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574845845653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574845845692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574845845692 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 73 29 0 0 " "Implementing clock multiplication of 73, clock division of 29, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1574845845752 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1574845845752 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_adc_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_adc_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1574845845755 ""}  } { { "db/pll_adc_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_adc_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1574845845755 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574845845916 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574845845926 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574845846279 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574845846279 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846284 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846284 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574845846284 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574845846284 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574845846285 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574845846285 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574845846285 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 4258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574845846286 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574845846286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574845846288 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 and the PLL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 73 " "The value of the parameter \"M\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 73" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 40 " "The value of the parameter \"M\" for the PLL atom pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 is 40" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Auto self-reset on loss-of-lock pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 " "The values of the parameter \"Auto self-reset on loss-of-lock\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 OFF " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is OFF" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Auto self-reset on loss-of-lock pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 ON " "The value of the parameter \"Auto self-reset on loss-of-lock\" for the PLL atom pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 is ON" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 56137 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 56137" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 61520 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 is 61520" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 121618 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 121618" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 133320 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 is 133320" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1574845846679 ""}  } { { "db/pll_adc_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_adc_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1574845846679 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574845847231 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574845847231 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1574845847231 ""}
{ "Info" "ISTA_SDC_FOUND" "adc/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574845847235 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847237 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847238 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847239 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847243 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847244 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847245 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847251 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847251 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847251 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847251 ""}
{ "Info" "ISTA_SDC_FOUND" "pong.SDC " "Reading SDC File: 'pong.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574845847253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pong.sdc 10 MAX10_CLK1_50 port " "Ignored filter at pong.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pong.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at pong.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847254 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847254 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pong.sdc 11 MAX10_CLK2_50 port " "Ignored filter at pong.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574845847254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pong.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at pong.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845847255 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574845847255 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 29 -multiply_by 73 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 29 -multiply_by 73 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574845847255 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574845847255 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1574845847255 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1574845847256 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574845847261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1574845847261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574845847269 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1574845847269 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574845847269 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574845847269 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574845847269 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574845847269 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.726 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.726 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574845847269 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1574845847269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574845847410 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574845847410 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574845847906 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574845847907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574845847907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574845847909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574845847910 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574845847911 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574845847912 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574845847912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574845847971 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574845847972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574845847972 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll_adc:pll_adc_inst\|altpll:altpll_component\|pll_adc_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_adc_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_adc_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_adc.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll_adc.vhd" 138 0 0 } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1774 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1574845848021 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574845848149 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1574845848149 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574845848150 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574845848163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574845849639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574845849989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574845850019 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574845853984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574845853984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574845854664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574845856577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574845856577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574845858163 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574845858163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574845858166 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574845858399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574845858416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574845859236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574845859237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574845860303 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574845861102 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574845861476 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574845861573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574845861573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574845861573 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1574845861573 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_HS " "Pin VGA_HS is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1574845861573 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "VGA_VS " "Pin VGA_VS is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1574845861573 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "ADC_CLK_10 " "Pin ADC_CLK_10 is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1574845861573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.fit.smsg " "Generated suppressed messages file C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574845861696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 55 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5662 " "Peak virtual memory: 5662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574845862530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 02:11:02 2019 " "Processing ended: Wed Nov 27 02:11:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574845862530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574845862530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574845862530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574845862530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574845863603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574845863608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 02:11:03 2019 " "Processing started: Wed Nov 27 02:11:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574845863608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574845863608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574845863608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574845863962 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574845865650 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574845865776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574845866765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 02:11:06 2019 " "Processing ended: Wed Nov 27 02:11:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574845866765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574845866765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574845866765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574845866765 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574845867420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574845868016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574845868021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 02:11:07 2019 " "Processing started: Wed Nov 27 02:11:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574845868021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574845868021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong -c pong " "Command: quartus_sta pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574845868022 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574845868173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574845868607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574845868607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845868645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845868645 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574845868984 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574845868984 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1574845868984 ""}
{ "Info" "ISTA_SDC_FOUND" "adc/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574845868988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845868991 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845868991 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845868992 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868992 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845868997 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845868998 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868998 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845868999 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845868999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845869005 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845869005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845869005 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845869005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845869005 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/adc/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845869005 ""}
{ "Info" "ISTA_SDC_FOUND" "pong.SDC " "Reading SDC File: 'pong.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574845869012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pong.sdc 10 MAX10_CLK1_50 port " "Ignored filter at pong.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845869013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pong.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at pong.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845869013 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845869013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pong.sdc 11 MAX10_CLK2_50 port " "Ignored filter at pong.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845869014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pong.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at pong.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574845869014 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574845869014 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 29 -multiply_by 73 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 29 -multiply_by 73 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574845869014 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574845869014 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574845869014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1574845869015 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574845869025 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574845869025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574845869030 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574845869031 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574845869044 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574845869060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574845869065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.907 " "Worst-case setup slack is -42.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.907            -380.750 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -42.907            -380.750 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845869071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845869086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574845869096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574845869103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.579 " "Worst-case minimum pulse width slack is 19.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.579               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.579               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.829               0.000 ADC_CLK_10  " "   49.829               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.575               0.000 pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.575               0.000 pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845869110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845869110 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 72.760 ns " "Worst Case Available Settling Time: 72.760 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845869126 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574845869126 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574845869139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574845869165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574845870315 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574845870478 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574845870478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574845870478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574845870503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.521 " "Worst-case setup slack is -35.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.521            -314.635 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -35.521            -314.635 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845870509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.305               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845870520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574845870526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574845870533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.559 " "Worst-case minimum pulse width slack is 19.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.559               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.559               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.767               0.000 ADC_CLK_10  " "   49.767               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.631               0.000 pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.631               0.000 pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845870539 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 73.298 ns " "Worst Case Available Settling Time: 73.298 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870553 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574845870553 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574845870560 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc:adc_inst\|adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574845870786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574845870786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574845870786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.648 " "Worst-case setup slack is 5.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.648               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.648               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845870802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.147               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845870813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574845870820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574845870827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.624 " "Worst-case minimum pulse width slack is 19.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.624               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.624               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.528               0.000 ADC_CLK_10  " "   49.528               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.903               0.000 pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.903               0.000 pll_adc_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574845870833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574845870833 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.494 ns " "Worst Case Available Settling Time: 76.494 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574845870847 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574845870847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574845871681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574845871685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574845871777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 02:11:11 2019 " "Processing ended: Wed Nov 27 02:11:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574845871777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574845871777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574845871777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574845871777 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus Prime Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574845872483 ""}
