****************************************
Report : design
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_coupled_transition                 --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
ADDHXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     7         120.96      
AFHCINX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   47.52     9         427.68      
AFHCONX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   40.32     9         362.88      
AO21X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     4          34.56      
AO21X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     1          12.96      
AO21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     3          25.92      
AOI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     25        180.00      
BUFX20TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   27.36     39       1067.04      
CLKAND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
CLKBUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     24        138.24      
CLKINVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     3          12.96      
CLKINVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     6          25.92      
CMPR32X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     15        475.20      
CMPR42X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   57.60     46       2649.60      
CMPR42X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   61.92     2         123.84      
DFFQX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   24.48     32        783.36      n
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     56        241.92      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     248      1071.36      
INVX3TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     1           5.76      
MDFFHQX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   36.00     2          72.00      n
MDFFHQX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   36.00     5         180.00      n
NAND2BXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     8          57.60      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     117       673.92      
NAND2X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
NAND2XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     2          11.52      
NOR2BX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     41        295.20      
NOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     70        403.20      
NOR2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     14         80.64      
OA21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
OAI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     29        208.80      
OAI21XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     4          28.80      
OAI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     135      1166.40      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     9          64.80      
OR2X2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     16        115.20      
XNOR2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     160      1843.20      
XOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     28        322.56      
XOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     4          46.08      
XOR3X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   27.36     1          27.36      
--------------------------------------------------------------------------------
Total 39 references                                   13387.68
1
****************************************
Report : constraint
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 r
  R (in)                                 0.0543     0.1043 r
  U1086/Y (CLKBUFX2TS)                   0.2151     0.3195 r
  U1143/Y (NOR2BX1TS)                    0.0843     0.4038 f
  y_reg_2_/D (DFFQX1TS)                  0.0000     0.4038 f
  data arrival time                                 0.4038

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  y_reg_2_/CK (DFFQX1TS)                            0.0000 r
  library hold time                     -0.0098    -0.0098
  data required time                               -0.0098
  ---------------------------------------------------------------
  data required time                               -0.0098
  data arrival time                                -0.4038
  ---------------------------------------------------------------
  slack (MET)                                       0.4135



  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 f
  X[1] (in)                              0.0119     0.0619 f
  U480/Y (CLKBUFX2TS)                    0.2344     0.2963 f
  U486/Y (INVX2TS)                       0.1470     0.4433 r
  U487/Y (INVX2TS)                       0.1013     0.5445 f
  U817/Y (XOR2X1TS)                      0.2991     0.8437 r
  U522/Y (INVX2TS)                       0.2540     1.0977 f
  U479/Y (NAND2X1TS)                     0.1901     1.2878 r
  U485/Y (INVX2TS)                       0.1513     1.4391 f
  U240/Y (INVX2TS)                       0.1179     1.5570 r
  U997/Y (OAI22X1TS)                     0.1367     1.6938 f
  U1002/S (CMPR32X2TS)                   0.5214     2.2152 f
  U635/Y (OR2X2TS)                       0.3159     2.5311 f
  U1053/Y (NAND2X1TS)                    0.1042     2.6353 r
  U234/Y (XOR2XLTS)                      0.2189     2.8543 f
  U326/Y (NOR2X1TS)                      0.3446     3.1989 r
  U1087/CON (AFHCONX2TS)                 0.4547     3.6536 f
  U1138/CO (AFHCINX2TS)                  0.3405     3.9941 r
  U1136/CON (AFHCONX2TS)                 0.4014     4.3956 f
  U229/Y (INVX1TS)                       0.1693     4.5648 r
  U226/Y (AOI21X1TS)                     0.1468     4.7116 f
  U225/Y (OAI21X1TS)                     0.2115     4.9232 r
  U224/Y (AOI21X1TS)                     0.1970     5.1202 f
  U218/Y (OAI21X1TS)                     0.2204     5.3406 r
  U214/Y (AOI21X1TS)                     0.2009     5.5415 f
  U192/Y (OAI21X1TS)                     0.2511     5.7925 r
  U188/Y (AOI21X1TS)                     0.1841     5.9767 f
  U187/Y (OAI21X1TS)                     0.2638     6.2404 r
  U184/Y (AOI21X1TS)                     0.1979     6.4383 f
  U181/Y (OAI21X1TS)                     0.2395     6.6778 r
  U176/Y (AOI21X1TS)                     0.1875     6.8653 f
  U173/Y (OAI21X1TS)                     0.2205     7.0858 r
  U171/Y (AOI21X1TS)                     0.1875     7.2733 f
  U169/Y (OAI21X1TS)                     0.2195     7.4928 r
  U166/Y (AOI21X1TS)                     0.1933     7.6861 f
  U88/Y (OAI21XLTS)                      0.3623     8.0485 r
  U165/Y (AOI21X1TS)                     0.2809     8.3293 f
  U163/Y (OAI21X1TS)                     0.2334     8.5627 r
  U269/Y (AO21X4TS)                      0.2773     8.8401 r
  U111/Y (INVX3TS)                       0.0664     8.9065 f
  U90/Y (OAI21XLTS)                      0.2537     9.1601 r
  U565/Y (XNOR2X1TS)                     0.2943     9.4544 f
  y_reg_36_/D0 (MDFFHQX1TS)              0.0000     9.4544 f
  data arrival time                                 9.4544

  clock clk (rise edge)                 10.0000    10.0000
  clock network delay (ideal)            0.0000    10.0000
  clock reconvergence pessimism          0.0000    10.0000
  y_reg_36_/CK (MDFFHQX1TS)                        10.0000 r
  library setup time                    -0.5454     9.4546
  data required time                                9.4546
  ---------------------------------------------------------------
  data required time                                9.4546
  data arrival time                                -9.4544
  ---------------------------------------------------------------
  slack (MET)                                       0.0001


1
****************************************
Report : Switching Activity
	
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************

 Switching Activity Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1353(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     35(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      35
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        39(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      39
Combinational     1279(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1279
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1353(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     35(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      35
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        39(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      39
Combinational     1279(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1279
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************

 Switching Activity Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1353(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     35(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      35
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        39(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      39
Combinational     1279(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1279
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1353(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     35(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      35
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        39(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      39
Combinational     1279(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1279
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           7.149e-05    0.0000    0.0000 7.149e-05 (33.97%)  i
register                1.051e-05 1.275e-06 1.438e-09 1.179e-05 ( 5.60%)  
combinational           8.529e-05 4.187e-05 1.701e-08 1.272e-04 (60.43%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 4.314e-05   (20.50%)
  Cell Internal Power  = 1.673e-04   (79.49%)
  Cell Leakage Power   = 1.844e-08   ( 0.01%)
                         ---------
Total Power            = 2.105e-04  (100.00%)

X Transition Power     =    0.0000
Glitching Power        = 1.622e-07

Peak Power             = 8.088e-03
Peak Time              =    20.034

1
****************************************
Report : Time Based Power
	-hierarchy
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 18:45:36 2024
****************************************



                                      Int      Switch   Leak     Total
Hierarchy                             Power    Power    Power    Power    %
----------------------------------------------------------------------------------
ALU                                   1.67e-04 4.31e-05 1.84e-08 2.10e-04 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
ALU                                   8.09e-03  20.034-20.035  1.62e-07    0.000
1
****************************************
Report : design
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_coupled_transition                 --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
ADDHXLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   17.28     7         120.96      
AFHCINX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   47.52     9         427.68      
AFHCONX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   40.32     9         362.88      
AO21X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     4          34.56      
AO21X4TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   12.96     1          12.96      
AO21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     3          25.92      
AOI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     25        180.00      
BUFX20TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   27.36     39       1067.04      
CLKAND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
CLKBUFX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     24        138.24      
CLKINVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     3          12.96      
CLKINVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     6          25.92      
CMPR32X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     15        475.20      
CMPR42X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   57.60     46       2649.60      
CMPR42X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   61.92     2         123.84      
DFFQX1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   24.48     32        783.36      n
INVX1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     56        241.92      
INVX2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    4.32     248      1071.36      
INVX3TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     1           5.76      
MDFFHQX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   36.00     2          72.00      n
MDFFHQX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   36.00     5         180.00      n
NAND2BXLTS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     8          57.60      
NAND2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     117       673.92      
NAND2X2TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
NAND2XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     2          11.52      
NOR2BX1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     41        295.20      
NOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     70        403.20      
NOR2X2TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     1           7.20      
NOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    5.76     14         80.64      
OA21XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     1           8.64      
OAI21X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     29        208.80      
OAI21XLTS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     4          28.80      
OAI22X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    8.64     135      1166.40      
OR2X1TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     9          64.80      
OR2X2TS            scx3_cmos8rf_lpvt_tt_1p2v_25c
                                    7.20     16        115.20      
XNOR2X1TS          scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     160      1843.20      
XOR2X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     28        322.56      
XOR2XLTS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   11.52     4          46.08      
XOR3X1TS           scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   27.36     1          27.36      
--------------------------------------------------------------------------------
Total 39 references                                   13387.68
1
****************************************
Report : constraint
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    sequential_clock_pulse_width                     0.00  (MET)
    sequential_clock_min_period                      0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************


  Startpoint: R (input port clocked by clk)
  Endpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 r
  R (in)                                 0.0543     0.1043 r
  U1086/Y (CLKBUFX2TS)                   0.2151     0.3195 r
  U1143/Y (NOR2BX1TS)                    0.0843     0.4038 f
  y_reg_2_/D (DFFQX1TS)                  0.0000     0.4038 f
  data arrival time                                 0.4038

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  y_reg_2_/CK (DFFQX1TS)                            0.0000 r
  library hold time                     -0.0098    -0.0098
  data required time                               -0.0098
  ---------------------------------------------------------------
  data required time                               -0.0098
  data arrival time                                -0.4038
  ---------------------------------------------------------------
  slack (MET)                                       0.4135



  Startpoint: X[1] (input port clocked by clk)
  Endpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 f
  X[1] (in)                              0.0119     0.0619 f
  U480/Y (CLKBUFX2TS)                    0.2344     0.2963 f
  U486/Y (INVX2TS)                       0.1470     0.4433 r
  U487/Y (INVX2TS)                       0.1013     0.5445 f
  U817/Y (XOR2X1TS)                      0.2991     0.8437 r
  U522/Y (INVX2TS)                       0.2540     1.0977 f
  U479/Y (NAND2X1TS)                     0.1901     1.2878 r
  U485/Y (INVX2TS)                       0.1513     1.4391 f
  U240/Y (INVX2TS)                       0.1179     1.5570 r
  U997/Y (OAI22X1TS)                     0.1367     1.6938 f
  U1002/S (CMPR32X2TS)                   0.5214     2.2152 f
  U635/Y (OR2X2TS)                       0.3159     2.5311 f
  U1053/Y (NAND2X1TS)                    0.1042     2.6353 r
  U234/Y (XOR2XLTS)                      0.2189     2.8543 f
  U326/Y (NOR2X1TS)                      0.3446     3.1989 r
  U1087/CON (AFHCONX2TS)                 0.4547     3.6536 f
  U1138/CO (AFHCINX2TS)                  0.3405     3.9941 r
  U1136/CON (AFHCONX2TS)                 0.4014     4.3956 f
  U229/Y (INVX1TS)                       0.1693     4.5648 r
  U226/Y (AOI21X1TS)                     0.1468     4.7116 f
  U225/Y (OAI21X1TS)                     0.2115     4.9232 r
  U224/Y (AOI21X1TS)                     0.1970     5.1202 f
  U218/Y (OAI21X1TS)                     0.2204     5.3406 r
  U214/Y (AOI21X1TS)                     0.2009     5.5415 f
  U192/Y (OAI21X1TS)                     0.2511     5.7925 r
  U188/Y (AOI21X1TS)                     0.1841     5.9767 f
  U187/Y (OAI21X1TS)                     0.2638     6.2404 r
  U184/Y (AOI21X1TS)                     0.1979     6.4383 f
  U181/Y (OAI21X1TS)                     0.2395     6.6778 r
  U176/Y (AOI21X1TS)                     0.1875     6.8653 f
  U173/Y (OAI21X1TS)                     0.2205     7.0858 r
  U171/Y (AOI21X1TS)                     0.1875     7.2733 f
  U169/Y (OAI21X1TS)                     0.2195     7.4928 r
  U166/Y (AOI21X1TS)                     0.1933     7.6861 f
  U88/Y (OAI21XLTS)                      0.3623     8.0485 r
  U165/Y (AOI21X1TS)                     0.2809     8.3293 f
  U163/Y (OAI21X1TS)                     0.2334     8.5627 r
  U269/Y (AO21X4TS)                      0.2773     8.8401 r
  U111/Y (INVX3TS)                       0.0664     8.9065 f
  U90/Y (OAI21XLTS)                      0.2537     9.1601 r
  U565/Y (XNOR2X1TS)                     0.2943     9.4544 f
  y_reg_36_/D0 (MDFFHQX1TS)              0.0000     9.4544 f
  data arrival time                                 9.4544

  clock clk (rise edge)                 10.0000    10.0000
  clock network delay (ideal)            0.0000    10.0000
  clock reconvergence pessimism          0.0000    10.0000
  y_reg_36_/CK (MDFFHQX1TS)                        10.0000 r
  library setup time                    -0.5454     9.4546
  data required time                                9.4546
  ---------------------------------------------------------------
  data required time                                9.4546
  data arrival time                                -9.4544
  ---------------------------------------------------------------
  slack (MET)                                       0.0001


1
****************************************
Report : Switching Activity
	
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************

 Switching Activity Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1353(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     35(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      35
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        39(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      39
Combinational     1279(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1279
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1353(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     35(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      35
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        39(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      39
Combinational     1279(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1279
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************

 Switching Activity Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1353(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     35(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      35
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        39(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      39
Combinational     1279(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1279
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "ALU"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             1353(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1353
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     35(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      35
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        39(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      39
Combinational     1279(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      1279
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           7.149e-05    0.0000    0.0000 7.149e-05 (33.97%)  i
register                1.051e-05 1.275e-06 1.438e-09 1.179e-05 ( 5.60%)  
combinational           8.529e-05 4.187e-05 1.701e-08 1.272e-04 (60.43%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 4.314e-05   (20.50%)
  Cell Internal Power  = 1.673e-04   (79.49%)
  Cell Leakage Power   = 1.844e-08   ( 0.01%)
                         ---------
Total Power            = 2.105e-04  (100.00%)

X Transition Power     =    0.0000
Glitching Power        = 1.622e-07

Peak Power             = 8.088e-03
Peak Time              =    20.034

1
****************************************
Report : Time Based Power
	-hierarchy
Design : ALU
Version: U-2022.12-SP5
Date   : Sun Nov 17 19:31:51 2024
****************************************



                                      Int      Switch   Leak     Total
Hierarchy                             Power    Power    Power    Power    %
----------------------------------------------------------------------------------
ALU                                   1.67e-04 4.31e-05 1.84e-08 2.10e-04 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
ALU                                   8.09e-03  20.034-20.035  1.62e-07    0.000
1
