Listing 10.18?Structural Verilog Code for the Logic Diagram in Figure 10.15b. 
      
       module sign_struc(X, Y);
       input [1:0] X;
       output [3:0] Y;
       reg [3:0] Y;
       always @ (X)
           begin
               Y[0] = 1'b1;
               Y[1] = ~ X[0];
               Y[2] = X[0] ^ X[1];
               Y[3] = X[1] & X[0];
           end
       
       
       endmodule

