Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 24 22:49:14 2024
| Host         : jeffhr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pcileech_enigma_x1_top_timing_summary_routed.rpt -pb pcileech_enigma_x1_top_timing_summary_routed.pb -rpx pcileech_enigma_x1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pcileech_enigma_x1_top
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert      5           
TIMING-9   Warning   Unknown CDC Logic                 1           
TIMING-10  Warning   Missing property on synchronizer  1           
TIMING-18  Warning   Missing input or output delay     6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.501        0.000                      0                32882        0.016        0.000                      0                32748        0.000        0.000                       0                  8900  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
net_clk                  {0.000 5.000}        10.000          100.000         
net_ft601_clk            {0.000 5.000}        10.000          100.000         
pcie_sys_clk_p           {0.000 5.000}        10.000          100.000         
txoutclk_x0y0            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y0        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y0  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y0        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y0  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
net_clk                        0.873        0.000                      0                17767        0.016        0.000                      0                17767        3.870        0.000                       0                  3727  
net_ft601_clk                  0.564        0.000                      0                 2790        0.076        0.000                      0                 2790        3.870        0.000                       0                   770  
pcie_sys_clk_p                 7.560        0.000                      0                   33        0.215        0.000                      0                   33        4.146        0.000                       0                    38  
txoutclk_x0y0                                                                                                                                                              3.000        0.000                       0                     3  
  clk_125mhz_x0y0              4.700        0.000                      0                  335        0.104        0.000                      0                  335        2.286        0.000                       0                   148  
    clk_125mhz_mux_x0y0        4.733        0.000                      0                  704        0.089        0.000                      0                  704        0.036        0.000                       0                   344  
  clk_250mhz_x0y0                                                                                                                                                          2.408        0.000                       0                     2  
    clk_250mhz_mux_x0y0        0.739        0.000                      0                  704        0.089        0.000                      0                  704        0.000        0.000                       0                   344  
  mmcm_fb                                                                                                                                                                  8.751        0.000                       0                     2  
  userclk1                     4.136        0.000                      0                10308        0.031        0.000                      0                10308        0.547        0.000                       0                  3866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
net_ft601_clk        net_clk                    8.954        0.000                      0                   17                                                                        
userclk1             net_clk                   14.835        0.000                      0                   50                                                                        
net_clk              net_ft601_clk              8.908        0.000                      0                   17                                                                        
clk_125mhz_mux_x0y0  clk_125mhz_x0y0            5.396        0.000                      0                    4        0.305        0.000                      0                    4  
clk_250mhz_mux_x0y0  clk_125mhz_x0y0            1.276        0.000                      0                    4        0.114        0.000                      0                    4  
clk_125mhz_x0y0      clk_125mhz_mux_x0y0        5.975        0.000                      0                    3        0.304        0.000                      0                    3  
userclk1             clk_125mhz_mux_x0y0        4.755        0.000                      0                    9        0.149        0.000                      0                    9  
clk_125mhz_x0y0      clk_250mhz_mux_x0y0        1.855        0.000                      0                    3        0.112        0.000                      0                    3  
userclk1             clk_250mhz_mux_x0y0        0.755        0.000                      0                    9        0.149        0.000                      0                    9  
net_clk              userclk1                   8.914        0.000                      0                   50                                                                        
clk_125mhz_mux_x0y0  userclk1                   4.501        0.000                      0                   16        0.167        0.000                      0                   16  
clk_250mhz_mux_x0y0  userclk1                   0.501        0.000                      0                   16        0.167        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  net_clk            net_clk                  5.934        0.000                      0                  400        0.369        0.000                      0                  400  
**async_default**  net_ft601_clk      net_ft601_clk            4.463        0.000                      0                   97        0.392        0.000                      0                   97  
**async_default**  userclk1           userclk1                11.565        0.000                      0                  298        0.178        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               net_clk                                   
(none)                                    clk_125mhz_mux_x0y0  
(none)               clk_250mhz_mux_x0y0  clk_125mhz_mux_x0y0  
(none)               net_clk              clk_125mhz_mux_x0y0  
(none)               clk_125mhz_mux_x0y0  clk_125mhz_x0y0      
(none)               clk_250mhz_mux_x0y0  clk_125mhz_x0y0      
(none)                                    clk_250mhz_mux_x0y0  
(none)               clk_125mhz_mux_x0y0  clk_250mhz_mux_x0y0  
(none)               net_clk              clk_250mhz_mux_x0y0  
(none)               clk_125mhz_mux_x0y0  clk_250mhz_x0y0      
(none)               clk_250mhz_mux_x0y0  clk_250mhz_x0y0      
(none)                                    net_clk              
(none)               net_clk              net_clk              
(none)               net_ft601_clk        net_clk              
(none)               userclk1             net_clk              
(none)                                    net_ft601_clk        
(none)               net_clk              net_ft601_clk        
(none)               net_ft601_clk        net_ft601_clk        
(none)                                    userclk1             
(none)               clk_125mhz_mux_x0y0  userclk1             
(none)               clk_250mhz_mux_x0y0  userclk1             
(none)               net_clk              userclk1             
(none)               userclk1             userclk1             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_125mhz_mux_x0y0                       
(none)               clk_250mhz_mux_x0y0                       
(none)               mmcm_fb                                   
(none)               net_ft601_clk                             
(none)               pcie_sys_clk_p                            
(none)               userclk1                                  
(none)                                    clk_125mhz_mux_x0y0  
(none)                                    clk_250mhz_mux_x0y0  
(none)                                    net_clk              
(none)                                    net_ft601_clk        
(none)                                    userclk1             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][12]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 3.396ns (38.275%)  route 5.477ns (61.725%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.373     9.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.105     9.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.480    10.066    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X47Y115        LUT4 (Prop_lut4_I3_O)        0.108    10.174 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.716    10.890    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.287    11.177 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.343    11.520    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.275    11.795 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.346    12.141    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.105    12.246 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.227    13.473    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X66Y109        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.247    14.294    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X66Y109        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][12]/C
                         clock pessimism              0.224    14.518    
                         clock uncertainty           -0.035    14.482    
    SLICE_X66Y109        FDRE (Setup_fdre_C_CE)      -0.136    14.346    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][12]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][8]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 3.396ns (38.275%)  route 5.477ns (61.725%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns = ( 14.294 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.373     9.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.105     9.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.480    10.066    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X47Y115        LUT4 (Prop_lut4_I3_O)        0.108    10.174 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.716    10.890    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.287    11.177 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.343    11.520    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.275    11.795 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.346    12.141    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.105    12.246 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.227    13.473    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X66Y109        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.247    14.294    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X66Y109        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][8]/C
                         clock pessimism              0.224    14.518    
                         clock uncertainty           -0.035    14.482    
    SLICE_X66Y109        FDRE (Setup_fdre_C_CE)      -0.136    14.346    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][8]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[9][12]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.120ns (37.191%)  route 5.269ns (62.809%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.248     9.356    i_pcileech_fifo/i_pcileech_mux/data_reg[11][31]_i_5
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.105     9.461 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_15/O
                         net (fo=7, routed)           0.527     9.988    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[0]_1
    SLICE_X46Y116        LUT6 (Prop_lut6_I5_O)        0.105    10.093 f  i_pcileech_fifo/i_pcileech_mux/data_reg[11][31]_i_4/O
                         net (fo=17, routed)          0.601    10.694    i_pcileech_fifo/i_pcileech_mux/idle_count_reg[3]_0
    SLICE_X48Y115        LUT5 (Prop_lut5_I2_O)        0.124    10.818 f  i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_4/O
                         net (fo=2, routed)           0.462    11.280    i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_4_n_0
    SLICE_X48Y114        LUT3 (Prop_lut3_I2_O)        0.270    11.550 r  i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_1/O
                         net (fo=36, routed)          1.440    12.990    i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_1_n_0
    SLICE_X70Y108        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[9][12]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.250    14.297    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X70Y108        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[9][12]/C
                         clock pessimism              0.224    14.521    
                         clock uncertainty           -0.035    14.485    
    SLICE_X70Y108        FDSE (Setup_fdse_C_S)       -0.593    13.892    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[9][12]
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][9]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.396ns (38.731%)  route 5.372ns (61.269%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.373     9.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.105     9.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.480    10.066    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X47Y115        LUT4 (Prop_lut4_I3_O)        0.108    10.174 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.716    10.890    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.287    11.177 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.343    11.520    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.275    11.795 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.346    12.141    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.105    12.246 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.122    13.368    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X65Y107        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.248    14.295    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X65Y107        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][9]/C
                         clock pessimism              0.224    14.519    
                         clock uncertainty           -0.035    14.483    
    SLICE_X65Y107        FDRE (Setup_fdre_C_CE)      -0.168    14.315    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][9]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][15]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 3.396ns (38.786%)  route 5.360ns (61.214%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.373     9.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.105     9.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.480    10.066    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X47Y115        LUT4 (Prop_lut4_I3_O)        0.108    10.174 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.716    10.890    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.287    11.177 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.343    11.520    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.275    11.795 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.346    12.141    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.105    12.246 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.110    13.356    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X67Y106        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.248    14.295    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X67Y106        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][15]/C
                         clock pessimism              0.224    14.519    
                         clock uncertainty           -0.035    14.483    
    SLICE_X67Y106        FDRE (Setup_fdre_C_CE)      -0.168    14.315    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][15]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][11]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.396ns (38.732%)  route 5.372ns (61.268%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.373     9.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.105     9.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.480    10.066    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X47Y115        LUT4 (Prop_lut4_I3_O)        0.108    10.174 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.716    10.890    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.287    11.177 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.343    11.520    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.275    11.795 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.346    12.141    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.105    12.246 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.122    13.368    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X66Y105        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.248    14.295    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X66Y105        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][11]/C
                         clock pessimism              0.224    14.519    
                         clock uncertainty           -0.035    14.483    
    SLICE_X66Y105        FDRE (Setup_fdre_C_CE)      -0.136    14.347    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][11]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][21]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.396ns (38.732%)  route 5.372ns (61.268%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.373     9.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.105     9.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.480    10.066    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X47Y115        LUT4 (Prop_lut4_I3_O)        0.108    10.174 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.716    10.890    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.287    11.177 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.343    11.520    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.275    11.795 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.346    12.141    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.105    12.246 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.122    13.368    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X66Y105        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.248    14.295    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X66Y105        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][21]/C
                         clock pessimism              0.224    14.519    
                         clock uncertainty           -0.035    14.483    
    SLICE_X66Y105        FDRE (Setup_fdre_C_CE)      -0.136    14.347    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][21]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][17]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.396ns (38.746%)  route 5.369ns (61.254%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 14.293 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.373     9.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.105     9.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.480    10.066    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X47Y115        LUT4 (Prop_lut4_I3_O)        0.108    10.174 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.716    10.890    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.287    11.177 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.343    11.520    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.275    11.795 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.346    12.141    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.105    12.246 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.119    13.365    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X66Y110        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.246    14.293    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X66Y110        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][17]/C
                         clock pessimism              0.224    14.517    
                         clock uncertainty           -0.035    14.481    
    SLICE_X66Y110        FDRE (Setup_fdre_C_CE)      -0.136    14.345    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][17]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[9][11]/S
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 3.120ns (37.713%)  route 5.153ns (62.287%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.248     9.356    i_pcileech_fifo/i_pcileech_mux/data_reg[11][31]_i_5
    SLICE_X45Y116        LUT6 (Prop_lut6_I4_O)        0.105     9.461 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_15/O
                         net (fo=7, routed)           0.527     9.988    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[0]_1
    SLICE_X46Y116        LUT6 (Prop_lut6_I5_O)        0.105    10.093 f  i_pcileech_fifo/i_pcileech_mux/data_reg[11][31]_i_4/O
                         net (fo=17, routed)          0.601    10.694    i_pcileech_fifo/i_pcileech_mux/idle_count_reg[3]_0
    SLICE_X48Y115        LUT5 (Prop_lut5_I2_O)        0.124    10.818 f  i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_4/O
                         net (fo=2, routed)           0.462    11.280    i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_4_n_0
    SLICE_X48Y114        LUT3 (Prop_lut3_I2_O)        0.270    11.550 r  i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_1/O
                         net (fo=36, routed)          1.324    12.873    i_pcileech_fifo/i_pcileech_mux/data_reg[9][31]_i_1_n_0
    SLICE_X70Y104        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[9][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X70Y104        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[9][11]/C
                         clock pessimism              0.224    14.522    
                         clock uncertainty           -0.035    14.486    
    SLICE_X70Y104        FDSE (Setup_fdse_C_S)       -0.593    13.893    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[9][11]
  -------------------------------------------------------------------
                         required time                         13.893    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][14]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 3.396ns (39.194%)  route 5.269ns (60.806%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.290ns = ( 14.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.395     4.600    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y22         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.725 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=5, routed)           1.002     7.727    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in
    SLICE_X59Y116        LUT2 (Prop_lut2_I1_O)        0.124     7.851 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_6/O
                         net (fo=13, routed)          0.989     8.841    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[131]
    SLICE_X47Y116        LUT6 (Prop_lut6_I4_O)        0.267     9.108 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.373     9.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X46Y116        LUT6 (Prop_lut6_I0_O)        0.105     9.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.480    10.066    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X47Y115        LUT4 (Prop_lut4_I3_O)        0.108    10.174 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.716    10.890    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X47Y114        LUT3 (Prop_lut3_I1_O)        0.287    11.177 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13/O
                         net (fo=1, routed)           0.343    11.520    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_13_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.275    11.795 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5/O
                         net (fo=1, routed)           0.346    12.141    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_5_n_0
    SLICE_X48Y113        LUT5 (Prop_lut5_I2_O)        0.105    12.246 r  i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1/O
                         net (fo=36, routed)          1.019    13.265    i_pcileech_fifo/i_pcileech_mux/data_reg[6][31]_i_1_n_0
    SLICE_X64Y114        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.243    14.290    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X64Y114        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][14]/C
                         clock pessimism              0.224    14.514    
                         clock uncertainty           -0.035    14.478    
    SLICE_X64Y114        FDRE (Setup_fdre_C_CE)      -0.168    14.310    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[6][14]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.304%)  route 0.165ns (52.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X62Y155        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y155        FDRE (Prop_fdre_C_Q)         0.148     1.711 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[60]/Q
                         net (fo=1, routed)           0.165     1.875    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[24]
    RAMB36_X1Y31         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.957     2.121    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y31         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.616    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.243     1.859    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.051%)  route 0.250ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.557     1.475    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y137        FDRE                                         r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=467, routed)         0.250     1.866    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/ADDRD1
    SLICE_X46Y136        RAMD64E                                      r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.826     1.990    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/WCLK
    SLICE_X46Y136        RAMD64E                                      r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X46Y136        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.798    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.051%)  route 0.250ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.557     1.475    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y137        FDRE                                         r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=467, routed)         0.250     1.866    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/ADDRD1
    SLICE_X46Y136        RAMD64E                                      r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.826     1.990    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/WCLK
    SLICE_X46Y136        RAMD64E                                      r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X46Y136        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.798    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.051%)  route 0.250ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.557     1.475    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y137        FDRE                                         r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=467, routed)         0.250     1.866    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/ADDRD1
    SLICE_X46Y136        RAMD64E                                      r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.826     1.990    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/WCLK
    SLICE_X46Y136        RAMD64E                                      r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X46Y136        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.798    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.051%)  route 0.250ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.557     1.475    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y137        FDRE                                         r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y137        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=467, routed)         0.250     1.866    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/ADDRD1
    SLICE_X46Y136        RAMD64E                                      r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.826     1.990    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/WCLK
    SLICE_X46Y136        RAMD64E                                      r  i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMD/CLK
                         clock pessimism             -0.500     1.489    
    SLICE_X46Y136        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.798    i_pcileech_fifo/i_fifo_cmd_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.064%)  route 0.165ns (53.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.555     1.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y118        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=11, routed)          0.165     1.779    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[8]
    RAMB36_X1Y23         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.864     2.028    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y23         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X1Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.711    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.099%)  route 0.186ns (56.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.546     1.464    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y125        FDRE                                         r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.141     1.605 r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[3]/Q
                         net (fo=467, routed)         0.186     1.791    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/A3
    SLICE_X50Y126        RAMD64E                                      r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.814     1.978    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/WCLK
    SLICE_X50Y126        RAMD64E                                      r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/DP/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X50Y126        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.718    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/DP
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.099%)  route 0.186ns (56.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.546     1.464    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y125        FDRE                                         r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_fdre_C_Q)         0.141     1.605 r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[3]/Q
                         net (fo=467, routed)         0.186     1.791    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/A3
    SLICE_X50Y126        RAMD64E                                      r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.814     1.978    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/WCLK
    SLICE_X50Y126        RAMD64E                                      r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/SP/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X50Y126        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.718    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_33_33/SP
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/i_pcileech_mux/data_reg_reg[11][29]/C
                            (rising edge-triggered cell FDSE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.610%)  route 0.251ns (57.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.558     1.476    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X53Y106        FDSE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[11][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDSE (Prop_fdse_C_Q)         0.141     1.617 r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[11][29]/Q
                         net (fo=1, routed)           0.251     1.868    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[11]_2[29]
    SLICE_X49Y105        LUT4 (Prop_lut4_I1_O)        0.045     1.913 r  i_pcileech_fifo/i_pcileech_mux/data_reg[4][29]_i_1/O
                         net (fo=1, routed)           0.000     1.913    i_pcileech_fifo/i_pcileech_mux/data_reg[4][29]_i_1_n_0
    SLICE_X49Y105        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.831     1.995    i_pcileech_fifo/i_pcileech_mux/clk_IBUF_BUFG
    SLICE_X49Y105        FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[4][29]/C
                         clock pessimism             -0.251     1.744    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.091     1.835    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[4][29]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_30_32/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.578%)  route 0.206ns (59.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.547     1.465    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y125        FDRE                                         r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.141     1.606 r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]/Q
                         net (fo=467, routed)         0.206     1.813    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_30_32/ADDRD2
    SLICE_X46Y125        RAMD64E                                      r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_30_32/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.815     1.979    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_30_32/WCLK
    SLICE_X46Y125        RAMD64E                                      r  i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_30_32/RAMA/CLK
                         clock pessimism             -0.500     1.478    
    SLICE_X46Y125        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.732    i_pcileech_fifo/i_fifo_loop_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_30_32/RAMA
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/DRPCLK     n/a            4.000         10.000      6.000      PCIE_X0Y0      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y16   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y16   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y15   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y16   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y14   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y14   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y147  i_pcileech_fifo/i_fifo_cmd_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.068ns (35.175%)  route 3.811ns (64.825%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.382    11.799    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y113         LUT3 (Prop_lut3_I1_O)        0.270    12.069 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][21]_i_1/O
                         net (fo=1, routed)           0.811    12.880    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][21]_i_1_n_0
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304    14.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.319    
    OLOGIC_X0Y130        FDSE (Setup_fdse_C_D)       -0.876    13.443    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][22]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 2.071ns (35.499%)  route 3.763ns (64.501%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.248    11.665    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.273    11.938 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][22]_i_1/O
                         net (fo=1, routed)           0.896    12.834    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][22]_i_1_n_0
    OLOGIC_X0Y120        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304    14.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y120        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][22]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.319    
    OLOGIC_X0Y120        FDSE (Setup_fdse_C_D)       -0.870    13.449    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][22]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 2.085ns (35.858%)  route 3.730ns (64.142%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.576    10.992    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.287    11.279 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1/O
                         net (fo=1, routed)           1.536    12.815    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][28]_i_1_n_0
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.307    14.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    OLOGIC_X0Y132        FDRE (Setup_fdre_C_D)       -0.869    13.453    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.069ns (35.815%)  route 3.708ns (64.185%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.549    10.966    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X4Y77          LUT3 (Prop_lut3_I1_O)        0.271    11.237 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][30]_i_1/O
                         net (fo=1, routed)           1.540    12.777    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][30]_i_1_n_0
    OLOGIC_X0Y129        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304    14.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y129        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.319    
    OLOGIC_X0Y129        FDSE (Setup_fdse_C_D)       -0.869    13.450    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.066ns (34.791%)  route 3.872ns (65.209%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.057    11.473    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.268    11.741 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1/O
                         net (fo=1, routed)           1.197    12.939    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][27]_i_1_n_0
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.310    14.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/C
                         clock pessimism              0.000    14.360    
                         clock uncertainty           -0.035    14.325    
    OLOGIC_X0Y136        FDRE (Setup_fdre_C_D)       -0.707    13.618    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 2.067ns (35.856%)  route 3.698ns (64.144%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.107    11.524    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.269    11.793 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][17]_i_1/O
                         net (fo=1, routed)           0.972    12.765    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][17]_i_1_n_0
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304    14.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.319    
    OLOGIC_X0Y121        FDSE (Setup_fdse_C_D)       -0.870    13.449    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]
  -------------------------------------------------------------------
                         required time                         13.449    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 2.066ns (35.063%)  route 3.826ns (64.937%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 14.354 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.248    11.665    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.268    11.933 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][18]_i_1/O
                         net (fo=1, routed)           0.960    12.892    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][18]_i_1_n_0
    OLOGIC_X0Y122        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304    14.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y122        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/C
                         clock pessimism              0.000    14.354    
                         clock uncertainty           -0.035    14.319    
    OLOGIC_X0Y122        FDSE (Setup_fdse_C_D)       -0.707    13.612    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]
  -------------------------------------------------------------------
                         required time                         13.612    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.069ns (36.210%)  route 3.645ns (63.790%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns = ( 14.360 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.088    11.505    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y94          LUT3 (Prop_lut3_I1_O)        0.271    11.776 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][23]_i_1/O
                         net (fo=1, routed)           0.938    12.714    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][23]_i_1_n_0
    OLOGIC_X0Y114        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.310    14.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y114        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][23]/C
                         clock pessimism              0.000    14.360    
                         clock uncertainty           -0.035    14.325    
    OLOGIC_X0Y114        FDRE (Setup_fdre_C_D)       -0.888    13.437    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][23]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 2.069ns (36.676%)  route 3.572ns (63.324%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          0.430    10.847    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X5Y78          LUT3 (Prop_lut3_I1_O)        0.271    11.118 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1/O
                         net (fo=1, routed)           1.524    12.642    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][29]_i_1_n_0
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.307    14.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    OLOGIC_X0Y131        FDSE (Setup_fdse_C_D)       -0.869    13.453    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.066ns (35.921%)  route 3.686ns (64.079%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA19                                              0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA19                 IBUF (Prop_ibuf_I_O)         1.482     8.482 f  ft601_txe_n_IBUF_inst/O
                         net (fo=4, routed)           0.702     9.184    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.105     9.289 f  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3/O
                         net (fo=2, routed)           0.433     9.722    i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_3_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I1_O)        0.105     9.827 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.484    10.311    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.106    10.417 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.107    11.524    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.268    11.792 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][16]_i_1/O
                         net (fo=1, routed)           0.960    12.752    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][16]_i_1_n_0
    OLOGIC_X0Y118        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.307    14.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y118        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]/C
                         clock pessimism              0.000    14.357    
                         clock uncertainty           -0.035    14.322    
    OLOGIC_X0Y118        FDRE (Setup_fdre_C_D)       -0.707    13.615    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]
  -------------------------------------------------------------------
                         required time                         13.615    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  0.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.558     1.480    i_pcileech_com/CLK
    SLICE_X40Y135        FDRE                                         r  i_pcileech_com/com_rx_data64_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y135        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  i_pcileech_com/com_rx_data64_reg[62]/Q
                         net (fo=1, routed)           0.116     1.737    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/DIB0
    SLICE_X42Y135        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.826     1.994    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X42Y135        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism             -0.479     1.515    
    SLICE_X42Y135        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.661    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.559     1.481    i_pcileech_com/CLK
    SLICE_X35Y133        FDRE                                         r  i_pcileech_com/com_rx_data64_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y133        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  i_pcileech_com/com_rx_data64_reg[38]/Q
                         net (fo=1, routed)           0.108     1.730    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X34Y134        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.829     1.996    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X34Y134        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X34Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.642    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.549%)  route 0.167ns (50.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.564     1.486    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep/Q
                         net (fo=16, routed)          0.167     1.817    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ADDRARDADDR[5]
    RAMB36_X1Y17         RAMB36E1                                     r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.875     2.043    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y17         RAMB36E1                                     r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.501     1.543    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.726    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.560     1.482    i_pcileech_com/CLK
    SLICE_X35Y134        FDRE                                         r  i_pcileech_com/com_rx_data64_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y134        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i_pcileech_com/com_rx_data64_reg[36]/Q
                         net (fo=1, routed)           0.111     1.734    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA0
    SLICE_X34Y134        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.829     1.996    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X34Y134        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.501     1.495    
    SLICE_X34Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.642    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.558     1.480    i_pcileech_com/CLK
    SLICE_X43Y135        FDRE                                         r  i_pcileech_com/com_rx_data64_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  i_pcileech_com/com_rx_data64_reg[54]/Q
                         net (fo=1, routed)           0.115     1.736    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA0
    SLICE_X42Y137        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.827     1.995    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X42Y137        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism             -0.499     1.496    
    SLICE_X42Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.643    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.558     1.480    i_pcileech_com/CLK
    SLICE_X43Y135        FDRE                                         r  i_pcileech_com/com_rx_data64_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  i_pcileech_com/com_rx_data64_reg[56]/Q
                         net (fo=1, routed)           0.115     1.736    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIB0
    SLICE_X42Y137        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.827     1.995    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X42Y137        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism             -0.499     1.496    
    SLICE_X42Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.642    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.549%)  route 0.167ns (50.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.562     1.484    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y82         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep/Q
                         net (fo=16, routed)          0.167     1.815    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRARDADDR[9]
    RAMB36_X1Y16         RAMB36E1                                     r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.870     2.038    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y16         RAMB36E1                                     r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.501     1.538    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.721    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[2][29]/C
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[1][29]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.916%)  route 0.246ns (54.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.604     1.526    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X6Y98          FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[2][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDSE (Prop_fdse_C_Q)         0.164     1.690 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[2][29]/Q
                         net (fo=1, routed)           0.246     1.936    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[2][29]
    SLICE_X0Y104         LUT3 (Prop_lut3_I2_O)        0.045     1.981 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[1][29]_i_1/O
                         net (fo=1, routed)           0.000     1.981    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[1][29]_i_1_n_0
    SLICE_X0Y104         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.871     2.038    i_pcileech_com/i_pcileech_ft601/CLK
    SLICE_X0Y104         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[1][29]/C
                         clock pessimism             -0.246     1.793    
    SLICE_X0Y104         FDSE (Hold_fdse_C_D)         0.092     1.885    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[1][29]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.558     1.480    i_pcileech_com/CLK
    SLICE_X43Y135        FDRE                                         r  i_pcileech_com/com_rx_data64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  i_pcileech_com/com_rx_data64_reg[63]/Q
                         net (fo=1, routed)           0.057     1.665    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/DIB1
    SLICE_X42Y135        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.826     1.994    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X42Y135        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X42Y135        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.564    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_pcileech_com/com_rx_data64_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.558     1.480    i_pcileech_com/CLK
    SLICE_X43Y135        FDRE                                         r  i_pcileech_com/com_rx_data64_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  i_pcileech_com/com_rx_data64_reg[61]/Q
                         net (fo=1, routed)           0.057     1.665    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/DIA1
    SLICE_X42Y135        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.826     1.994    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X42Y135        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
                         clock pessimism             -0.501     1.493    
    SLICE_X42Y135        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.560    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_ft601_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ft601_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y21   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y16   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y16   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y15   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y16   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y14   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y14   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y18   i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X34Y133  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_sys_clk_p
  To Clock:  pcie_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.560ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.739ns (70.196%)  route 0.738ns (29.804%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X74Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X74Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.299 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.299    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_6
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y156        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  7.560    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.660ns (69.214%)  route 0.738ns (30.786%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X74Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.042 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X74Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.220 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.220    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_7
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y156        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.644ns (69.008%)  route 0.738ns (30.992%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X74Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.204 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.204    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_4
    SLICE_X74Y155        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y155        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.639ns (68.942%)  route 0.738ns (31.058%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X74Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.199 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.199    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_6
    SLICE_X74Y155        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y155        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.581ns (68.166%)  route 0.738ns (31.834%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X74Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.141 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.141    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_5
    SLICE_X74Y155        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y155        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.739ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.560ns (67.875%)  route 0.738ns (32.125%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.942 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X74Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.120 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.120    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_7
    SLICE_X74Y155        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y155        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y155        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  7.739    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.544ns (67.650%)  route 0.738ns (32.350%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.104 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.104    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X74Y154        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y154        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y154        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.539ns (67.579%)  route 0.738ns (32.421%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.099 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.099    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_6
    SLICE_X74Y154        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y154        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y154        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 1.481ns (66.731%)  route 0.738ns (33.269%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.041 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.041    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_5
    SLICE_X74Y154        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y154        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y154        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 1.460ns (66.414%)  route 0.738ns (33.586%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.466     3.821    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.433     4.254 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.738     4.993    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     5.542 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.542    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X74Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.642 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.642    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X74Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.742 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.742    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X74Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.842 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.842    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X74Y154        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.020 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.020    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_7
    SLICE_X74Y154        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F10                                               0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.276    12.694    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y154        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/C
                         clock pessimism              1.099    13.793    
                         clock uncertainty           -0.035    13.758    
    SLICE_X74Y154        FDRE (Setup_fdre_C_D)        0.101    13.859    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                  7.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.665     1.626    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y195        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.958 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.958    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.941     2.232    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.606     1.626    
    SLICE_X80Y195        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.743    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.655     1.616    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.948 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.948    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.928     2.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.603     1.616    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.733    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.665     1.626    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y195        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.957 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.957    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.941     2.232    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.606     1.626    
    SLICE_X80Y195        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.741    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.655     1.616    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.947 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.947    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.928     2.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y172        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.603     1.616    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.731    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.665     1.626    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y195        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.958 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.958    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.941     2.232    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.606     1.626    
    SLICE_X80Y195        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.735    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.279ns (63.201%)  route 0.162ns (36.799%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.524     0.965    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.164     1.129 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.162     1.292    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X74Y150        LUT1 (Prop_lut1_I0_O)        0.045     1.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.407 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.407    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_7
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.799     1.531    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                         clock pessimism             -0.566     0.965    
    SLICE_X74Y150        FDRE (Hold_fdre_C_D)         0.134     1.099    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.314ns (65.905%)  route 0.162ns (34.095%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.524     0.965    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.164     1.129 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/Q
                         net (fo=1, routed)           0.162     1.292    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[0]
    SLICE_X74Y150        LUT1 (Prop_lut1_I0_O)        0.045     1.337 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.337    i_pcileech_pcie_a7/tickcount64_pcie_refclk[0]_i_2_n_0
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.442 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.442    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_6
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.799     1.531    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                         clock pessimism             -0.566     0.965    
    SLICE_X74Y150        FDRE (Hold_fdre_C_D)         0.134     1.099    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.273ns (54.426%)  route 0.229ns (45.574%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.524     0.965    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y150        FDRE (Prop_fdre_C_Q)         0.164     1.129 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/Q
                         net (fo=1, routed)           0.229     1.358    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[3]
    SLICE_X74Y150        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.467 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.467    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_4
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.799     1.531    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y150        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]/C
                         clock pessimism             -0.566     0.965    
    SLICE_X74Y150        FDRE (Hold_fdre_C_D)         0.134     1.099    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.279ns (55.402%)  route 0.225ns (44.598%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.523     0.964    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_fdre_C_Q)         0.164     1.128 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/Q
                         net (fo=1, routed)           0.225     1.353    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[24]
    SLICE_X74Y156        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.468 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.468    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_7
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.798     1.530    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/C
                         clock pessimism             -0.566     0.964    
    SLICE_X74Y156        FDRE (Hold_fdre_C_D)         0.134     1.098    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.494     0.935    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.961 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.665     1.626    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y195        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y195        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     2.116 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     2.116    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X80Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.530     1.262    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.941     2.232    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X80Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.606     1.626    
    SLICE_X80Y195        FDRE (Hold_fdre_C_D)         0.120     1.746    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         10.000      8.592      IBUFDS_GTE2_X0Y3   i_pcileech_pcie_a7/refclk_ibuf/I
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X74Y150      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X74Y152      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[10]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X74Y152      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X74Y153      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X74Y153      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[13]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X74Y153      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[14]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X74Y153      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y195      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y195      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y195      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y195      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y172      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y195      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y195      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y195      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X80Y195      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.484ns (17.060%)  route 2.353ns (82.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.565     5.909    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.379     6.288 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=126, routed)         1.522     7.811    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X79Y198        LUT6 (Prop_lut6_I0_O)        0.105     7.916 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1/O
                         net (fo=16, routed)          0.831     8.746    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0
    SLICE_X81Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X81Y194        FDRE (Setup_fdre_C_R)       -0.352    13.446    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.446    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.484ns (17.060%)  route 2.353ns (82.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.565     5.909    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.379     6.288 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=126, routed)         1.522     7.811    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X79Y198        LUT6 (Prop_lut6_I0_O)        0.105     7.916 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1/O
                         net (fo=16, routed)          0.831     8.746    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0
    SLICE_X81Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X81Y194        FDRE (Setup_fdre_C_R)       -0.352    13.446    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.446    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.484ns (17.897%)  route 2.220ns (82.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.565     5.909    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.379     6.288 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=126, routed)         1.522     7.811    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X79Y198        LUT6 (Prop_lut6_I0_O)        0.105     7.916 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1/O
                         net (fo=16, routed)          0.698     8.614    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0
    SLICE_X78Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[11]/C
                         clock pessimism              0.333    13.885    
                         clock uncertainty           -0.071    13.814    
    SLICE_X78Y195        FDRE (Setup_fdre_C_R)       -0.423    13.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.484ns (17.897%)  route 2.220ns (82.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.565     5.909    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.379     6.288 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=126, routed)         1.522     7.811    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X79Y198        LUT6 (Prop_lut6_I0_O)        0.105     7.916 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1/O
                         net (fo=16, routed)          0.698     8.614    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0
    SLICE_X78Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[6]/C
                         clock pessimism              0.333    13.885    
                         clock uncertainty           -0.071    13.814    
    SLICE_X78Y195        FDRE (Setup_fdre_C_R)       -0.423    13.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.484ns (17.897%)  route 2.220ns (82.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.565     5.909    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.379     6.288 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=126, routed)         1.522     7.811    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X79Y198        LUT6 (Prop_lut6_I0_O)        0.105     7.916 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1/O
                         net (fo=16, routed)          0.698     8.614    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0
    SLICE_X78Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism              0.333    13.885    
                         clock uncertainty           -0.071    13.814    
    SLICE_X78Y195        FDRE (Setup_fdre_C_R)       -0.423    13.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.484ns (17.897%)  route 2.220ns (82.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.565     5.909    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.379     6.288 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=126, routed)         1.522     7.811    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X79Y198        LUT6 (Prop_lut6_I0_O)        0.105     7.916 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1/O
                         net (fo=16, routed)          0.698     8.614    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0
    SLICE_X78Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism              0.333    13.885    
                         clock uncertainty           -0.071    13.814    
    SLICE_X78Y195        FDRE (Setup_fdre_C_R)       -0.423    13.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.969ns (31.641%)  route 2.093ns (68.359%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X79Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y198        FDRE (Prop_fdre_C_Q)         0.348     6.261 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index_reg[1]/Q
                         net (fo=6, routed)           0.701     6.962    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index_reg_n_0_[1]
    SLICE_X79Y199        LUT5 (Prop_lut5_I1_O)        0.239     7.201 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg[4]_i_1/O
                         net (fo=6, routed)           0.706     7.907    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg[4]
    SLICE_X80Y198        LUT3 (Prop_lut3_I0_O)        0.118     8.025 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index[4]_i_3/O
                         net (fo=2, routed)           0.687     8.712    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index[4]_i_3_n_0
    SLICE_X79Y198        LUT6 (Prop_lut6_I0_O)        0.264     8.976 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index[4]_i_2/O
                         net (fo=1, routed)           0.000     8.976    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/p_2_in[4]
    SLICE_X79Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X79Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index_reg[4]/C
                         clock pessimism              0.361    13.913    
                         clock uncertainty           -0.071    13.842    
    SLICE_X79Y198        FDRE (Setup_fdre_C_D)        0.030    13.872    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index_reg[4]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.552ns (20.704%)  route 2.114ns (79.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 13.773 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y192        FDRE (Prop_fdre_C_Q)         0.433     6.345 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[1]/Q
                         net (fo=26, routed)          1.424     7.769    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[1]
    SLICE_X81Y197        LUT4 (Prop_lut4_I2_O)        0.119     7.888 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_19/O
                         net (fo=1, routed)           0.691     8.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPDI[2]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.672    13.773    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.317    14.090    
                         clock uncertainty           -0.071    14.019    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[2])
                                                     -0.520    13.499    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.499    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.551ns (20.794%)  route 2.099ns (79.206%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 13.773 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDRE (Prop_fdre_C_Q)         0.433     6.345 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg[0]/Q
                         net (fo=30, routed)          1.292     7.637    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/fsm_reg_n_0_[0]
    SLICE_X80Y198        LUT3 (Prop_lut3_I2_O)        0.118     7.755 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_1/O
                         net (fo=1, routed)           0.807     8.562    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/drp_mux_en
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.672    13.773    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/CLK
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.317    14.090    
                         clock uncertainty           -0.071    14.019    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPEN)
                                                     -0.528    13.491    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.491    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.484ns (18.629%)  route 2.114ns (81.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.909ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.565     5.909    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.379     6.288 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=126, routed)         1.522     7.811    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X79Y198        LUT6 (Prop_lut6_I0_O)        0.105     7.916 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1/O
                         net (fo=16, routed)          0.592     8.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0
    SLICE_X81Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[2]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X81Y197        FDRE (Setup_fdre_C_R)       -0.352    13.446    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.446    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  4.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[14]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.693%)  route 0.260ns (61.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.655     2.303    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y176        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.164     2.467 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[14]/Q
                         net (fo=1, routed)           0.260     2.727    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i_3[14]
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.151     3.159    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.620     2.539    
    GTPE2_COMMON_X0Y1    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPDI[14])
                                                      0.084     2.623    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg1
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg2_reg/C
                         clock pessimism             -0.636     2.315    
    SLICE_X81Y193        FDRE (Hold_fdre_C_D)         0.076     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/rdy_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.668     2.316    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y198        FDRE (Prop_fdre_C_Q)         0.141     2.457 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[8]/Q
                         net (fo=1, routed)           0.055     2.512    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[8]
    SLICE_X81Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.944     2.952    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y198        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]/C
                         clock pessimism             -0.636     2.316    
    SLICE_X81Y198        FDRE (Hold_fdre_C_D)         0.075     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[0]
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism             -0.636     2.315    
    SLICE_X81Y193        FDRE (Hold_fdre_C_D)         0.075     2.390    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y192        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[1]
    SLICE_X81Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[1]/C
                         clock pessimism             -0.636     2.314    
    SLICE_X81Y192        FDRE (Hold_fdre_C_D)         0.075     2.389    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[3]
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X81Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[3]/C
                         clock pessimism             -0.636     2.315    
    SLICE_X81Y193        FDRE (Hold_fdre_C_D)         0.071     2.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[13]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.080%)  route 0.291ns (63.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.655     2.303    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y176        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_fdre_C_Q)         0.164     2.467 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[13]/Q
                         net (fo=1, routed)           0.291     2.758    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i_3[13]
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.151     3.159    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.620     2.539    
    GTPE2_COMMON_X0Y1    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPDI[13])
                                                      0.084     2.623    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[4]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.417%)  route 0.299ns (64.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.654     2.302    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y175        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y175        FDRE (Prop_fdre_C_Q)         0.164     2.466 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[4]/Q
                         net (fo=1, routed)           0.299     2.765    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i_3[4]
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.151     3.159    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.620     2.539    
    GTPE2_COMMON_X0Y1    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPDI[4])
                                                      0.084     2.623    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPADDR[3]
                            (rising edge-triggered cell GTPE2_COMMON clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.280%)  route 0.309ns (70.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.655     2.303    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X81Y176        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y176        FDRE (Prop_fdre_C_Q)         0.128     2.431 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/addr_reg[7]/Q
                         net (fo=2, routed)           0.309     2.740    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i_4[4]
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.151     3.159    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
                         clock pessimism             -0.620     2.539    
    GTPE2_COMMON_X0Y1    GTPE2_COMMON (Hold_gtpe2_common_DRPCLK_DRPADDR[3])
                                                      0.055     2.594    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.668     2.316    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDRE (Prop_fdre_C_Q)         0.164     2.480 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     2.535    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[13]
    SLICE_X78Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.944     2.952    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.636     2.316    
    SLICE_X78Y197        FDRE (Hold_fdre_C_D)         0.064     2.380    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     GTPE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTPE2_COMMON_X0Y1   i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.592         8.000       6.408      BUFGCTRL_X0Y2       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            1.000         8.000       7.000      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
Min Period        n/a     FDRE/C                n/a            1.000         8.000       7.000      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
Min Period        n/a     FDRE/C                n/a            1.000         8.000       7.000      SLICE_X80Y192       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[4]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.000       7.000      SLICE_X81Y194       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
Min Period        n/a     FDRE/C                n/a            1.000         8.000       7.000      SLICE_X78Y198       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X80Y192       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X80Y192       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X81Y194       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X81Y194       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X78Y198       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X78Y198       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X79Y188       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X80Y192       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X80Y192       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/addr_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X81Y194       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X81Y194       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X78Y198       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         4.000       3.500      SLICE_X78Y198       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.821ns (28.050%)  route 2.106ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 13.551 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT3 (Prop_lut3_I0_O)        0.126     8.447 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1/O
                         net (fo=2, routed)           0.393     8.839    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1_n_0
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450    13.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/C
                         clock pessimism              0.317    13.868    
                         clock uncertainty           -0.071    13.797    
    SLICE_X79Y190        FDRE (Setup_fdre_C_D)       -0.225    13.572    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]
  -------------------------------------------------------------------
                         required time                         13.572    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.905ns (29.375%)  route 2.176ns (70.626%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 13.551 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I3_O)        0.105     8.426 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2/O
                         net (fo=2, routed)           0.463     8.888    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2_n_0
    SLICE_X79Y190        LUT6 (Prop_lut6_I5_O)        0.105     8.993 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_1/O
                         net (fo=1, routed)           0.000     8.993    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/p_1_in__0[0]
    SLICE_X79Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450    13.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/C
                         clock pessimism              0.317    13.868    
                         clock uncertainty           -0.071    13.797    
    SLICE_X79Y190        FDSE (Setup_fdse_C_D)        0.032    13.829    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.104ns (36.149%)  route 1.950ns (63.851%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 13.551 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT3 (Prop_lut3_I0_O)        0.126     8.447 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1/O
                         net (fo=2, routed)           0.237     8.683    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I0_O)        0.283     8.966 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_i_1/O
                         net (fo=1, routed)           0.000     8.966    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450    13.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C
                         clock pessimism              0.317    13.868    
                         clock uncertainty           -0.071    13.797    
    SLICE_X78Y190        FDRE (Setup_fdre_C_D)        0.074    13.871    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg
  -------------------------------------------------------------------
                         required time                         13.871    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.905ns (30.268%)  route 2.085ns (69.732%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 13.551 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I3_O)        0.105     8.426 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2/O
                         net (fo=2, routed)           0.372     8.797    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2_n_0
    SLICE_X78Y190        LUT6 (Prop_lut6_I2_O)        0.105     8.902 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     8.902    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450    13.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C
                         clock pessimism              0.317    13.868    
                         clock uncertainty           -0.071    13.797    
    SLICE_X78Y190        FDRE (Setup_fdre_C_D)        0.072    13.869    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306    13.492    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306    13.492    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306    13.492    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[4]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306    13.492    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[4]
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[5]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306    13.492    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[5]
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[6]/C
                         clock pessimism              0.317    13.869    
                         clock uncertainty           -0.071    13.798    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306    13.492    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[6]
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  4.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[14]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.522%)  route 0.458ns (76.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.664     2.312    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/INT_OOBCLK_OUT
    SLICE_X72Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y188        FDRE (Prop_fdre_C_Q)         0.141     2.453 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.458     2.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_8[14]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.598     2.334    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[14])
                                                      0.489     2.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.720%)  route 0.450ns (73.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.665     2.313    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/INT_OOBCLK_OUT
    SLICE_X76Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_fdre_C_Q)         0.164     2.477 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.450     2.927    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_9[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.598     2.334    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.479     2.813    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/C
                         clock pessimism             -0.635     2.315    
    SLICE_X77Y193        FDRE (Hold_fdre_C_D)         0.076     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/C
                         clock pessimism             -0.636     2.315    
    SLICE_X79Y193        FDRE (Hold_fdre_C_D)         0.076     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1[0]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
                         clock pessimism             -0.636     2.294    
    SLICE_X69Y196        FDRE (Hold_fdre_C_D)         0.075     2.369    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y195        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C
                         clock pessimism             -0.636     2.294    
    SLICE_X71Y195        FDRE (Hold_fdre_C_D)         0.075     2.369    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.668     2.316    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X75Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDRE (Prop_fdre_C_Q)         0.141     2.457 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.512    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X75Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X75Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
                         clock pessimism             -0.635     2.316    
    SLICE_X75Y197        FDRE (Hold_fdre_C_D)         0.075     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                         clock pessimism             -0.635     2.314    
    SLICE_X75Y191        FDRE (Hold_fdre_C_D)         0.075     2.389    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/C
                         clock pessimism             -0.635     2.314    
    SLICE_X77Y191        FDRE (Hold_fdre_C_D)         0.075     2.389    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X72Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y197        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.058     2.514    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X72Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X72Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C
                         clock pessimism             -0.636     2.315    
    SLICE_X72Y197        FDRE (Hold_fdre_C_D)         0.076     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         8.000       4.000      PCIE_X0Y0           i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[0]/C
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[1]/C
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[2]/C
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[3]/C
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         4.000       3.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.524       0.036      PCIE_X0Y0           i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.390       0.250      PCIE_X0Y0           i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y0
  To Clock:  clk_250mhz_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.592         4.000       2.408      BUFGCTRL_X0Y1    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.821ns (28.050%)  route 2.106ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 9.551 - 4.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT3 (Prop_lut3_I0_O)        0.126     8.447 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1/O
                         net (fo=2, routed)           0.393     8.839    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1_n_0
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     9.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/C
                         clock pessimism              0.317     9.868    
                         clock uncertainty           -0.065     9.804    
    SLICE_X79Y190        FDRE (Setup_fdre_C_D)       -0.225     9.579    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.905ns (29.375%)  route 2.176ns (70.626%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 9.551 - 4.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I3_O)        0.105     8.426 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2/O
                         net (fo=2, routed)           0.463     8.888    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2_n_0
    SLICE_X79Y190        LUT6 (Prop_lut6_I5_O)        0.105     8.993 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_1/O
                         net (fo=1, routed)           0.000     8.993    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/p_1_in__0[0]
    SLICE_X79Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     9.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/C
                         clock pessimism              0.317     9.868    
                         clock uncertainty           -0.065     9.804    
    SLICE_X79Y190        FDSE (Setup_fdse_C_D)        0.032     9.836    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.104ns (36.149%)  route 1.950ns (63.851%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 9.551 - 4.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT3 (Prop_lut3_I0_O)        0.126     8.447 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1/O
                         net (fo=2, routed)           0.237     8.683    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I0_O)        0.283     8.966 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_i_1/O
                         net (fo=1, routed)           0.000     8.966    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     9.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C
                         clock pessimism              0.317     9.868    
                         clock uncertainty           -0.065     9.804    
    SLICE_X78Y190        FDRE (Setup_fdre_C_D)        0.074     9.878    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.905ns (30.268%)  route 2.085ns (69.732%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 9.551 - 4.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I3_O)        0.105     8.426 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2/O
                         net (fo=2, routed)           0.372     8.797    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2_n_0
    SLICE_X78Y190        LUT6 (Prop_lut6_I2_O)        0.105     8.902 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     8.902    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     9.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C
                         clock pessimism              0.317     9.868    
                         clock uncertainty           -0.065     9.804    
    SLICE_X78Y190        FDRE (Setup_fdre_C_D)        0.072     9.876    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 9.552 - 4.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     9.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/C
                         clock pessimism              0.317     9.869    
                         clock uncertainty           -0.065     9.805    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306     9.499    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 9.552 - 4.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     9.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/C
                         clock pessimism              0.317     9.869    
                         clock uncertainty           -0.065     9.805    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306     9.499    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 9.552 - 4.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     9.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/C
                         clock pessimism              0.317     9.869    
                         clock uncertainty           -0.065     9.805    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306     9.499    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 9.552 - 4.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     9.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[4]/C
                         clock pessimism              0.317     9.869    
                         clock uncertainty           -0.065     9.805    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306     9.499    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[4]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 9.552 - 4.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     9.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[5]/C
                         clock pessimism              0.317     9.869    
                         clock uncertainty           -0.065     9.805    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306     9.499    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[5]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 9.552 - 4.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     9.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[6]/C
                         clock pessimism              0.317     9.869    
                         clock uncertainty           -0.065     9.805    
    SLICE_X80Y196        FDRE (Setup_fdre_C_CE)      -0.306     9.499    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[6]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  0.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[14]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.522%)  route 0.458ns (76.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.664     2.312    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/INT_OOBCLK_OUT
    SLICE_X72Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y188        FDRE (Prop_fdre_C_Q)         0.141     2.453 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[14]/Q
                         net (fo=1, routed)           0.458     2.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_8[14]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.598     2.334    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[14])
                                                      0.489     2.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.823    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.164ns (26.720%)  route 0.450ns (73.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.665     2.313    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/INT_OOBCLK_OUT
    SLICE_X76Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_fdre_C_Q)         0.164     2.477 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.450     2.927    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_9[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.598     2.334    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.479     2.813    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/C
                         clock pessimism             -0.635     2.315    
    SLICE_X77Y193        FDRE (Hold_fdre_C_D)         0.076     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/C
                         clock pessimism             -0.636     2.315    
    SLICE_X79Y193        FDRE (Hold_fdre_C_D)         0.076     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1[0]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
                         clock pessimism             -0.636     2.294    
    SLICE_X69Y196        FDRE (Hold_fdre_C_D)         0.075     2.369    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y195        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C
                         clock pessimism             -0.636     2.294    
    SLICE_X71Y195        FDRE (Hold_fdre_C_D)         0.075     2.369    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.668     2.316    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X75Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDRE (Prop_fdre_C_Q)         0.141     2.457 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     2.512    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[3]
    SLICE_X75Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X75Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
                         clock pessimism             -0.635     2.316    
    SLICE_X75Y197        FDRE (Hold_fdre_C_D)         0.075     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C
                         clock pessimism             -0.635     2.314    
    SLICE_X75Y191        FDRE (Hold_fdre_C_D)         0.075     2.389    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/C
                         clock pessimism             -0.635     2.314    
    SLICE_X77Y191        FDRE (Hold_fdre_C_D)         0.075     2.389    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X72Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y197        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.058     2.514    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X72Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X72Y197        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C
                         clock pessimism             -0.636     2.315    
    SLICE_X72Y197        FDRE (Hold_fdre_C_D)         0.076     2.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_X0Y0           i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[0]/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[1]/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[2]/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[3]/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg2_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.854         2.000       1.146      SLICE_X76Y153       i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.524       0.036      PCIE_X0Y0           i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.390       0.250      PCIE_X0Y0           i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        4.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.860ns  (logic 1.285ns (10.835%)  route 10.575ns (89.165%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.369    10.459    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X58Y181        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    10.911 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9/O[2]
                         net (fo=92, routed)          2.143    13.055    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9_n_5
    SLICE_X34Y186        LUT2 (Prop_lut2_I1_O)        0.244    13.299 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[676]_i_6/O
                         net (fo=22, routed)          3.406    16.705    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[676]_i_6_n_0
    SLICE_X66Y189        LUT6 (Prop_lut6_I0_O)        0.105    16.810 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[4]_i_4/O
                         net (fo=1, routed)           0.657    17.467    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[4]_i_4_n_0
    SLICE_X65Y189        LUT6 (Prop_lut6_I3_O)        0.105    17.572 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[4]_i_1__0/O
                         net (fo=1, routed)           0.000    17.572    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[4]_i_1__0_n_0
    SLICE_X65Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.403    21.504    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[4]/C
                         clock pessimism              0.250    21.754    
                         clock uncertainty           -0.079    21.675    
    SLICE_X65Y189        FDRE (Setup_fdre_C_D)        0.032    21.707    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[4]
  -------------------------------------------------------------------
                         required time                         21.707    
                         arrival time                         -17.572    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 1.285ns (10.965%)  route 10.435ns (89.035%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 21.505 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.369    10.459    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X58Y181        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    10.911 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9/O[2]
                         net (fo=92, routed)          2.143    13.055    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9_n_5
    SLICE_X34Y186        LUT2 (Prop_lut2_I1_O)        0.244    13.299 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[676]_i_6/O
                         net (fo=22, routed)          3.376    16.675    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[676]_i_6_n_0
    SLICE_X69Y186        LUT6 (Prop_lut6_I0_O)        0.105    16.780 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[68]_i_4/O
                         net (fo=1, routed)           0.546    17.326    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[68]_i_4_n_0
    SLICE_X69Y186        LUT6 (Prop_lut6_I3_O)        0.105    17.431 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[68]_i_1__0/O
                         net (fo=1, routed)           0.000    17.431    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[68]_i_1__0_n_0
    SLICE_X69Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.404    21.505    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X69Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[68]/C
                         clock pessimism              0.250    21.755    
                         clock uncertainty           -0.079    21.676    
    SLICE_X69Y186        FDRE (Setup_fdre_C_D)        0.030    21.706    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[68]
  -------------------------------------------------------------------
                         required time                         21.706    
                         arrival time                         -17.431    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 1.418ns (12.302%)  route 10.108ns (87.698%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 21.542 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.275    10.366    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X54Y180        LUT1 (Prop_lut1_I0_O)        0.105    10.471 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[699]_i_14/O
                         net (fo=1, routed)           0.000    10.471    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[699]_i_14_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    10.951 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[699]_i_9/O[2]
                         net (fo=92, routed)          1.817    12.768    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[699]_i_9_n_5
    SLICE_X39Y186        LUT2 (Prop_lut2_I1_O)        0.244    13.012 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[675]_i_6/O
                         net (fo=22, routed)          3.552    16.564    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[675]_i_6_n_0
    SLICE_X74Y182        LUT6 (Prop_lut6_I0_O)        0.105    16.669 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[195]_i_4/O
                         net (fo=1, routed)           0.464    17.133    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[195]_i_4_n_0
    SLICE_X75Y180        LUT6 (Prop_lut6_I3_O)        0.105    17.238 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[195]_i_1__0/O
                         net (fo=1, routed)           0.000    17.238    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[195]_i_1__0_n_0
    SLICE_X75Y180        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.441    21.542    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y180        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[195]/C
                         clock pessimism              0.250    21.792    
                         clock uncertainty           -0.079    21.713    
    SLICE_X75Y180        FDRE (Setup_fdre_C_D)        0.032    21.745    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[195]
  -------------------------------------------------------------------
                         required time                         21.745    
                         arrival time                         -17.238    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 1.593ns (13.823%)  route 9.931ns (86.177%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.537ns = ( 21.537 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.373    10.464    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X64Y177        LUT1 (Prop_lut1_I0_O)        0.105    10.569 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[702]_i_15/O
                         net (fo=1, routed)           0.000    10.569    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[702]_i_15_n_0
    SLICE_X64Y177        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    11.050 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[702]_i_10/O[2]
                         net (fo=92, routed)          1.945    12.995    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[702]_i_10_n_5
    SLICE_X49Y178        LUT2 (Prop_lut2_I1_O)        0.256    13.251 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[702]_i_8/O
                         net (fo=22, routed)          2.754    16.005    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[702]_i_8_n_0
    SLICE_X70Y176        LUT6 (Prop_lut6_I2_O)        0.267    16.272 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[126]_i_4__0/O
                         net (fo=1, routed)           0.859    17.131    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[126]_i_4__0_n_0
    SLICE_X74Y176        LUT6 (Prop_lut6_I3_O)        0.105    17.236 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[126]_i_1__0/O
                         net (fo=1, routed)           0.000    17.236    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[126]_i_1__0_n_0
    SLICE_X74Y176        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.436    21.537    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X74Y176        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[126]/C
                         clock pessimism              0.250    21.787    
                         clock uncertainty           -0.079    21.708    
    SLICE_X74Y176        FDRE (Setup_fdre_C_D)        0.076    21.784    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[126]
  -------------------------------------------------------------------
                         required time                         21.784    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.425ns  (logic 1.285ns (11.247%)  route 10.140ns (88.753%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 21.503 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.369    10.459    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X58Y181        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    10.911 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9/O[2]
                         net (fo=92, routed)          2.143    13.055    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9_n_5
    SLICE_X34Y186        LUT2 (Prop_lut2_I1_O)        0.244    13.299 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[676]_i_6/O
                         net (fo=22, routed)          3.275    16.573    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[676]_i_6_n_0
    SLICE_X64Y187        LUT6 (Prop_lut6_I0_O)        0.105    16.678 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[164]_i_3__0/O
                         net (fo=1, routed)           0.353    17.032    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[164]_i_3__0_n_0
    SLICE_X64Y187        LUT5 (Prop_lut5_I3_O)        0.105    17.137 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[164]_i_1__0/O
                         net (fo=1, routed)           0.000    17.137    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[164]_i_1__0_n_0
    SLICE_X64Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.402    21.503    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X64Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[164]/C
                         clock pessimism              0.250    21.753    
                         clock uncertainty           -0.079    21.674    
    SLICE_X64Y187        FDRE (Setup_fdre_C_D)        0.030    21.704    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[164]
  -------------------------------------------------------------------
                         required time                         21.704    
                         arrival time                         -17.137    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.488ns  (logic 1.418ns (12.344%)  route 10.070ns (87.656%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 21.547 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.275    10.366    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X54Y180        LUT1 (Prop_lut1_I0_O)        0.105    10.471 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[699]_i_14/O
                         net (fo=1, routed)           0.000    10.471    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[699]_i_14_n_0
    SLICE_X54Y180        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    10.951 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[699]_i_9/O[2]
                         net (fo=92, routed)          1.817    12.768    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[699]_i_9_n_5
    SLICE_X39Y186        LUT2 (Prop_lut2_I1_O)        0.244    13.012 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[675]_i_6/O
                         net (fo=22, routed)          3.255    16.266    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[675]_i_6_n_0
    SLICE_X70Y186        LUT6 (Prop_lut6_I0_O)        0.105    16.371 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[3]_i_4__0/O
                         net (fo=1, routed)           0.723    17.094    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[3]_i_4__0_n_0
    SLICE_X76Y186        LUT6 (Prop_lut6_I3_O)        0.105    17.199 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[3]_i_1__0/O
                         net (fo=1, routed)           0.000    17.199    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[3]_i_1__0_n_0
    SLICE_X76Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.446    21.547    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X76Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[3]/C
                         clock pessimism              0.250    21.797    
                         clock uncertainty           -0.079    21.718    
    SLICE_X76Y186        FDRE (Setup_fdre_C_D)        0.076    21.794    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[3]
  -------------------------------------------------------------------
                         required time                         21.794    
                         arrival time                         -17.199    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[36]/D
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.357ns  (logic 1.285ns (11.315%)  route 10.072ns (88.685%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 21.505 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.369    10.459    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X58Y181        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.452    10.911 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9/O[2]
                         net (fo=92, routed)          2.143    13.055    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9_n_5
    SLICE_X34Y186        LUT2 (Prop_lut2_I1_O)        0.244    13.299 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[676]_i_6/O
                         net (fo=22, routed)          2.970    16.269    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[676]_i_6_n_0
    SLICE_X69Y189        LUT6 (Prop_lut6_I0_O)        0.105    16.374 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[36]_i_4__0/O
                         net (fo=1, routed)           0.590    16.964    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[36]_i_4__0_n_0
    SLICE_X65Y190        LUT6 (Prop_lut6_I3_O)        0.105    17.069 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[36]_i_1__0/O
                         net (fo=1, routed)           0.000    17.069    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[36]_i_1__0_n_0
    SLICE_X65Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.404    21.505    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[36]/C
                         clock pessimism              0.250    21.755    
                         clock uncertainty           -0.079    21.676    
    SLICE_X65Y190        FDSE (Setup_fdse_C_D)        0.032    21.708    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[36]
  -------------------------------------------------------------------
                         required time                         21.708    
                         arrival time                         -17.069    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[172]/D
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.338ns  (logic 1.528ns (13.476%)  route 9.810ns (86.524%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 21.503 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.369    10.459    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X58Y181        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.503    10.962 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9/O[3]
                         net (fo=96, routed)          2.513    13.475    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[700]_i_9_n_4
    SLICE_X43Y182        LUT3 (Prop_lut3_I0_O)        0.273    13.748 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[700]_i_8/O
                         net (fo=12, routed)          2.448    16.196    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[700]_i_8_n_0
    SLICE_X62Y188        LUT6 (Prop_lut6_I4_O)        0.268    16.464 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[172]_i_3__0/O
                         net (fo=1, routed)           0.481    16.945    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[172]_i_3__0_n_0
    SLICE_X64Y188        LUT6 (Prop_lut6_I4_O)        0.105    17.050 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[172]_i_1__0/O
                         net (fo=1, routed)           0.000    17.050    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[172]_i_1__0_n_0
    SLICE_X64Y188        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.402    21.503    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X64Y188        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[172]/C
                         clock pessimism              0.250    21.753    
                         clock uncertainty           -0.079    21.674    
    SLICE_X64Y188        FDSE (Setup_fdse_C_D)        0.030    21.704    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[172]
  -------------------------------------------------------------------
                         required time                         21.704    
                         arrival time                         -17.050    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[608]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.380ns  (logic 0.589ns (5.176%)  route 10.791ns (94.824%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 21.546 - 16.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.363     5.707    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y148        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y148        FDCE (Prop_fdce_C_Q)         0.379     6.086 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/Q
                         net (fo=24, routed)          0.998     7.084    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[31]
    SLICE_X47Y159        LUT3 (Prop_lut3_I0_O)        0.105     7.189 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[703]_i_5/O
                         net (fo=706, routed)         9.793    16.982    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[703]_i_5_n_0
    SLICE_X81Y165        LUT4 (Prop_lut4_I2_O)        0.105    17.087 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[608]_i_1/O
                         net (fo=1, routed)           0.000    17.087    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[608]_i_1_n_0
    SLICE_X81Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[608]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.445    21.546    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X81Y165        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[608]/C
                         clock pessimism              0.250    21.796    
                         clock uncertainty           -0.079    21.717    
    SLICE_X81Y165        FDRE (Setup_fdre_C_D)        0.030    21.747    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[608]
  -------------------------------------------------------------------
                         required time                         21.747    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 0.877ns (7.745%)  route 10.447ns (92.255%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 21.501 - 16.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.367     5.711    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145        FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=652, routed)         4.729    10.819    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/in_dout[16]
    SLICE_X33Y184        LUT2 (Prop_lut2_I1_O)        0.126    10.945 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[445]_i_5/O
                         net (fo=48, routed)          5.036    15.981    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[445]_i_5_n_0
    SLICE_X71Y181        LUT6 (Prop_lut6_I1_O)        0.267    16.248 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[125]_i_2__0/O
                         net (fo=1, routed)           0.682    16.931    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw91_in[125]
    SLICE_X71Y181        LUT6 (Prop_lut6_I0_O)        0.105    17.036 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[125]_i_1__0/O
                         net (fo=1, routed)           0.000    17.036    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw[125]_i_1__0_n_0
    SLICE_X71Y181        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.400    21.501    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X71Y181        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[125]/C
                         clock pessimism              0.250    21.751    
                         clock uncertainty           -0.079    21.672    
    SLICE_X71Y181        FDRE (Setup_fdre_C_D)        0.030    21.702    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[125]
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                         -17.036    
  -------------------------------------------------------------------
                         slack                                  4.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/tdata_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.744%)  route 0.243ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.588     2.236    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/user_clk_out
    SLICE_X73Y112        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/tdata_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y112        FDRE (Prop_fdre_C_Q)         0.141     2.377 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/tdata_reg[90]/Q
                         net (fo=1, routed)           0.243     2.619    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[9]
    RAMB36_X2Y21         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.900     2.908    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y21         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.616     2.292    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.296     2.588    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.044%)  route 0.273ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.581     2.229    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X72Y127        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127        FDRE (Prop_fdre_C_Q)         0.141     2.370 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[20]/Q
                         net (fo=1, routed)           0.273     2.643    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB18_X2Y48         RAMB18E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.889     2.897    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y48         RAMB18E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.594     2.303    
    RAMB18_X2Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     2.599    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/tdata_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.163%)  route 0.272ns (65.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.552     2.200    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/user_clk_out
    SLICE_X63Y126        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/tdata_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_fdre_C_Q)         0.141     2.341 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_filter/tdata_reg[33]/Q
                         net (fo=1, routed)           0.272     2.612    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[6]
    RAMB36_X1Y24         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.858     2.866    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y24         RAMB36E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.594     2.272    
    RAMB36_X1Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.568    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.699%)  route 0.277ns (66.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.581     2.229    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X72Y127        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127        FDRE (Prop_fdre_C_Q)         0.141     2.370 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[30]/Q
                         net (fo=1, routed)           0.277     2.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[30]
    RAMB18_X2Y48         RAMB18E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.889     2.897    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y48         RAMB18E1                                     r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.594     2.303    
    RAMB18_X2Y48         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.296     2.599    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_84_86/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.562     2.210    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/user_clk_out
    SLICE_X61Y146        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y146        FDRE (Prop_fdre_C_Q)         0.141     2.351 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[84]/Q
                         net (fo=2, routed)           0.067     2.418    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_84_86/DIA
    SLICE_X60Y146        RAMD64E                                      r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_84_86/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.832     2.840    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_84_86/WCLK
    SLICE_X60Y146        RAMD64E                                      r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_84_86/RAMA/CLK
                         clock pessimism             -0.618     2.223    
    SLICE_X60Y146        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.370    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_84_86/RAMA
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_90_92/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.564     2.212    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/user_clk_out
    SLICE_X63Y143        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y143        FDRE (Prop_fdre_C_Q)         0.141     2.353 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[90]/Q
                         net (fo=2, routed)           0.067     2.420    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_90_92/DIA
    SLICE_X62Y143        RAMD64E                                      r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_90_92/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.834     2.842    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_90_92/WCLK
    SLICE_X62Y143        RAMD64E                                      r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_90_92/RAMA/CLK
                         clock pessimism             -0.618     2.225    
    SLICE_X62Y143        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.372    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_90_92/RAMA
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_102_104/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.561     2.209    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/user_clk_out
    SLICE_X57Y146        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y146        FDRE (Prop_fdre_C_Q)         0.141     2.350 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[102]/Q
                         net (fo=2, routed)           0.067     2.417    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_102_104/DIA
    SLICE_X56Y146        RAMD64E                                      r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_102_104/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.831     2.838    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_102_104/WCLK
    SLICE_X56Y146        RAMD64E                                      r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_102_104/RAMA/CLK
                         clock pessimism             -0.617     2.222    
    SLICE_X56Y146        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.369    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_102_104/RAMA
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_105_107/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.562     2.210    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/user_clk_out
    SLICE_X57Y147        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     2.351 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/tdata_reg[105]/Q
                         net (fo=2, routed)           0.067     2.418    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_105_107/DIA
    SLICE_X56Y147        RAMD64E                                      r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_105_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.832     2.839    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_105_107/WCLK
    SLICE_X56Y147        RAMD64E                                      r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_105_107/RAMA/CLK
                         clock pessimism             -0.617     2.223    
    SLICE_X56Y147        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.370    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_105_107/RAMA
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.690%)  route 0.175ns (55.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X43Y150        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y150        FDRE (Prop_fdre_C_Q)         0.141     2.436 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/Q
                         net (fo=1, routed)           0.175     2.611    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X43Y148        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.834     2.842    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.365     2.477    
    SLICE_X43Y148        FDCE (Hold_fdce_C_D)         0.075     2.552    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.553    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[43]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.314%)  route 0.673ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.636     2.284    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X51Y168        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y168        FDRE (Prop_fdre_C_Q)         0.141     2.425 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[11]/Q
                         net (fo=1, routed)           0.673     3.098    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/trn_td[43]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[43]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_USERCLK2_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.369     2.560    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[43])
                                                      0.477     3.037    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK    n/a                4.000         16.000      12.000     PCIE_X0Y0        i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         16.000      12.000     PCIE_X0Y0        i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.170         16.000      13.830     RAMB36_X1Y35     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.170         16.000      13.830     RAMB36_X1Y35     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.170         16.000      13.830     RAMB36_X1Y36     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.170         16.000      13.830     RAMB36_X1Y36     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.170         16.000      13.830     RAMB36_X1Y37     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.170         16.000      13.830     RAMB36_X1Y37     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                2.170         16.000      13.830     RAMB36_X2Y36     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                2.170         16.000      13.830     RAMB36_X2Y36     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       16.000      197.360    MMCME2_ADV_X0Y1  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X54Y146    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_102_104/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X54Y146    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_102_104/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X60Y149    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X54Y146    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_102_104/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                1.130         8.000       6.870      SLICE_X54Y146    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_bar_controller/i_pcileech_tlps128_bar_rdengine/i_fifo_134_134_clk1_bar_rdrsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_102_104/RAMA/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.013       0.547      PCIE_X0Y0        i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.024       0.616      PCIE_X0Y0        i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.954ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.954ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.836ns  (logic 0.348ns (41.650%)  route 0.488ns (58.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.488     0.836    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X40Y98         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)       -0.210     9.790    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  8.954    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.912%)  route 0.482ns (58.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.482     0.830    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X42Y94         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.166     9.834    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  9.004    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.912%)  route 0.482ns (58.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136                                     0.000     0.000 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.482     0.830    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y136        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y136        FDRE (Setup_fdre_C_D)       -0.166     9.834    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  9.004    

Slack (MET) :             9.042ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.753ns  (logic 0.398ns (52.874%)  route 0.355ns (47.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.355     0.753    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X41Y94         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)       -0.205     9.795    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.042    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.753ns  (logic 0.398ns (52.838%)  route 0.355ns (47.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.355     0.753    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X41Y95         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.202     9.798    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.106ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.720ns  (logic 0.348ns (48.346%)  route 0.372ns (51.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134                                     0.000     0.000 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.372     0.720    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X40Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y134        FDRE (Setup_fdre_C_D)       -0.174     9.826    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.826    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  9.106    

Slack (MET) :             9.134ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.791ns  (logic 0.433ns (54.756%)  route 0.358ns (45.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.358     0.791    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y95         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)       -0.075     9.925    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  9.134    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.260%)  route 0.375ns (49.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134                                     0.000     0.000 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375     0.754    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X40Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y134        FDRE (Setup_fdre_C_D)       -0.073     9.927    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.379     0.758    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X42Y94         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)       -0.033     9.967    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  9.209    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136                                     0.000     0.000 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.379     0.758    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X30Y136        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y136        FDRE (Setup_fdre_C_D)       -0.033     9.967    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  9.209    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.835ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.835ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.955ns  (logic 0.348ns (36.425%)  route 0.607ns (63.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y150                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y150        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.607     0.955    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X43Y151        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X43Y151        FDRE (Setup_fdre_C_D)       -0.210    15.790    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 14.835    

Slack (MET) :             14.873ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.961ns  (logic 0.348ns (36.223%)  route 0.613ns (63.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y121                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X71Y121        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.613     0.961    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X70Y121        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X70Y121        FDRE (Setup_fdre_C_D)       -0.166    15.834    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.834    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 14.873    

Slack (MET) :             14.922ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.878ns  (logic 0.398ns (45.329%)  route 0.480ns (54.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.480     0.878    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X67Y116        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X67Y116        FDRE (Setup_fdre_C_D)       -0.200    15.800    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 14.922    

Slack (MET) :             14.958ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.832ns  (logic 0.348ns (41.841%)  route 0.484ns (58.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y150                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X45Y150        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.484     0.832    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y150        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X44Y150        FDRE (Setup_fdre_C_D)       -0.210    15.790    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                 14.958    

Slack (MET) :             14.965ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.825ns  (logic 0.348ns (42.177%)  route 0.477ns (57.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y184                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y184        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.825    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X17Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X17Y184        FDRE (Setup_fdre_C_D)       -0.210    15.790    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                 14.965    

Slack (MET) :             14.969ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.821ns  (logic 0.348ns (42.399%)  route 0.473ns (57.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y167                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X36Y167        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.473     0.821    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y167        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X40Y167        FDRE (Setup_fdre_C_D)       -0.210    15.790    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.790    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                 14.969    

Slack (MET) :             14.973ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.820ns  (logic 0.348ns (42.431%)  route 0.472ns (57.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.472     0.820    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X39Y167        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)       -0.207    15.793    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.793    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                 14.973    

Slack (MET) :             15.005ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.829ns  (logic 0.348ns (41.974%)  route 0.481ns (58.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y164        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.481     0.829    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y167        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X38Y167        FDRE (Setup_fdre_C_D)       -0.166    15.834    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.834    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                 15.005    

Slack (MET) :             15.025ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.110%)  route 0.459ns (56.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y121                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X71Y121        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.807    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X70Y121        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X70Y121        FDRE (Setup_fdre_C_D)       -0.168    15.832    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.832    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                 15.025    

Slack (MET) :             15.029ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.651%)  route 0.373ns (48.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y143                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X30Y143        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.373     0.771    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y143        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X29Y143        FDRE (Setup_fdre_C_D)       -0.200    15.800    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 15.029    





---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.017ns  (logic 0.379ns (37.279%)  route 0.638ns (62.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134                                     0.000     0.000 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.638     1.017    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X39Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y134        FDRE (Setup_fdre_C_D)       -0.075     9.925    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  8.908    

Slack (MET) :             9.004ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.830ns  (logic 0.348ns (41.912%)  route 0.482ns (58.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.482     0.830    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X46Y93         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y93         FDRE (Setup_fdre_C_D)       -0.166     9.834    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  9.004    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.750ns  (logic 0.398ns (53.060%)  route 0.352ns (46.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.352     0.750    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X44Y91         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.205     9.795    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.074ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.714ns  (logic 0.348ns (48.735%)  route 0.366ns (51.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134                                     0.000     0.000 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.366     0.714    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X35Y135        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y135        FDRE (Setup_fdre_C_D)       -0.212     9.788    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  9.074    

Slack (MET) :             9.087ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.703ns  (logic 0.348ns (49.506%)  route 0.355ns (50.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.355     0.703    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X47Y90         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y90         FDRE (Setup_fdre_C_D)       -0.210     9.790    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  9.087    

Slack (MET) :             9.088ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.561%)  route 0.354ns (50.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.354     0.702    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)       -0.210     9.790    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  9.088    

Slack (MET) :             9.136ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.789ns  (logic 0.433ns (54.877%)  route 0.356ns (45.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.356     0.789    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X43Y91         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y91         FDRE (Setup_fdre_C_D)       -0.075     9.925    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  9.136    

Slack (MET) :             9.158ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.767ns  (logic 0.379ns (49.423%)  route 0.388ns (50.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y132                                     0.000     0.000 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y132        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.388     0.767    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y132        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y132        FDRE (Setup_fdre_C_D)       -0.075     9.925    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  9.158    

Slack (MET) :             9.185ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.786ns  (logic 0.433ns (55.107%)  route 0.353ns (44.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.353     0.786    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X38Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)       -0.029     9.971    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  9.185    

Slack (MET) :             9.203ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.637ns  (logic 0.398ns (62.440%)  route 0.239ns (37.560%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91                                      0.000     0.000 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.239     0.637    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)       -0.160     9.840    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  9.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        5.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.598ns (27.886%)  route 1.546ns (72.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.911ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.567     5.911    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X77Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDRE (Prop_fdre_C_Q)         0.348     6.259 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=1, routed)           0.942     7.201    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rst_drp_x16
    SLICE_X77Y193        LUT3 (Prop_lut3_I0_O)        0.250     7.451 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.604     8.056    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/DRP_X160
    SLICE_X78Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.171    13.724    
                         clock uncertainty           -0.071    13.653    
    SLICE_X78Y196        FDRE (Setup_fdre_C_D)       -0.201    13.452    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.538ns (26.952%)  route 1.458ns (73.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y193        FDRE (Prop_fdre_C_Q)         0.433     6.345 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[9]/Q
                         net (fo=7, routed)           0.791     7.136    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/p_2_in
    SLICE_X77Y193        LUT3 (Prop_lut3_I2_O)        0.105     7.241 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.667     7.908    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/DRP_START0
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.171    13.724    
                         clock uncertainty           -0.071    13.653    
    SLICE_X78Y193        FDRE (Setup_fdre_C_D)       -0.012    13.641    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.641    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.433ns (24.825%)  route 1.311ns (75.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.566     5.910    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y189        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        FDSE (Prop_fdse_C_Q)         0.433     6.343 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=9, routed)           1.311     7.654    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_1
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.448    13.549    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.171    13.721    
                         clock uncertainty           -0.071    13.650    
    SLICE_X79Y188        FDRE (Setup_fdre_C_D)       -0.047    13.603    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.603    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.379ns (25.564%)  route 1.104ns (74.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 13.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.564     5.908    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDRE (Prop_fdre_C_Q)         0.379     6.287 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=2, routed)           1.104     7.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/Q[0]
    SLICE_X80Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.445    13.546    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.171    13.718    
                         clock uncertainty           -0.071    13.647    
    SLICE_X80Y184        FDRE (Setup_fdre_C_D)       -0.033    13.614    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  6.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.098%)  route 0.561ns (79.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.663     2.311    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDRE (Prop_fdre_C_Q)         0.141     2.452 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=2, routed)           0.561     3.013    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/Q[0]
    SLICE_X80Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.937     2.945    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.312     2.633    
    SLICE_X80Y184        FDRE (Hold_fdre_C_D)         0.075     2.708    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.642%)  route 0.569ns (75.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X77Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=1, routed)           0.247     2.702    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rst_drp_start
    SLICE_X77Y193        LUT3 (Prop_lut3_I0_O)        0.045     2.747 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.322     3.069    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/DRP_START0
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.312     2.639    
    SLICE_X78Y193        FDRE (Hold_fdre_C_D)         0.063     2.702    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.164ns (20.469%)  route 0.637ns (79.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.665     2.313    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y189        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        FDSE (Prop_fdse_C_Q)         0.164     2.477 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=9, routed)           0.637     3.114    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_1
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.312     2.637    
    SLICE_X79Y188        FDRE (Hold_fdre_C_D)         0.070     2.707    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.572%)  route 0.571ns (75.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=3, routed)           0.293     2.750    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/p_0_in1_in
    SLICE_X77Y193        LUT3 (Prop_lut3_I1_O)        0.045     2.795 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.277     3.072    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/DRP_X160
    SLICE_X78Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.312     2.639    
    SLICE_X78Y196        FDRE (Hold_fdre_C_D)         0.009     2.648    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.144ns  (logic 0.598ns (27.886%)  route 1.546ns (72.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.911ns = ( 9.911 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     5.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     6.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     8.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     8.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.567     9.911    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X77Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDRE (Prop_fdre_C_Q)         0.348    10.259 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=1, routed)           0.942    11.201    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rst_drp_x16
    SLICE_X77Y193        LUT3 (Prop_lut3_I0_O)        0.250    11.451 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.604    12.056    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/DRP_X160
    SLICE_X78Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.171    13.724    
                         clock uncertainty           -0.191    13.533    
    SLICE_X78Y196        FDRE (Setup_fdre_C_D)       -0.201    13.332    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.332    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.996ns  (logic 0.538ns (26.952%)  route 1.458ns (73.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns = ( 13.552 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns = ( 9.912 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     5.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     6.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     8.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     8.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     9.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y193        FDRE (Prop_fdre_C_Q)         0.433    10.345 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[9]/Q
                         net (fo=7, routed)           0.791    11.136    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/p_2_in
    SLICE_X77Y193        LUT3 (Prop_lut3_I2_O)        0.105    11.241 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.667    11.908    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/DRP_START0
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.451    13.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.171    13.724    
                         clock uncertainty           -0.191    13.533    
    SLICE_X78Y193        FDRE (Setup_fdre_C_D)       -0.012    13.521    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.521    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.744ns  (logic 0.433ns (24.825%)  route 1.311ns (75.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 13.549 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 9.910 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     5.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     6.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     8.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     8.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.566     9.910    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y189        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        FDSE (Prop_fdse_C_Q)         0.433    10.343 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=9, routed)           1.311    11.654    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_1
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.448    13.549    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.171    13.721    
                         clock uncertainty           -0.191    13.530    
    SLICE_X79Y188        FDRE (Setup_fdre_C_D)       -0.047    13.483    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.483    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.483ns  (logic 0.379ns (25.564%)  route 1.104ns (74.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 13.546 - 8.000 ) 
    Source Clock Delay      (SCD):    5.908ns = ( 9.908 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     5.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     5.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     6.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     8.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     8.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.564     9.908    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDRE (Prop_fdre_C_Q)         0.379    10.287 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=2, routed)           1.104    11.391    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/Q[0]
    SLICE_X80Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.445    13.546    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.171    13.718    
                         clock uncertainty           -0.191    13.527    
    SLICE_X80Y184        FDRE (Setup_fdre_C_D)       -0.033    13.494    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                         -11.391    
  -------------------------------------------------------------------
                         slack                                  2.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.098%)  route 0.561ns (79.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.663     2.311    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y186        FDRE (Prop_fdre_C_Q)         0.141     2.452 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_onehot_fsm_reg[2]/Q
                         net (fo=2, routed)           0.561     3.013    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/Q[0]
    SLICE_X80Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.937     2.945    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.312     2.633    
                         clock uncertainty            0.191     2.824    
    SLICE_X80Y184        FDRE (Hold_fdre_C_D)         0.075     2.899    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.642%)  route 0.569ns (75.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X77Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START_reg/Q
                         net (fo=1, routed)           0.247     2.702    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rst_drp_start
    SLICE_X77Y193        LUT3 (Prop_lut3_I0_O)        0.045     2.747 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.322     3.069    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/DRP_START0
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.312     2.639    
                         clock uncertainty            0.191     2.830    
    SLICE_X78Y193        FDRE (Hold_fdre_C_D)         0.063     2.893    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.164ns (20.469%)  route 0.637ns (79.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.665     2.313    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y189        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        FDSE (Prop_fdse_C_Q)         0.164     2.477 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[0]/Q
                         net (fo=9, routed)           0.637     3.114    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_1
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/CLK
    SLICE_X79Y188        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.191     2.828    
    SLICE_X79Y188        FDRE (Hold_fdre_C_D)         0.070     2.898    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.572%)  route 0.571ns (75.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=3, routed)           0.293     2.750    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/p_0_in1_in
    SLICE_X77Y193        LUT3 (Prop_lut3_I1_O)        0.045     2.795 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.277     3.072    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/DRP_X160
    SLICE_X78Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.312     2.639    
                         clock uncertainty            0.191     2.830    
    SLICE_X78Y196        FDRE (Hold_fdre_C_D)         0.009     2.839    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.433ns (25.047%)  route 1.296ns (74.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 13.548 - 8.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.559     5.903    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y181        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y181        FDRE (Prop_fdre_C_Q)         0.433     6.336 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.296     7.632    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.447    13.548    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.171    13.720    
                         clock uncertainty           -0.071    13.649    
    SLICE_X79Y186        FDRE (Setup_fdre_C_D)       -0.042    13.607    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.607    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.433ns (27.020%)  route 1.169ns (72.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 13.551 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDSE (Prop_fdse_C_Q)         0.433     6.345 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.169     7.515    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/done
    SLICE_X78Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450    13.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.171    13.723    
                         clock uncertainty           -0.071    13.652    
    SLICE_X78Y191        FDRE (Setup_fdre_C_D)       -0.012    13.640    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.640    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.433ns (28.330%)  route 1.095ns (71.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 13.551 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDSE (Prop_fdse_C_Q)         0.433     6.345 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.095     7.441    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/done
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450    13.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.171    13.723    
                         clock uncertainty           -0.071    13.652    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)       -0.059    13.593    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  6.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.164ns (23.685%)  route 0.528ns (76.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDSE (Prop_fdse_C_Q)         0.164     2.479 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.528     3.008    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/done
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.312     2.638    
    SLICE_X77Y193        FDRE (Hold_fdre_C_D)         0.066     2.704    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.164ns (22.668%)  route 0.559ns (77.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDSE (Prop_fdse_C_Q)         0.164     2.479 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.559     3.039    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/done
    SLICE_X78Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.312     2.638    
    SLICE_X78Y191        FDRE (Hold_fdre_C_D)         0.063     2.701    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.164ns (21.642%)  route 0.594ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.660     2.308    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y181        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y181        FDRE (Prop_fdre_C_Q)         0.164     2.472 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.594     3.066    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.312     2.634    
    SLICE_X79Y186        FDRE (Hold_fdre_C_D)         0.070     2.704    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.379ns (13.019%)  route 2.532ns (86.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.568     5.912    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X77Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y156        FDRE (Prop_fdre_C_Q)         0.379     6.291 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/Q
                         net (fo=3, routed)           2.532     8.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_auton
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKAUTON)
                                                      0.099    13.579    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDOWNSTREAMDEEMPHSOURCE
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.433ns (15.910%)  route 2.289ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.569     5.913    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X80Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDRE (Prop_fdre_C_Q)         0.433     6.346 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/Q
                         net (fo=3, routed)           2.289     8.635    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_downstream_deemph_source
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDOWNSTREAMDEEMPHSOURCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDOWNSTREAMDEEMPHSOURCE)
                                                      0.003    13.483    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.483    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/C
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.379ns (14.260%)  route 2.279ns (85.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.550     5.894    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y175        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y175        FDSE (Prop_fdse_C_Q)         0.379     6.273 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/Q
                         net (fo=3, routed)           2.279     8.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLUPSTREAMPREFERDEEMPH)
                                                     -0.042    13.438    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTRANSMITHOTRST
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.433ns (16.237%)  route 2.234ns (83.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.517     5.861    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X62Y166        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        FDRE (Prop_fdre_C_Q)         0.433     6.294 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/Q
                         net (fo=3, routed)           2.234     8.528    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_transmit_hot_rst
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTRANSMITHOTRST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLTRANSMITHOTRST)
                                                     -0.015    13.465    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.379ns (14.346%)  route 2.263ns (85.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.523     5.867    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X71Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDRE (Prop_fdre_C_Q)         0.379     6.246 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/Q
                         net (fo=3, routed)           2.263     8.509    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[1]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[1])
                                                     -0.022    13.458    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.458    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/C
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.433ns (16.288%)  route 2.225ns (83.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.561     5.905    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X74Y184        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.433     6.338 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/Q
                         net (fo=3, routed)           2.225     8.564    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_speed
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKSPEED)
                                                      0.044    13.524    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.524    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.433ns (16.072%)  route 2.261ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.523     5.867    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X66Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y189        FDRE (Prop_fdre_C_Q)         0.433     6.300 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/Q
                         net (fo=3, routed)           2.261     8.561    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[1]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[1])
                                                      0.090    13.570    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.433ns (17.416%)  route 2.053ns (82.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.557     5.901    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X78Y169        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y169        FDRE (Prop_fdre_C_Q)         0.433     6.334 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/Q
                         net (fo=3, routed)           2.053     8.388    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[0])
                                                      0.026    13.506    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  5.118    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.433ns (17.812%)  route 1.998ns (82.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.519     5.863    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X66Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y185        FDRE (Prop_fdre_C_Q)         0.433     6.296 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/Q
                         net (fo=3, routed)           1.998     8.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     9.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     9.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    10.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374    12.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    12.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405    13.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171    13.678    
                         clock uncertainty           -0.199    13.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[0])
                                                      0.065    13.545    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.545    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.164ns (13.942%)  route 1.012ns (86.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.659     2.307    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X78Y169        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y169        FDRE (Prop_fdre_C_Q)         0.164     2.471 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/Q
                         net (fo=3, routed)           1.012     3.483    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[0])
                                                      0.516     3.334    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.141ns (11.246%)  route 1.113ns (88.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.643     2.291    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X71Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDRE (Prop_fdre_C_Q)         0.141     2.432 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/Q
                         net (fo=3, routed)           1.113     3.545    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[1]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[1])
                                                      0.520     3.338    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDOWNSTREAMDEEMPHSOURCE
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.164ns (13.470%)  route 1.054ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.667     2.315    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X80Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDRE (Prop_fdre_C_Q)         0.164     2.479 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/Q
                         net (fo=3, routed)           1.054     3.533    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_downstream_deemph_source
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDOWNSTREAMDEEMPHSOURCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDOWNSTREAMDEEMPHSOURCE)
                                                      0.496     3.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.314    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.164ns (12.823%)  route 1.115ns (87.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.642     2.290    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X66Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y185        FDRE (Prop_fdre_C_Q)         0.164     2.454 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/Q
                         net (fo=3, routed)           1.115     3.569    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[0])
                                                      0.513     3.331    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/C
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.164ns (12.496%)  route 1.148ns (87.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.663     2.311    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X74Y184        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.164     2.475 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/Q
                         net (fo=3, routed)           1.148     3.624    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_speed
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKSPEED)
                                                      0.520     3.338    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.164ns (12.275%)  route 1.172ns (87.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.644     2.292    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X66Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y189        FDRE (Prop_fdre_C_Q)         0.164     2.456 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/Q
                         net (fo=3, routed)           1.172     3.628    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[1]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[1])
                                                      0.518     3.336    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/C
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.141ns (10.454%)  route 1.208ns (89.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.654     2.302    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y175        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y175        FDSE (Prop_fdse_C_Q)         0.141     2.443 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/Q
                         net (fo=3, routed)           1.208     3.651    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLUPSTREAMPREFERDEEMPH)
                                                      0.480     3.298    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTRANSMITHOTRST
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.164ns (11.818%)  route 1.224ns (88.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.641     2.289    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X62Y166        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        FDRE (Prop_fdre_C_Q)         0.164     2.453 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/Q
                         net (fo=3, routed)           1.224     3.677    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_transmit_hot_rst
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTRANSMITHOTRST
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLTRANSMITHOTRST)
                                                      0.503     3.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.141ns (10.223%)  route 1.238ns (89.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.667     2.315    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X77Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y156        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/Q
                         net (fo=3, routed)           1.238     3.694    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_auton
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKAUTON)
                                                      0.519     3.337    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.337    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        1.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.433ns (25.047%)  route 1.296ns (74.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 9.548 - 4.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.559     5.903    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y181        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y181        FDRE (Prop_fdre_C_Q)         0.433     6.336 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.296     7.632    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.447     9.548    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.171     9.720    
                         clock uncertainty           -0.191     9.529    
    SLICE_X79Y186        FDRE (Setup_fdre_C_D)       -0.042     9.487    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.487    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.433ns (27.020%)  route 1.169ns (72.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 9.551 - 4.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDSE (Prop_fdse_C_Q)         0.433     6.345 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.169     7.515    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/done
    SLICE_X78Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     9.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.171     9.723    
                         clock uncertainty           -0.191     9.532    
    SLICE_X78Y191        FDRE (Setup_fdre_C_D)       -0.012     9.520    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.520    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.433ns (28.330%)  route 1.095ns (71.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 9.551 - 4.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDSE (Prop_fdse_C_Q)         0.433     6.345 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.095     7.441    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/done
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     9.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.171     9.723    
                         clock uncertainty           -0.191     9.532    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)       -0.059     9.473    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.473    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  2.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.164ns (23.685%)  route 0.528ns (76.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDSE (Prop_fdse_C_Q)         0.164     2.479 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.528     3.008    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/done
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.191     2.829    
    SLICE_X77Y193        FDRE (Hold_fdre_C_D)         0.066     2.895    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.164ns (22.668%)  route 0.559ns (77.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/CLK
    SLICE_X78Y193        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDSE (Prop_fdse_C_Q)         0.164     2.479 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.559     3.039    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/done
    SLICE_X78Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.191     2.829    
    SLICE_X78Y191        FDRE (Hold_fdre_C_D)         0.063     2.892    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.164ns (21.642%)  route 0.594ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=145, routed)         0.660     2.308    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X80Y181        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y181        FDRE (Prop_fdre_C_Q)         0.164     2.472 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.594     3.066    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X79Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.312     2.634    
                         clock uncertainty            0.191     2.825    
    SLICE_X79Y186        FDRE (Hold_fdre_C_D)         0.070     2.895    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.379ns (13.019%)  route 2.532ns (86.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.568     5.912    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X77Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y156        FDRE (Prop_fdre_C_Q)         0.379     6.291 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/Q
                         net (fo=3, routed)           2.532     8.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_auton
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKAUTON)
                                                      0.099     9.579    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.579    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDOWNSTREAMDEEMPHSOURCE
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.433ns (15.910%)  route 2.289ns (84.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.569     5.913    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X80Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDRE (Prop_fdre_C_Q)         0.433     6.346 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/Q
                         net (fo=3, routed)           2.289     8.635    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_downstream_deemph_source
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDOWNSTREAMDEEMPHSOURCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDOWNSTREAMDEEMPHSOURCE)
                                                      0.003     9.483    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/C
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.379ns (14.260%)  route 2.279ns (85.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.550     5.894    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y175        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y175        FDSE (Prop_fdse_C_Q)         0.379     6.273 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/Q
                         net (fo=3, routed)           2.279     8.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLUPSTREAMPREFERDEEMPH)
                                                     -0.042     9.438    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.438    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTRANSMITHOTRST
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.433ns (16.237%)  route 2.234ns (83.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.861ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.517     5.861    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X62Y166        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        FDRE (Prop_fdre_C_Q)         0.433     6.294 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/Q
                         net (fo=3, routed)           2.234     8.528    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_transmit_hot_rst
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTRANSMITHOTRST
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLTRANSMITHOTRST)
                                                     -0.015     9.465    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.379ns (14.346%)  route 2.263ns (85.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.523     5.867    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X71Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDRE (Prop_fdre_C_Q)         0.379     6.246 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/Q
                         net (fo=3, routed)           2.263     8.509    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[1]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[1])
                                                     -0.022     9.458    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.458    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/C
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.433ns (16.288%)  route 2.225ns (83.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.561     5.905    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X74Y184        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.433     6.338 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/Q
                         net (fo=3, routed)           2.225     8.564    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_speed
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKSPEED)
                                                      0.044     9.524    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.524    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 0.433ns (16.072%)  route 2.261ns (83.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.523     5.867    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X66Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y189        FDRE (Prop_fdre_C_Q)         0.433     6.300 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/Q
                         net (fo=3, routed)           2.261     8.561    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[1]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[1])
                                                      0.090     9.570    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.570    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.433ns (17.416%)  route 2.053ns (82.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.557     5.901    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X78Y169        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y169        FDRE (Prop_fdre_C_Q)         0.433     6.334 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/Q
                         net (fo=3, routed)           2.053     8.388    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[0])
                                                      0.026     9.506    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.506    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.433ns (17.812%)  route 1.998ns (82.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 9.507 - 4.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.519     5.863    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X66Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y185        FDRE (Prop_fdre_C_Q)         0.433     6.296 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/Q
                         net (fo=3, routed)           1.998     8.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     8.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.405     9.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.171     9.678    
                         clock uncertainty           -0.199     9.480    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[0])
                                                      0.065     9.545    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.545    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                  1.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.164ns (13.942%)  route 1.012ns (86.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.659     2.307    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X78Y169        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y169        FDRE (Prop_fdre_C_Q)         0.164     2.471 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[177]/Q
                         net (fo=3, routed)           1.012     3.483    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[0])
                                                      0.516     3.334    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.334    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.141ns (11.246%)  route 1.113ns (88.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.643     2.291    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X71Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDRE (Prop_fdre_C_Q)         0.141     2.432 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[178]/Q
                         net (fo=3, routed)           1.113     3.545    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[1]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[1])
                                                      0.520     3.338    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDOWNSTREAMDEEMPHSOURCE
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.164ns (13.470%)  route 1.054ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.667     2.315    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X80Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y156        FDRE (Prop_fdre_C_Q)         0.164     2.479 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[184]/Q
                         net (fo=3, routed)           1.054     3.533    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_downstream_deemph_source
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDOWNSTREAMDEEMPHSOURCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDOWNSTREAMDEEMPHSOURCE)
                                                      0.496     3.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.314    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.164ns (12.823%)  route 1.115ns (87.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.290ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.642     2.290    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X66Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y185        FDRE (Prop_fdre_C_Q)         0.164     2.454 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[180]/Q
                         net (fo=3, routed)           1.115     3.569    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[0]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[0])
                                                      0.513     3.331    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/C
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.164ns (12.496%)  route 1.148ns (87.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.663     2.311    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X74Y184        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.164     2.475 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[179]/Q
                         net (fo=3, routed)           1.148     3.624    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_speed
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKSPEED)
                                                      0.520     3.338    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.164ns (12.275%)  route 1.172ns (87.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.644     2.292    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X66Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y189        FDRE (Prop_fdre_C_Q)         0.164     2.456 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[181]/Q
                         net (fo=3, routed)           1.172     3.628    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[1]
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[1])
                                                      0.518     3.336    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.336    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/C
                            (rising edge-triggered cell FDSE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.141ns (10.454%)  route 1.208ns (89.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.654     2.302    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y175        FDSE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y175        FDSE (Prop_fdse_C_Q)         0.141     2.443 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[182]/Q
                         net (fo=3, routed)           1.208     3.651    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLUPSTREAMPREFERDEEMPH
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLUPSTREAMPREFERDEEMPH)
                                                      0.480     3.298    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTRANSMITHOTRST
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.164ns (11.818%)  route 1.224ns (88.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.641     2.289    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X62Y166        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        FDRE (Prop_fdre_C_Q)         0.164     2.453 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[183]/Q
                         net (fo=3, routed)           1.224     3.677    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_transmit_hot_rst
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTRANSMITHOTRST
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLTRANSMITHOTRST)
                                                      0.503     3.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.141ns (10.223%)  route 1.238ns (89.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.667     2.315    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X77Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y156        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[176]/Q
                         net (fo=3, routed)           1.238     3.694    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_auton
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.924     2.932    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.312     2.619    
                         clock uncertainty            0.199     2.818    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKAUTON)
                                                      0.519     3.337    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.337    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        8.914ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.379ns (37.475%)  route 0.632ns (62.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.632     1.011    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X71Y121        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y121        FDRE (Setup_fdre_C_D)       -0.075     9.925    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.914    

Slack (MET) :             8.943ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.847ns  (logic 0.348ns (41.074%)  route 0.499ns (58.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y151                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y151        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.499     0.847    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X40Y151        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y151        FDRE (Setup_fdre_C_D)       -0.210     9.790    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  8.943    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.973ns  (logic 0.379ns (38.969%)  route 0.594ns (61.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y152                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y152        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.594     0.973    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X47Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y152        FDRE (Setup_fdre_C_D)       -0.075     9.925    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             8.954ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.836ns  (logic 0.348ns (41.650%)  route 0.488ns (58.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y162                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y162        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.488     0.836    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X40Y162        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y162        FDRE (Setup_fdre_C_D)       -0.210     9.790    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.836    
  -------------------------------------------------------------------
                         slack                                  8.954    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.828ns  (logic 0.348ns (42.054%)  route 0.480ns (57.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y162                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y162        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.480     0.828    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X37Y162        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y162        FDRE (Setup_fdre_C_D)       -0.212     9.788    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.811ns  (logic 0.348ns (42.926%)  route 0.463ns (57.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y167                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y167        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.463     0.811    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X36Y167        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y167        FDRE (Setup_fdre_C_D)       -0.207     9.793    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.801ns  (logic 0.348ns (43.421%)  route 0.453ns (56.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.453     0.801    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X72Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y122        FDRE (Setup_fdre_C_D)       -0.208     9.792    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             8.997ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.837ns  (logic 0.348ns (41.590%)  route 0.489ns (58.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.489     0.837    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X78Y115        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X78Y115        FDRE (Setup_fdre_C_D)       -0.166     9.834    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  8.997    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.745ns  (logic 0.398ns (53.451%)  route 0.347ns (46.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.347     0.745    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X45Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y148        FDRE (Setup_fdre_C_D)       -0.200     9.800    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.653%)  route 0.489ns (56.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121                                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X73Y121        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.489     0.868    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X73Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y122        FDRE (Setup_fdre_C_D)       -0.075     9.925    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  9.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        4.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.168ns  (logic 1.273ns (40.181%)  route 1.895ns (59.819%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[2])
                                                      0.780    14.650 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[2]
                         net (fo=4, routed)           0.750    15.399    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[2]
    SLICE_X73Y160        LUT5 (Prop_lut5_I1_O)        0.105    15.504 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_17/O
                         net (fo=2, routed)           0.482    15.986    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_17_n_0
    SLICE_X72Y155        LUT6 (Prop_lut6_I1_O)        0.105    16.091 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_7/O
                         net (fo=1, routed)           0.664    16.755    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_7_n_0
    SLICE_X63Y154        LUT6 (Prop_lut6_I5_O)        0.105    16.860 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_2/O
                         net (fo=1, routed)           0.000    16.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_2_n_0
    SLICE_X63Y154        MUXF7 (Prop_muxf7_I0_O)      0.178    17.038 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    17.038    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]_i_1_n_0
    SLICE_X63Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X63Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X63Y154        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -17.038    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.172ns  (logic 1.289ns (40.634%)  route 1.883ns (59.366%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.550ns = ( 21.550 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[1])
                                                      0.869    14.739 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[1]
                         net (fo=4, routed)           0.716    15.455    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[1]
    SLICE_X75Y159        LUT3 (Prop_lut3_I2_O)        0.105    15.560 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_37/O
                         net (fo=1, routed)           0.231    15.791    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_37_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I2_O)        0.105    15.896 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_16/O
                         net (fo=2, routed)           0.708    16.604    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_16_n_0
    SLICE_X73Y157        LUT5 (Prop_lut5_I2_O)        0.105    16.709 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_5/O
                         net (fo=1, routed)           0.228    16.937    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[9]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.105    17.042 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_1/O
                         net (fo=1, routed)           0.000    17.042    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.449    21.550    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/C
                         clock pessimism              0.171    21.722    
                         clock uncertainty           -0.199    21.523    
    SLICE_X73Y158        FDRE (Setup_fdre_C_D)        0.033    21.556    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.556    
                         arrival time                         -17.042    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.109ns  (logic 1.507ns (48.468%)  route 1.602ns (51.532%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[2])
                                                      0.790    14.660 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[2]
                         net (fo=1, routed)           0.791    15.451    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_initial_link_width[2]
    SLICE_X73Y162        LUT6 (Prop_lut6_I2_O)        0.105    15.556 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_17/O
                         net (fo=1, routed)           0.000    15.556    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_17_n_0
    SLICE_X73Y162        MUXF7 (Prop_muxf7_I1_O)      0.182    15.738 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_6/O
                         net (fo=2, routed)           0.811    16.549    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_6_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I3_O)        0.252    16.801 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_2/O
                         net (fo=1, routed)           0.000    16.801    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_2_n_0
    SLICE_X65Y152        MUXF7 (Prop_muxf7_I0_O)      0.178    16.979 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    16.979    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_1_n_0
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X65Y152        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -16.979    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.096ns  (logic 1.801ns (58.170%)  route 1.295ns (41.830%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLTXPMSTATE[2])
                                                      0.958    14.828 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTXPMSTATE[2]
                         net (fo=1, routed)           0.650    15.478    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_tx_pm_state[2]
    SLICE_X65Y156        LUT5 (Prop_lut5_I1_O)        0.105    15.583 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_28/O
                         net (fo=1, routed)           0.264    15.847    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_28_n_0
    SLICE_X64Y156        LUT6 (Prop_lut6_I5_O)        0.105    15.952 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_15/O
                         net (fo=1, routed)           0.000    15.952    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_15_n_0
    SLICE_X64Y156        MUXF7 (Prop_muxf7_I1_O)      0.182    16.134 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]_i_6/O
                         net (fo=2, routed)           0.381    16.515    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]_i_6_n_0
    SLICE_X63Y154        LUT6 (Prop_lut6_I5_O)        0.252    16.767 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[2]_i_2/O
                         net (fo=1, routed)           0.000    16.767    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[2]_i_2_n_0
    SLICE_X63Y154        MUXF7 (Prop_muxf7_I0_O)      0.199    16.966 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.966    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]_i_1_n_0
    SLICE_X63Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X63Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X63Y154        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -16.966    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.102ns  (logic 1.598ns (51.523%)  route 1.504ns (48.477%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.550ns = ( 21.550 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLTXPMSTATE[0])
                                                      0.867    14.737 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTXPMSTATE[0]
                         net (fo=1, routed)           0.794    15.531    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_tx_pm_state[0]
    SLICE_X72Y160        LUT5 (Prop_lut5_I1_O)        0.105    15.636 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_57/O
                         net (fo=1, routed)           0.000    15.636    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_57_n_0
    SLICE_X72Y160        MUXF7 (Prop_muxf7_I0_O)      0.178    15.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_33/O
                         net (fo=1, routed)           0.000    15.814    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_33_n_0
    SLICE_X72Y160        MUXF8 (Prop_muxf8_I1_O)      0.079    15.893 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_14/O
                         net (fo=2, routed)           0.472    16.365    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_14_n_0
    SLICE_X72Y156        LUT5 (Prop_lut5_I0_O)        0.264    16.629 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_5/O
                         net (fo=1, routed)           0.237    16.866    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[0]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.105    16.971 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1/O
                         net (fo=1, routed)           0.000    16.971    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.449    21.550    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/C
                         clock pessimism              0.171    21.722    
                         clock uncertainty           -0.199    21.523    
    SLICE_X73Y158        FDRE (Setup_fdre_C_D)        0.030    21.553    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]
  -------------------------------------------------------------------
                         required time                         21.553    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.049ns  (logic 1.505ns (49.364%)  route 1.544ns (50.636%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLANEREVERSALMODE[1])
                                                      0.861    14.731 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLANEREVERSALMODE[1]
                         net (fo=1, routed)           0.686    15.417    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_lane_reversal_mode[1]
    SLICE_X72Y159        LUT6 (Prop_lut6_I2_O)        0.105    15.522 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_30/O
                         net (fo=1, routed)           0.000    15.522    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_30_n_0
    SLICE_X72Y159        MUXF7 (Prop_muxf7_I1_O)      0.182    15.704 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_12/O
                         net (fo=2, routed)           0.630    16.334    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_12_n_0
    SLICE_X65Y153        LUT6 (Prop_lut6_I5_O)        0.252    16.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[7]_i_6/O
                         net (fo=1, routed)           0.228    16.814    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[7]_i_6_n_0
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105    16.919 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[7]_i_1/O
                         net (fo=1, routed)           0.000    16.919    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[7]_i_1_n_0
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[7]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)        0.033    21.512    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.512    
                         arrival time                         -16.919    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.054ns  (logic 1.280ns (41.909%)  route 1.774ns (58.091%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[5])
                                                      0.787    14.657 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[5]
                         net (fo=4, routed)           0.790    15.446    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[5]
    SLICE_X72Y157        LUT5 (Prop_lut5_I1_O)        0.105    15.551 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_19/O
                         net (fo=2, routed)           0.622    16.173    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_19_n_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.105    16.278 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_5/O
                         net (fo=1, routed)           0.363    16.641    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_5_n_0
    SLICE_X64Y153        LUT6 (Prop_lut6_I3_O)        0.105    16.746 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_2/O
                         net (fo=1, routed)           0.000    16.746    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_2_n_0
    SLICE_X64Y153        MUXF7 (Prop_muxf7_I0_O)      0.178    16.924 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.924    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]_i_1_n_0
    SLICE_X64Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X64Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X64Y153        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -16.924    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.021ns  (logic 1.578ns (52.237%)  route 1.443ns (47.763%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLANEREVERSALMODE[1])
                                                      0.861    14.731 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLANEREVERSALMODE[1]
                         net (fo=1, routed)           0.686    15.417    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_lane_reversal_mode[1]
    SLICE_X72Y159        LUT6 (Prop_lut6_I2_O)        0.105    15.522 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_30/O
                         net (fo=1, routed)           0.000    15.522    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_30_n_0
    SLICE_X72Y159        MUXF7 (Prop_muxf7_I1_O)      0.182    15.704 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_12/O
                         net (fo=2, routed)           0.757    16.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_12_n_0
    SLICE_X65Y154        LUT6 (Prop_lut6_I3_O)        0.252    16.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_4/O
                         net (fo=1, routed)           0.000    16.713    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_4_n_0
    SLICE_X65Y154        MUXF7 (Prop_muxf7_I0_O)      0.178    16.891 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    16.891    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_2_n_0
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -16.891    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        3.020ns  (logic 1.287ns (42.621%)  route 1.733ns (57.379%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 21.551 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[3])
                                                      0.773    14.643 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[3]
                         net (fo=4, routed)           0.881    15.524    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[3]
    SLICE_X74Y161        LUT5 (Prop_lut5_I1_O)        0.105    15.629 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_18/O
                         net (fo=2, routed)           0.527    16.156    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_18_n_0
    SLICE_X75Y154        LUT6 (Prop_lut6_I5_O)        0.105    16.261 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_5/O
                         net (fo=1, routed)           0.325    16.585    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_5_n_0
    SLICE_X75Y156        LUT6 (Prop_lut6_I3_O)        0.105    16.690 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2/O
                         net (fo=1, routed)           0.000    16.690    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2_n_0
    SLICE_X75Y156        MUXF7 (Prop_muxf7_I0_O)      0.199    16.889 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.889    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1_n_0
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.450    21.551    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/C
                         clock pessimism              0.171    21.723    
                         clock uncertainty           -0.199    21.524    
    SLICE_X75Y156        FDRE (Setup_fdre_C_D)        0.060    21.584    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.584    
                         arrival time                         -16.889    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk1 rise@16.000ns - clk_125mhz_mux_x0y0 rise@8.000ns)
  Data Path Delay:        2.946ns  (logic 1.491ns (50.616%)  route 1.455ns (49.384%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 13.870 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     9.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     9.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    10.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441    12.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    12.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    13.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[1])
                                                      0.847    14.717 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[1]
                         net (fo=1, routed)           0.792    15.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_initial_link_width[1]
    SLICE_X65Y155        LUT6 (Prop_lut6_I2_O)        0.105    15.614 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_17/O
                         net (fo=1, routed)           0.000    15.614    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_17_n_0
    SLICE_X65Y155        MUXF7 (Prop_muxf7_I1_O)      0.182    15.796 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_6/O
                         net (fo=2, routed)           0.458    16.254    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_6_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I5_O)        0.252    16.506 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_5/O
                         net (fo=1, routed)           0.204    16.710    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_5_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I5_O)        0.105    16.815 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_1/O
                         net (fo=1, routed)           0.000    16.815    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_1_n_0
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X65Y152        FDRE (Setup_fdre_C_D)        0.032    21.511    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                         -16.815    
  -------------------------------------------------------------------
                         slack                                  4.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.303ns (37.202%)  route 0.511ns (62.798%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[4])
                                                      0.106     2.402 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[4]
                         net (fo=4, routed)           0.290     2.691    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[4]
    SLICE_X72Y153        LUT5 (Prop_lut5_I1_O)        0.045     2.736 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_19/O
                         net (fo=2, routed)           0.120     2.856    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_19_n_0
    SLICE_X72Y152        LUT6 (Prop_lut6_I1_O)        0.045     2.901 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_7/O
                         net (fo=1, routed)           0.102     3.003    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_7_n_0
    SLICE_X73Y151        LUT6 (Prop_lut6_I5_O)        0.045     3.048 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_2/O
                         net (fo=1, routed)           0.000     3.048    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_2_n_0
    SLICE_X73Y151        MUXF7 (Prop_muxf7_I0_O)      0.062     3.110 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     3.110    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_1_n_0
    SLICE_X73Y151        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.943     2.951    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y151        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/C
                         clock pessimism             -0.312     2.639    
                         clock uncertainty            0.199     2.838    
    SLICE_X73Y151        FDRE (Hold_fdre_C_D)         0.105     2.943    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.305ns (37.071%)  route 0.518ns (62.929%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRXPMSTATE[0])
                                                      0.108     2.404 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRXPMSTATE[0]
                         net (fo=1, routed)           0.237     2.640    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_rx_pm_state[0]
    SLICE_X73Y151        LUT5 (Prop_lut5_I1_O)        0.045     2.685 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_19/O
                         net (fo=2, routed)           0.171     2.856    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_19_n_0
    SLICE_X73Y154        LUT6 (Prop_lut6_I5_O)        0.045     2.901 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_5/O
                         net (fo=1, routed)           0.110     3.011    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_5_n_0
    SLICE_X75Y153        LUT6 (Prop_lut6_I3_O)        0.045     3.056 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_2/O
                         net (fo=1, routed)           0.000     3.056    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_2_n_0
    SLICE_X75Y153        MUXF7 (Prop_muxf7_I0_O)      0.062     3.118 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.118    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]_i_1_n_0
    SLICE_X75Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.199     2.837    
    SLICE_X75Y153        FDRE (Hold_fdre_C_D)         0.105     2.942    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.314ns (37.010%)  route 0.534ns (62.990%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRXPMSTATE[0])
                                                      0.108     2.404 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRXPMSTATE[0]
                         net (fo=1, routed)           0.237     2.640    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_rx_pm_state[0]
    SLICE_X73Y151        LUT5 (Prop_lut5_I1_O)        0.045     2.685 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_19/O
                         net (fo=2, routed)           0.122     2.807    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_19_n_0
    SLICE_X72Y152        LUT6 (Prop_lut6_I1_O)        0.045     2.852 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_7/O
                         net (fo=1, routed)           0.176     3.028    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_7_n_0
    SLICE_X73Y153        LUT6 (Prop_lut6_I5_O)        0.045     3.073 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_2/O
                         net (fo=1, routed)           0.000     3.073    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_2_n_0
    SLICE_X73Y153        MUXF7 (Prop_muxf7_I0_O)      0.071     3.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.144    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_1_n_0
    SLICE_X73Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.199     2.837    
    SLICE_X73Y153        FDRE (Hold_fdre_C_D)         0.105     2.942    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.326ns (34.891%)  route 0.608ns (65.109%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKGEN2CAP)
                                                      0.120     2.416 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKGEN2CAP
                         net (fo=1, routed)           0.243     2.659    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_link_gen2_cap
    SLICE_X73Y152        LUT4 (Prop_lut4_I1_O)        0.045     2.704 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_19/O
                         net (fo=2, routed)           0.270     2.974    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_19_n_0
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.045     3.019 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_7/O
                         net (fo=1, routed)           0.095     3.114    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_7_n_0
    SLICE_X77Y154        LUT6 (Prop_lut6_I5_O)        0.045     3.159 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_2/O
                         net (fo=1, routed)           0.000     3.159    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_2_n_0
    SLICE_X77Y154        MUXF7 (Prop_muxf7_I0_O)      0.071     3.230 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.230    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_1_n_0
    SLICE_X77Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X77Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.199     2.837    
    SLICE_X77Y154        FDRE (Hold_fdre_C_D)         0.105     2.942    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.296ns (32.155%)  route 0.625ns (67.845%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLTXPMSTATE[1])
                                                      0.116     2.412 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTXPMSTATE[1]
                         net (fo=1, routed)           0.293     2.704    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_tx_pm_state[1]
    SLICE_X73Y156        LUT5 (Prop_lut5_I1_O)        0.045     2.749 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_34/O
                         net (fo=1, routed)           0.135     2.884    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_34_n_0
    SLICE_X73Y157        LUT5 (Prop_lut5_I2_O)        0.045     2.929 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_15/O
                         net (fo=2, routed)           0.091     3.020    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_15_n_0
    SLICE_X73Y157        LUT5 (Prop_lut5_I4_O)        0.045     3.065 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_5/O
                         net (fo=1, routed)           0.106     3.171    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[9]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.045     3.216 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_1/O
                         net (fo=1, routed)           0.000     3.216    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.199     2.836    
    SLICE_X73Y158        FDRE (Hold_fdre_C_D)         0.092     2.928    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.292ns (31.043%)  route 0.649ns (68.957%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[1])
                                                      0.112     2.408 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[1]
                         net (fo=1, routed)           0.158     2.566    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_sel_lnk_width[1]
    SLICE_X73Y150        LUT5 (Prop_lut5_I1_O)        0.045     2.611 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_39/O
                         net (fo=2, routed)           0.237     2.848    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_39_n_0
    SLICE_X73Y155        LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_17/O
                         net (fo=1, routed)           0.140     3.032    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_17_n_0
    SLICE_X73Y157        LUT5 (Prop_lut5_I4_O)        0.045     3.077 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_5/O
                         net (fo=1, routed)           0.114     3.191    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[1]
    SLICE_X72Y157        LUT6 (Prop_lut6_I5_O)        0.045     3.236 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.236    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_1_n_0
    SLICE_X72Y157        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X72Y157        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[9]/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.199     2.836    
    SLICE_X72Y157        FDRE (Hold_fdre_C_D)         0.092     2.928    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.294ns (31.026%)  route 0.654ns (68.974%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[0])
                                                      0.114     2.410 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[0]
                         net (fo=1, routed)           0.158     2.568    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_sel_lnk_width[0]
    SLICE_X73Y150        LUT5 (Prop_lut5_I1_O)        0.045     2.613 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_37/O
                         net (fo=2, routed)           0.227     2.840    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_37_n_0
    SLICE_X73Y156        LUT6 (Prop_lut6_I0_O)        0.045     2.885 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_16/O
                         net (fo=1, routed)           0.159     3.044    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_16_n_0
    SLICE_X72Y156        LUT5 (Prop_lut5_I4_O)        0.045     3.089 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_5/O
                         net (fo=1, routed)           0.109     3.198    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[0]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.045     3.243 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.243    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.199     2.836    
    SLICE_X73Y158        FDRE (Hold_fdre_C_D)         0.091     2.927    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.294ns (30.723%)  route 0.663ns (69.277%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[0])
                                                      0.114     2.410 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[0]
                         net (fo=1, routed)           0.158     2.568    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_sel_lnk_width[0]
    SLICE_X73Y150        LUT5 (Prop_lut5_I1_O)        0.045     2.613 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_37/O
                         net (fo=2, routed)           0.244     2.857    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_37_n_0
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.045     2.902 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_11/O
                         net (fo=1, routed)           0.212     3.114    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_11_n_0
    SLICE_X73Y158        LUT5 (Prop_lut5_I0_O)        0.045     3.159 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_5/O
                         net (fo=1, routed)           0.049     3.208    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[8]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.045     3.253 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_1/O
                         net (fo=1, routed)           0.000     3.253    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.199     2.836    
    SLICE_X73Y158        FDRE (Hold_fdre_C_D)         0.092     2.928    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.309ns (32.389%)  route 0.645ns (67.611%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRXPMSTATE[1])
                                                      0.112     2.408 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRXPMSTATE[1]
                         net (fo=1, routed)           0.256     2.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_rx_pm_state[1]
    SLICE_X72Y153        LUT5 (Prop_lut5_I1_O)        0.045     2.709 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_32/O
                         net (fo=2, routed)           0.285     2.994    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_32_n_0
    SLICE_X64Y153        LUT6 (Prop_lut6_I1_O)        0.045     3.039 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_13/O
                         net (fo=1, routed)           0.104     3.143    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_13_n_0
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.045     3.188 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.188    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_4_n_0
    SLICE_X65Y154        MUXF7 (Prop_muxf7_I0_O)      0.062     3.250 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     3.250    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_2_n_0
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/C
                         clock pessimism             -0.312     2.618    
                         clock uncertainty            0.199     2.817    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.105     2.922    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.326ns (33.298%)  route 0.653ns (66.702%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKGEN2CAP)
                                                      0.120     2.416 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKGEN2CAP
                         net (fo=1, routed)           0.243     2.659    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_link_gen2_cap
    SLICE_X73Y152        LUT4 (Prop_lut4_I1_O)        0.045     2.704 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_19/O
                         net (fo=2, routed)           0.270     2.974    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_19_n_0
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.045     3.019 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_5/O
                         net (fo=1, routed)           0.140     3.159    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_5_n_0
    SLICE_X75Y156        LUT6 (Prop_lut6_I3_O)        0.045     3.204 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2/O
                         net (fo=1, routed)           0.000     3.204    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2_n_0
    SLICE_X75Y156        MUXF7 (Prop_muxf7_I0_O)      0.071     3.275 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.275    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1_n_0
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.199     2.837    
    SLICE_X75Y156        FDRE (Hold_fdre_C_D)         0.105     2.942    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.168ns  (logic 1.273ns (40.181%)  route 1.895ns (59.819%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[2])
                                                      0.780    18.650 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[2]
                         net (fo=4, routed)           0.750    19.399    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[2]
    SLICE_X73Y160        LUT5 (Prop_lut5_I1_O)        0.105    19.504 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_17/O
                         net (fo=2, routed)           0.482    19.986    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_17_n_0
    SLICE_X72Y155        LUT6 (Prop_lut6_I1_O)        0.105    20.091 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_7/O
                         net (fo=1, routed)           0.664    20.755    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_7_n_0
    SLICE_X63Y154        LUT6 (Prop_lut6_I5_O)        0.105    20.860 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_2/O
                         net (fo=1, routed)           0.000    20.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_2_n_0
    SLICE_X63Y154        MUXF7 (Prop_muxf7_I0_O)      0.178    21.038 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    21.038    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]_i_1_n_0
    SLICE_X63Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X63Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X63Y154        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -21.038    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.172ns  (logic 1.289ns (40.634%)  route 1.883ns (59.366%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.550ns = ( 21.550 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[1])
                                                      0.869    18.739 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[1]
                         net (fo=4, routed)           0.716    19.455    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[1]
    SLICE_X75Y159        LUT3 (Prop_lut3_I2_O)        0.105    19.560 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_37/O
                         net (fo=1, routed)           0.231    19.791    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_37_n_0
    SLICE_X74Y160        LUT5 (Prop_lut5_I2_O)        0.105    19.896 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_16/O
                         net (fo=2, routed)           0.708    20.604    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_16_n_0
    SLICE_X73Y157        LUT5 (Prop_lut5_I2_O)        0.105    20.709 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_5/O
                         net (fo=1, routed)           0.228    20.937    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[9]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.105    21.042 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_1/O
                         net (fo=1, routed)           0.000    21.042    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.449    21.550    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/C
                         clock pessimism              0.171    21.722    
                         clock uncertainty           -0.199    21.523    
    SLICE_X73Y158        FDRE (Setup_fdre_C_D)        0.033    21.556    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         21.556    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.109ns  (logic 1.507ns (48.468%)  route 1.602ns (51.532%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[2])
                                                      0.790    18.660 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[2]
                         net (fo=1, routed)           0.791    19.451    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_initial_link_width[2]
    SLICE_X73Y162        LUT6 (Prop_lut6_I2_O)        0.105    19.556 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_17/O
                         net (fo=1, routed)           0.000    19.556    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_17_n_0
    SLICE_X73Y162        MUXF7 (Prop_muxf7_I1_O)      0.182    19.738 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_6/O
                         net (fo=2, routed)           0.811    20.549    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_6_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I3_O)        0.252    20.801 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_2/O
                         net (fo=1, routed)           0.000    20.801    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_2_n_0
    SLICE_X65Y152        MUXF7 (Prop_muxf7_I0_O)      0.178    20.979 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    20.979    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_1_n_0
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X65Y152        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -20.979    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.096ns  (logic 1.801ns (58.170%)  route 1.295ns (41.830%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLTXPMSTATE[2])
                                                      0.958    18.828 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTXPMSTATE[2]
                         net (fo=1, routed)           0.650    19.478    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_tx_pm_state[2]
    SLICE_X65Y156        LUT5 (Prop_lut5_I1_O)        0.105    19.583 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_28/O
                         net (fo=1, routed)           0.264    19.847    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_28_n_0
    SLICE_X64Y156        LUT6 (Prop_lut6_I5_O)        0.105    19.952 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_15/O
                         net (fo=1, routed)           0.000    19.952    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[10]_i_15_n_0
    SLICE_X64Y156        MUXF7 (Prop_muxf7_I1_O)      0.182    20.134 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]_i_6/O
                         net (fo=2, routed)           0.381    20.515    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[10]_i_6_n_0
    SLICE_X63Y154        LUT6 (Prop_lut6_I5_O)        0.252    20.767 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[2]_i_2/O
                         net (fo=1, routed)           0.000    20.767    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[2]_i_2_n_0
    SLICE_X63Y154        MUXF7 (Prop_muxf7_I0_O)      0.199    20.966 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    20.966    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]_i_1_n_0
    SLICE_X63Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X63Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X63Y154        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -20.966    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.102ns  (logic 1.598ns (51.523%)  route 1.504ns (48.477%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.550ns = ( 21.550 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLTXPMSTATE[0])
                                                      0.867    18.737 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTXPMSTATE[0]
                         net (fo=1, routed)           0.794    19.531    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_tx_pm_state[0]
    SLICE_X72Y160        LUT5 (Prop_lut5_I1_O)        0.105    19.636 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_57/O
                         net (fo=1, routed)           0.000    19.636    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_57_n_0
    SLICE_X72Y160        MUXF7 (Prop_muxf7_I0_O)      0.178    19.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_33/O
                         net (fo=1, routed)           0.000    19.814    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_33_n_0
    SLICE_X72Y160        MUXF8 (Prop_muxf8_I1_O)      0.079    19.893 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_14/O
                         net (fo=2, routed)           0.472    20.365    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_14_n_0
    SLICE_X72Y156        LUT5 (Prop_lut5_I0_O)        0.264    20.629 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_5/O
                         net (fo=1, routed)           0.237    20.866    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[0]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.105    20.971 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1/O
                         net (fo=1, routed)           0.000    20.971    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.449    21.550    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/C
                         clock pessimism              0.171    21.722    
                         clock uncertainty           -0.199    21.523    
    SLICE_X73Y158        FDRE (Setup_fdre_C_D)        0.030    21.553    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]
  -------------------------------------------------------------------
                         required time                         21.553    
                         arrival time                         -20.971    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.049ns  (logic 1.505ns (49.364%)  route 1.544ns (50.636%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLANEREVERSALMODE[1])
                                                      0.861    18.731 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLANEREVERSALMODE[1]
                         net (fo=1, routed)           0.686    19.417    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_lane_reversal_mode[1]
    SLICE_X72Y159        LUT6 (Prop_lut6_I2_O)        0.105    19.522 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_30/O
                         net (fo=1, routed)           0.000    19.522    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_30_n_0
    SLICE_X72Y159        MUXF7 (Prop_muxf7_I1_O)      0.182    19.704 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_12/O
                         net (fo=2, routed)           0.630    20.334    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_12_n_0
    SLICE_X65Y153        LUT6 (Prop_lut6_I5_O)        0.252    20.586 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[7]_i_6/O
                         net (fo=1, routed)           0.228    20.814    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[7]_i_6_n_0
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105    20.919 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[7]_i_1/O
                         net (fo=1, routed)           0.000    20.919    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[7]_i_1_n_0
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[7]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)        0.033    21.512    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[7]
  -------------------------------------------------------------------
                         required time                         21.512    
                         arrival time                         -20.919    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.054ns  (logic 1.280ns (41.909%)  route 1.774ns (58.091%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[5])
                                                      0.787    18.657 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[5]
                         net (fo=4, routed)           0.790    19.446    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[5]
    SLICE_X72Y157        LUT5 (Prop_lut5_I1_O)        0.105    19.551 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_19/O
                         net (fo=2, routed)           0.622    20.173    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_19_n_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I5_O)        0.105    20.278 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_5/O
                         net (fo=1, routed)           0.363    20.641    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_5_n_0
    SLICE_X64Y153        LUT6 (Prop_lut6_I3_O)        0.105    20.746 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_2/O
                         net (fo=1, routed)           0.000    20.746    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_2_n_0
    SLICE_X64Y153        MUXF7 (Prop_muxf7_I0_O)      0.178    20.924 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    20.924    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]_i_1_n_0
    SLICE_X64Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X64Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X64Y153        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -20.924    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.021ns  (logic 1.578ns (52.237%)  route 1.443ns (47.763%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLANEREVERSALMODE[1])
                                                      0.861    18.731 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLANEREVERSALMODE[1]
                         net (fo=1, routed)           0.686    19.417    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_lane_reversal_mode[1]
    SLICE_X72Y159        LUT6 (Prop_lut6_I2_O)        0.105    19.522 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_30/O
                         net (fo=1, routed)           0.000    19.522    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_30_n_0
    SLICE_X72Y159        MUXF7 (Prop_muxf7_I1_O)      0.182    19.704 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_12/O
                         net (fo=2, routed)           0.757    20.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_12_n_0
    SLICE_X65Y154        LUT6 (Prop_lut6_I3_O)        0.252    20.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_4/O
                         net (fo=1, routed)           0.000    20.713    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_4_n_0
    SLICE_X65Y154        MUXF7 (Prop_muxf7_I0_O)      0.178    20.891 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    20.891    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_2_n_0
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X65Y154        FDRE (Setup_fdre_C_D)        0.060    21.539    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         21.539    
                         arrival time                         -20.891    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        3.020ns  (logic 1.287ns (42.621%)  route 1.733ns (57.379%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns = ( 21.551 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[3])
                                                      0.773    18.643 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[3]
                         net (fo=4, routed)           0.881    19.524    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[3]
    SLICE_X74Y161        LUT5 (Prop_lut5_I1_O)        0.105    19.629 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_18/O
                         net (fo=2, routed)           0.527    20.156    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_18_n_0
    SLICE_X75Y154        LUT6 (Prop_lut6_I5_O)        0.105    20.261 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_5/O
                         net (fo=1, routed)           0.325    20.585    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_5_n_0
    SLICE_X75Y156        LUT6 (Prop_lut6_I3_O)        0.105    20.690 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2/O
                         net (fo=1, routed)           0.000    20.690    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2_n_0
    SLICE_X75Y156        MUXF7 (Prop_muxf7_I0_O)      0.199    20.889 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    20.889    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1_n_0
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.450    21.551    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/C
                         clock pessimism              0.171    21.723    
                         clock uncertainty           -0.199    21.524    
    SLICE_X75Y156        FDRE (Setup_fdre_C_D)        0.060    21.584    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.584    
                         arrival time                         -20.889    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@16.000ns - clk_250mhz_mux_x0y0 rise@12.000ns)
  Data Path Delay:        2.946ns  (logic 1.491ns (50.616%)  route 1.455ns (49.384%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    5.870ns = ( 17.870 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                     12.000    12.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    12.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257    13.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    13.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408    14.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    14.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441    16.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081    16.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526    17.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[1])
                                                      0.847    18.717 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[1]
                         net (fo=1, routed)           0.792    19.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_initial_link_width[1]
    SLICE_X65Y155        LUT6 (Prop_lut6_I2_O)        0.105    19.614 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_17/O
                         net (fo=1, routed)           0.000    19.614    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_17_n_0
    SLICE_X65Y155        MUXF7 (Prop_muxf7_I1_O)      0.182    19.796 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_6/O
                         net (fo=2, routed)           0.458    20.254    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_6_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I5_O)        0.252    20.506 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_5/O
                         net (fo=1, routed)           0.204    20.710    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_5_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I5_O)        0.105    20.815 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_1/O
                         net (fo=1, routed)           0.000    20.815    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_1_n_0
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405    21.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/C
                         clock pessimism              0.171    21.678    
                         clock uncertainty           -0.199    21.479    
    SLICE_X65Y152        FDRE (Setup_fdre_C_D)        0.032    21.511    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                         -20.815    
  -------------------------------------------------------------------
                         slack                                  0.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.303ns (37.202%)  route 0.511ns (62.798%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[4])
                                                      0.106     2.402 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[4]
                         net (fo=4, routed)           0.290     2.691    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_ltssm_state[4]
    SLICE_X72Y153        LUT5 (Prop_lut5_I1_O)        0.045     2.736 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_19/O
                         net (fo=2, routed)           0.120     2.856    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_19_n_0
    SLICE_X72Y152        LUT6 (Prop_lut6_I1_O)        0.045     2.901 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_7/O
                         net (fo=1, routed)           0.102     3.003    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_7_n_0
    SLICE_X73Y151        LUT6 (Prop_lut6_I5_O)        0.045     3.048 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_2/O
                         net (fo=1, routed)           0.000     3.048    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_2_n_0
    SLICE_X73Y151        MUXF7 (Prop_muxf7_I0_O)      0.062     3.110 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     3.110    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_1_n_0
    SLICE_X73Y151        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.943     2.951    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y151        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/C
                         clock pessimism             -0.312     2.639    
                         clock uncertainty            0.199     2.838    
    SLICE_X73Y151        FDRE (Hold_fdre_C_D)         0.105     2.943    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.305ns (37.071%)  route 0.518ns (62.929%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRXPMSTATE[0])
                                                      0.108     2.404 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRXPMSTATE[0]
                         net (fo=1, routed)           0.237     2.640    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_rx_pm_state[0]
    SLICE_X73Y151        LUT5 (Prop_lut5_I1_O)        0.045     2.685 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_19/O
                         net (fo=2, routed)           0.171     2.856    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_19_n_0
    SLICE_X73Y154        LUT6 (Prop_lut6_I5_O)        0.045     2.901 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_5/O
                         net (fo=1, routed)           0.110     3.011    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_5_n_0
    SLICE_X75Y153        LUT6 (Prop_lut6_I3_O)        0.045     3.056 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_2/O
                         net (fo=1, routed)           0.000     3.056    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_2_n_0
    SLICE_X75Y153        MUXF7 (Prop_muxf7_I0_O)      0.062     3.118 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     3.118    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]_i_1_n_0
    SLICE_X75Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.199     2.837    
    SLICE_X75Y153        FDRE (Hold_fdre_C_D)         0.105     2.942    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.118    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.314ns (37.010%)  route 0.534ns (62.990%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRXPMSTATE[0])
                                                      0.108     2.404 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRXPMSTATE[0]
                         net (fo=1, routed)           0.237     2.640    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_rx_pm_state[0]
    SLICE_X73Y151        LUT5 (Prop_lut5_I1_O)        0.045     2.685 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_19/O
                         net (fo=2, routed)           0.122     2.807    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_19_n_0
    SLICE_X72Y152        LUT6 (Prop_lut6_I1_O)        0.045     2.852 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_7/O
                         net (fo=1, routed)           0.176     3.028    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_7_n_0
    SLICE_X73Y153        LUT6 (Prop_lut6_I5_O)        0.045     3.073 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_2/O
                         net (fo=1, routed)           0.000     3.073    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_2_n_0
    SLICE_X73Y153        MUXF7 (Prop_muxf7_I0_O)      0.071     3.144 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.144    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_1_n_0
    SLICE_X73Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.199     2.837    
    SLICE_X73Y153        FDRE (Hold_fdre_C_D)         0.105     2.942    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.326ns (34.891%)  route 0.608ns (65.109%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKGEN2CAP)
                                                      0.120     2.416 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKGEN2CAP
                         net (fo=1, routed)           0.243     2.659    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_link_gen2_cap
    SLICE_X73Y152        LUT4 (Prop_lut4_I1_O)        0.045     2.704 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_19/O
                         net (fo=2, routed)           0.270     2.974    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_19_n_0
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.045     3.019 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_7/O
                         net (fo=1, routed)           0.095     3.114    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_7_n_0
    SLICE_X77Y154        LUT6 (Prop_lut6_I5_O)        0.045     3.159 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_2/O
                         net (fo=1, routed)           0.000     3.159    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_2_n_0
    SLICE_X77Y154        MUXF7 (Prop_muxf7_I0_O)      0.071     3.230 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     3.230    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_1_n_0
    SLICE_X77Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X77Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.199     2.837    
    SLICE_X77Y154        FDRE (Hold_fdre_C_D)         0.105     2.942    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.296ns (32.155%)  route 0.625ns (67.845%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLTXPMSTATE[1])
                                                      0.116     2.412 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLTXPMSTATE[1]
                         net (fo=1, routed)           0.293     2.704    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_tx_pm_state[1]
    SLICE_X73Y156        LUT5 (Prop_lut5_I1_O)        0.045     2.749 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_34/O
                         net (fo=1, routed)           0.135     2.884    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_34_n_0
    SLICE_X73Y157        LUT5 (Prop_lut5_I2_O)        0.045     2.929 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_15/O
                         net (fo=2, routed)           0.091     3.020    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_15_n_0
    SLICE_X73Y157        LUT5 (Prop_lut5_I4_O)        0.045     3.065 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_5/O
                         net (fo=1, routed)           0.106     3.171    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[9]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.045     3.216 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_1/O
                         net (fo=1, routed)           0.000     3.216    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[1]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.199     2.836    
    SLICE_X73Y158        FDRE (Hold_fdre_C_D)         0.092     2.928    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.292ns (31.043%)  route 0.649ns (68.957%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[1])
                                                      0.112     2.408 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[1]
                         net (fo=1, routed)           0.158     2.566    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_sel_lnk_width[1]
    SLICE_X73Y150        LUT5 (Prop_lut5_I1_O)        0.045     2.611 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_39/O
                         net (fo=2, routed)           0.237     2.848    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_39_n_0
    SLICE_X73Y155        LUT6 (Prop_lut6_I0_O)        0.045     2.893 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_17/O
                         net (fo=1, routed)           0.140     3.032    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_17_n_0
    SLICE_X73Y157        LUT5 (Prop_lut5_I4_O)        0.045     3.077 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_5/O
                         net (fo=1, routed)           0.114     3.191    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[1]
    SLICE_X72Y157        LUT6 (Prop_lut6_I5_O)        0.045     3.236 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.236    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[9]_i_1_n_0
    SLICE_X72Y157        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X72Y157        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[9]/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.199     2.836    
    SLICE_X72Y157        FDRE (Hold_fdre_C_D)         0.092     2.928    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.294ns (31.026%)  route 0.654ns (68.974%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[0])
                                                      0.114     2.410 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[0]
                         net (fo=1, routed)           0.158     2.568    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_sel_lnk_width[0]
    SLICE_X73Y150        LUT5 (Prop_lut5_I1_O)        0.045     2.613 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_37/O
                         net (fo=2, routed)           0.227     2.840    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_37_n_0
    SLICE_X73Y156        LUT6 (Prop_lut6_I0_O)        0.045     2.885 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_16/O
                         net (fo=1, routed)           0.159     3.044    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_16_n_0
    SLICE_X72Y156        LUT5 (Prop_lut5_I4_O)        0.045     3.089 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_5/O
                         net (fo=1, routed)           0.109     3.198    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[0]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.045     3.243 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.243    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.199     2.836    
    SLICE_X73Y158        FDRE (Hold_fdre_C_D)         0.091     2.927    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.294ns (30.723%)  route 0.663ns (69.277%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[0])
                                                      0.114     2.410 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[0]
                         net (fo=1, routed)           0.158     2.568    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_sel_lnk_width[0]
    SLICE_X73Y150        LUT5 (Prop_lut5_I1_O)        0.045     2.613 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_37/O
                         net (fo=2, routed)           0.244     2.857    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_37_n_0
    SLICE_X72Y157        LUT3 (Prop_lut3_I2_O)        0.045     2.902 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_11/O
                         net (fo=1, routed)           0.212     3.114    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_11_n_0
    SLICE_X73Y158        LUT5 (Prop_lut5_I0_O)        0.045     3.159 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_5/O
                         net (fo=1, routed)           0.049     3.208    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[8]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.045     3.253 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_1/O
                         net (fo=1, routed)           0.000     3.253    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/C
                         clock pessimism             -0.312     2.637    
                         clock uncertainty            0.199     2.836    
    SLICE_X73Y158        FDRE (Hold_fdre_C_D)         0.092     2.928    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.309ns (32.389%)  route 0.645ns (67.611%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRXPMSTATE[1])
                                                      0.112     2.408 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRXPMSTATE[1]
                         net (fo=1, routed)           0.256     2.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_rx_pm_state[1]
    SLICE_X72Y153        LUT5 (Prop_lut5_I1_O)        0.045     2.709 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_32/O
                         net (fo=2, routed)           0.285     2.994    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_32_n_0
    SLICE_X64Y153        LUT6 (Prop_lut6_I1_O)        0.045     3.039 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_13/O
                         net (fo=1, routed)           0.104     3.143    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_13_n_0
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.045     3.188 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_4/O
                         net (fo=1, routed)           0.000     3.188    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[15]_i_4_n_0
    SLICE_X65Y154        MUXF7 (Prop_muxf7_I0_O)      0.062     3.250 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     3.250    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]_i_2_n_0
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]/C
                         clock pessimism             -0.312     2.618    
                         clock uncertainty            0.199     2.817    
    SLICE_X65Y154        FDRE (Hold_fdre_C_D)         0.105     2.922    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.326ns (33.298%)  route 0.653ns (66.702%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKGEN2CAP)
                                                      0.120     2.416 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKGEN2CAP
                         net (fo=1, routed)           0.243     2.659    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.pl_link_gen2_cap
    SLICE_X73Y152        LUT4 (Prop_lut4_I1_O)        0.045     2.704 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_19/O
                         net (fo=2, routed)           0.270     2.974    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_19_n_0
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.045     3.019 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_5/O
                         net (fo=1, routed)           0.140     3.159    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_5_n_0
    SLICE_X75Y156        LUT6 (Prop_lut6_I3_O)        0.045     3.204 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2/O
                         net (fo=1, routed)           0.000     3.204    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2_n_0
    SLICE_X75Y156        MUXF7 (Prop_muxf7_I0_O)      0.071     3.275 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.275    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1_n_0
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/C
                         clock pessimism             -0.312     2.638    
                         clock uncertainty            0.199     2.837    
    SLICE_X75Y156        FDRE (Hold_fdre_C_D)         0.105     2.942    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.379ns (10.603%)  route 3.195ns (89.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          3.195     8.163    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X63Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__0/C
                         clock pessimism              0.166    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.097    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.379ns (10.603%)  route 3.195ns (89.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          3.195     8.163    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X63Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]_rep__0/C
                         clock pessimism              0.166    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.097    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.379ns (10.603%)  route 3.195ns (89.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          3.195     8.163    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X63Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]_rep__0/C
                         clock pessimism              0.166    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.097    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.379ns (10.603%)  route 3.195ns (89.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          3.195     8.163    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X62Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_rep__0/C
                         clock pessimism              0.166    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X62Y75         FDCE (Recov_fdce_C_CLR)     -0.292    14.136    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.379ns (10.603%)  route 3.195ns (89.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          3.195     8.163    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X62Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]_rep__0/C
                         clock pessimism              0.166    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X62Y75         FDCE (Recov_fdce_C_CLR)     -0.258    14.170    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.379ns (10.603%)  route 3.195ns (89.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          3.195     8.163    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X62Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]_rep__0/C
                         clock pessimism              0.166    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X62Y75         FDCE (Recov_fdce_C_CLR)     -0.258    14.170    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.379ns (10.603%)  route 3.195ns (89.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          3.195     8.163    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X62Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]_rep__0/C
                         clock pessimism              0.166    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X62Y75         FDCE (Recov_fdce_C_CLR)     -0.258    14.170    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.379ns (10.603%)  route 3.195ns (89.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          3.195     8.163    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X62Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.251    14.298    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_rep__0/C
                         clock pessimism              0.166    14.463    
                         clock uncertainty           -0.035    14.428    
    SLICE_X62Y75         FDCE (Recov_fdce_C_CLR)     -0.258    14.170    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_rep__0
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_rep__0/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.379ns (12.244%)  route 2.716ns (87.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          2.716     7.684    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X59Y75         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.248    14.295    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y75         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_rep__0/C
                         clock pessimism              0.166    14.460    
                         clock uncertainty           -0.035    14.425    
    SLICE_X59Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.094    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_rep/CLR
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.379ns (13.056%)  route 2.524ns (86.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 14.313 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.383     4.588    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDPE (Prop_fdpe_C_Q)         0.379     4.967 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=82, routed)          2.524     7.491    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]_rep__1_0
    SLICE_X62Y93         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    J19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.266    14.313    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y93         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_rep/C
                         clock pessimism              0.166    14.478    
                         clock uncertainty           -0.035    14.443    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.258    14.185    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         14.185    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  6.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.745%)  route 0.174ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.174     1.878    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y155        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y155        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.484     1.601    
    SLICE_X41Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.745%)  route 0.174ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.174     1.878    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y155        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y155        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.484     1.601    
    SLICE_X41Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.745%)  route 0.174ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.174     1.878    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y155        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y155        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.484     1.601    
    SLICE_X41Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.745%)  route 0.174ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.174     1.878    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y155        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y155        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.484     1.601    
    SLICE_X41Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.745%)  route 0.174ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.174     1.878    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y155        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y155        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.484     1.601    
    SLICE_X41Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.745%)  route 0.174ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.174     1.878    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y155        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y155        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.484     1.601    
    SLICE_X41Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.745%)  route 0.174ns (55.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X43Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y155        FDPE (Prop_fdpe_C_Q)         0.141     1.704 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.174     1.878    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X41Y155        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X41Y155        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism             -0.484     1.601    
    SLICE_X41Y155        FDCE (Remov_fdce_C_CLR)     -0.092     1.509    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.592%)  route 0.155ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.566     1.484    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y145        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y145        FDPE (Prop_fdpe_C_Q)         0.141     1.625 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.155     1.780    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y144        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.836     2.000    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y144        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X29Y144        FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.592%)  route 0.155ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.566     1.484    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y145        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y145        FDPE (Prop_fdpe_C_Q)         0.141     1.625 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.155     1.780    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y144        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.836     2.000    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y144        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X29Y144        FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.592%)  route 0.155ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.566     1.484    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y145        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y145        FDPE (Prop_fdpe_C_Q)         0.141     1.625 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.155     1.780    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y144        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.836     2.000    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y144        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X29Y144        FDCE (Remov_fdce_C_CLR)     -0.092     1.408    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.433ns (8.543%)  route 4.635ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.635     9.641    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X63Y85         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.261    14.311    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X63Y85         FDCE (Recov_fdce_C_CLR)     -0.331    14.104    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.433ns (8.543%)  route 4.635ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.635     9.641    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X63Y85         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.261    14.311    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X63Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X63Y85         FDCE (Recov_fdce_C_CLR)     -0.331    14.104    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.433ns (8.543%)  route 4.635ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.635     9.641    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X62Y85         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.261    14.311    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]_rep/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.292    14.143    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.433ns (8.543%)  route 4.635ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.635     9.641    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X62Y85         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.261    14.311    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.292    14.143    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.433ns (8.543%)  route 4.635ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.635     9.641    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X62Y85         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.261    14.311    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.258    14.177    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.433ns (8.543%)  route 4.635ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.635     9.641    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X62Y85         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.261    14.311    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.258    14.177    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.433ns (8.543%)  route 4.635ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.635     9.641    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X62Y85         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.261    14.311    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.258    14.177    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.433ns (8.543%)  route 4.635ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 14.311 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.635     9.641    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X62Y85         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.261    14.311    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y85         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]_rep/C
                         clock pessimism              0.159    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.258    14.177    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 0.433ns (8.609%)  route 4.597ns (91.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.597     9.602    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X62Y82         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.259    14.309    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y82         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/C
                         clock pessimism              0.159    14.468    
                         clock uncertainty           -0.035    14.433    
    SLICE_X62Y82         FDCE (Recov_fdce_C_CLR)     -0.258    14.175    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/CLR
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 0.433ns (8.609%)  route 4.597ns (91.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.363     4.573    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.433     5.006 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         4.597     9.602    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X62Y82         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    K18                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    12.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    13.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.259    14.309    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y82         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep/C
                         clock pessimism              0.159    14.468    
                         clock uncertainty           -0.035    14.433    
    SLICE_X62Y82         FDCE (Recov_fdce_C_CLR)     -0.258    14.175    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  4.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.477%)  route 0.433ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.649 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         0.433     2.082    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X46Y89         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y89         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
                         clock pessimism             -0.246     1.757    
    SLICE_X46Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.690    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.477%)  route 0.433ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.649 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         0.433     2.082    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X46Y89         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y89         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]/C
                         clock pessimism             -0.246     1.757    
    SLICE_X46Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.690    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[14]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.477%)  route 0.433ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.649 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         0.433     2.082    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X46Y89         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y89         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[14]/C
                         clock pessimism             -0.246     1.757    
    SLICE_X46Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.690    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[15]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.477%)  route 0.433ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.649 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         0.433     2.082    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X46Y89         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y89         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[15]/C
                         clock pessimism             -0.246     1.757    
    SLICE_X46Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.690    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.477%)  route 0.433ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.649 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         0.433     2.082    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X47Y89         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y89         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]/C
                         clock pessimism             -0.246     1.757    
    SLICE_X47Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.665    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[13]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.477%)  route 0.433ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.649 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         0.433     2.082    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X47Y89         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y89         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[13]/C
                         clock pessimism             -0.246     1.757    
    SLICE_X47Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.665    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[14]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.477%)  route 0.433ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.649 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         0.433     2.082    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X47Y89         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y89         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[14]/C
                         clock pessimism             -0.246     1.757    
    SLICE_X47Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.665    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[15]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.477%)  route 0.433ns (72.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.164     1.649 f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=132, routed)         0.433     2.082    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1_0
    SLICE_X47Y89         FDCE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X47Y89         FDCE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[15]/C
                         clock pessimism             -0.246     1.757    
    SLICE_X47Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.665    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.154%)  route 0.202ns (58.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y137        FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.202     1.828    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y135        FDCE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.831     1.998    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y135        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X29Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.407    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.154%)  route 0.202ns (58.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.563     1.485    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y137        FDPE (Prop_fdpe_C_Q)         0.141     1.626 f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.202     1.828    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y135        FDCE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.831     1.998    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y135        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X29Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.407    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack       11.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.565ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.433ns (11.505%)  route 3.331ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 21.350 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.331     9.624    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y142        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.248    21.350    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y142        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
                         clock pessimism              0.250    21.599    
                         clock uncertainty           -0.079    21.520    
    SLICE_X51Y142        FDCE (Recov_fdce_C_CLR)     -0.331    21.189    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 11.565    

Slack (MET) :             11.565ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.433ns (11.505%)  route 3.331ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 21.350 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.331     9.624    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y142        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.248    21.350    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y142        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                         clock pessimism              0.250    21.599    
                         clock uncertainty           -0.079    21.520    
    SLICE_X51Y142        FDCE (Recov_fdce_C_CLR)     -0.331    21.189    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 11.565    

Slack (MET) :             11.565ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.433ns (11.505%)  route 3.331ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 21.350 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.331     9.624    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y142        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.248    21.350    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y142        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                         clock pessimism              0.250    21.599    
                         clock uncertainty           -0.079    21.520    
    SLICE_X51Y142        FDCE (Recov_fdce_C_CLR)     -0.331    21.189    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 11.565    

Slack (MET) :             11.565ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.433ns (11.505%)  route 3.331ns (88.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 21.350 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.331     9.624    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y142        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.248    21.350    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y142        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]/C
                         clock pessimism              0.250    21.599    
                         clock uncertainty           -0.079    21.520    
    SLICE_X51Y142        FDCE (Recov_fdce_C_CLR)     -0.331    21.189    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 11.565    

Slack (MET) :             11.586ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.433ns (11.563%)  route 3.312ns (88.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 21.352 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.312     9.605    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y148        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.250    21.352    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y148        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                         clock pessimism              0.250    21.601    
                         clock uncertainty           -0.079    21.522    
    SLICE_X47Y148        FDCE (Recov_fdce_C_CLR)     -0.331    21.191    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         21.191    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 11.586    

Slack (MET) :             11.586ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.433ns (11.563%)  route 3.312ns (88.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 21.352 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.312     9.605    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y148        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.250    21.352    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y148        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                         clock pessimism              0.250    21.601    
                         clock uncertainty           -0.079    21.522    
    SLICE_X47Y148        FDCE (Recov_fdce_C_CLR)     -0.331    21.191    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         21.191    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 11.586    

Slack (MET) :             11.586ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.433ns (11.563%)  route 3.312ns (88.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 21.352 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.312     9.605    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y148        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.250    21.352    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y148        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/C
                         clock pessimism              0.250    21.601    
                         clock uncertainty           -0.079    21.522    
    SLICE_X47Y148        FDCE (Recov_fdce_C_CLR)     -0.331    21.191    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]
  -------------------------------------------------------------------
                         required time                         21.191    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                 11.586    

Slack (MET) :             11.674ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.433ns (11.848%)  route 3.222ns (88.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 21.350 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.222     9.515    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y143        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.248    21.350    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y143        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                         clock pessimism              0.250    21.599    
                         clock uncertainty           -0.079    21.520    
    SLICE_X51Y143        FDCE (Recov_fdce_C_CLR)     -0.331    21.189    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 11.674    

Slack (MET) :             11.674ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.433ns (11.848%)  route 3.222ns (88.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 21.350 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.222     9.515    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X51Y143        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.248    21.350    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y143        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/C
                         clock pessimism              0.250    21.599    
                         clock uncertainty           -0.079    21.520    
    SLICE_X51Y143        FDCE (Recov_fdce_C_CLR)     -0.331    21.189    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                 11.674    

Slack (MET) :             11.816ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk1 rise@16.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.433ns (12.318%)  route 3.082ns (87.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 21.352 - 16.000 ) 
    Source Clock Delay      (SCD):    5.860ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.516     5.860    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X34Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y172        FDPE (Prop_fdpe_C_Q)         0.433     6.293 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          3.082     9.375    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X47Y145        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000    16.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    17.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302    18.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    18.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374    20.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.101 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.250    21.352    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X47Y145        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                         clock pessimism              0.250    21.601    
                         clock uncertainty           -0.079    21.522    
    SLICE_X47Y145        FDCE (Recov_fdce_C_CLR)     -0.331    21.191    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         21.191    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 11.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.128%)  route 0.298ns (67.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.298     2.652    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y151        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y151        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X44Y151        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.128%)  route 0.298ns (67.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.298     2.652    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y151        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y151        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X44Y151        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.128%)  route 0.298ns (67.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.298     2.652    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y151        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y151        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X44Y151        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.128%)  route 0.298ns (67.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.298     2.652    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y151        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y151        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X44Y151        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.704%)  route 0.318ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.318     2.672    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y152        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y152        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X43Y152        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.704%)  route 0.318ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.318     2.672    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y152        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y152        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X43Y152        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.704%)  route 0.318ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.318     2.672    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y152        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y152        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X43Y152        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.704%)  route 0.318ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.318     2.672    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y152        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y152        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X43Y152        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.704%)  route 0.318ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.318     2.672    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y152        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y152        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X43Y152        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.704%)  route 0.318ns (69.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDPE (Prop_fdpe_C_Q)         0.141     2.354 f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=30, routed)          0.318     2.672    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X43Y152        FDCE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X43Y152        FDCE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.365     2.565    
    SLICE_X43Y152        FDCE (Remov_fdce_C_CLR)     -0.092     2.473    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.473    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.199    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.905ns  (logic 5.157ns (39.960%)  route 7.748ns (60.040%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    rst
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.123    12.456 r  ft601_rst_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.083    14.539    ft601_rst_n_OBUF
    N13                  OBUF (Prop_obuf_I_O)         2.943    17.482 r  ft601_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000    17.482    ft601_rst_n
    N13                                                               r  ft601_rst_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.075ns  (logic 4.154ns (41.230%)  route 5.921ns (58.771%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.356     4.562    clk_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  tickcount64_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.433     4.995 r  tickcount64_reg[53]/Q
                         net (fo=3, routed)           0.821     5.816    i_pcileech_com/tickcount64_reg[45]
    SLICE_X60Y98         LUT4 (Prop_lut4_I0_O)        0.105     5.921 r  i_pcileech_com/led_ld2_obuf_i_9/O
                         net (fo=1, routed)           0.339     6.260    i_pcileech_com/led_ld2_obuf_i_9_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.105     6.365 r  i_pcileech_com/led_ld2_obuf_i_6/O
                         net (fo=1, routed)           0.381     6.746    i_pcileech_com/led_ld2_obuf_i_6_n_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.851 r  i_pcileech_com/led_ld2_obuf_i_3/O
                         net (fo=1, routed)           0.658     7.509    i_pcileech_com/led_ld2_obuf_i_3_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I3_O)        0.105     7.614 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           3.722    11.336    i_pcileech_com_n_72
    G22                  OBUF (Prop_obuf_I_O)         3.301    14.637 r  led_ld2_obuf/O
                         net (fo=0)                   0.000    14.637    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.393ns  (logic 1.555ns (45.822%)  route 1.838ns (54.178%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.567     1.485    clk_IBUF_BUFG
    SLICE_X58Y99         FDRE                                         r  tickcount64_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 f  tickcount64_reg[49]/Q
                         net (fo=3, routed)           0.117     1.766    i_pcileech_com/tickcount64_reg[41]
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.811 f  i_pcileech_com/led_ld2_obuf_i_7/O
                         net (fo=1, routed)           0.054     1.865    i_pcileech_com/led_ld2_obuf_i_7_n_0
    SLICE_X60Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  i_pcileech_com/led_ld2_obuf_i_4/O
                         net (fo=1, routed)           0.110     2.020    i_pcileech_com/led_ld2_obuf_i_4_n_0
    SLICE_X60Y97         LUT5 (Prop_lut5_I4_O)        0.045     2.065 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           1.557     3.622    i_pcileech_com_n_72
    G22                  OBUF (Prop_obuf_I_O)         1.256     4.878 r  led_ld2_obuf/O
                         net (fo=0)                   0.000     4.878    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft601_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.202ns  (logic 1.726ns (33.175%)  route 3.476ns (66.825%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT2=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.561     1.479    clk_IBUF_BUFG
    SLICE_X58Y102        FDRE                                         r  tickcount64_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  tickcount64_reg[63]/Q
                         net (fo=3, routed)           0.267     1.910    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[55]
    SLICE_X59Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_72/O
                         net (fo=1, routed)           0.000     1.955    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_72_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     2.054 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.305     2.359    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.126     2.485 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.217     4.702    rst
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.042     4.744 r  ft601_rst_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.687     5.431    ft601_rst_n_OBUF
    N13                  OBUF (Prop_obuf_I_O)         1.250     6.681 r  ft601_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.681    ft601_rst_n
    N13                                                               r  ft601_rst_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125mhz_mux_x0y0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.703ns  (logic 0.210ns (12.328%)  route 1.493ns (87.672%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           1.128     1.128    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_elec_idle_wire_filter[0]
    SLICE_X77Y191        LUT6 (Prop_lut6_I3_O)        0.105     1.233 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_2/O
                         net (fo=1, routed)           0.365     1.598    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X78Y190        LUT6 (Prop_lut6_I0_O)        0.105     1.703 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     1.703    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.495ns  (logic 0.000ns (0.000%)  route 1.495ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           1.495     1.495    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_elec_idle_wire_filter[0]
    SLICE_X79Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.441     5.542    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.403ns  (logic 0.119ns (8.483%)  route 1.284ns (91.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           1.047     1.047    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg
    SLICE_X79Y192        LUT3 (Prop_lut3_I0_O)        0.119     1.166 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gtp_channel.gtpe2_channel_i_i_5/O
                         net (fo=2, routed)           0.237     1.403    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.000ns (0.000%)  route 1.007ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           1.007     1.007    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg_0
    SLICE_X78Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.449     5.550    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.126ns (13.977%)  route 0.775ns (86.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.775     0.775    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X80Y194        LUT3 (Prop_lut3_I0_O)        0.126     0.901 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=1, routed)           0.000     0.901    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHINITDONE1
    SLICE_X80Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X80Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.000ns (0.000%)  route 0.776ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           0.776     0.776    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]_0
    SLICE_X78Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.447     5.548    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X78Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.000ns (0.000%)  route 0.708ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.708     0.708    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.000ns (0.000%)  route 0.547ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.547     0.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]_0
    SLICE_X79Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.449     5.550    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X79Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXDLYSRESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.508ns  (logic 0.000ns (0.000%)  route 0.508ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXDLYSRESETDONE
                         net (fo=1, routed)           0.508     0.508    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXDLYSRESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.000ns (0.000%)  route 0.210ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXDLYSRESETDONE
                         net (fo=1, routed)           0.210     0.210    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.000ns (0.000%)  route 0.224ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.224     0.224    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]_0
    SLICE_X79Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X79Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.000ns (0.000%)  route 0.306ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.306     0.306    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.047ns (12.860%)  route 0.318ns (87.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.318     0.318    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X80Y194        LUT3 (Prop_lut3_I0_O)        0.047     0.365 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=1, routed)           0.000     0.365    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHINITDONE1
    SLICE_X80Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X80Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.000ns (0.000%)  route 0.369ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           0.369     0.369    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]_0
    SLICE_X78Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X78Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.000ns (0.000%)  route 0.482ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           0.482     0.482    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg_0
    SLICE_X78Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.044ns (7.421%)  route 0.549ns (92.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.431     0.431    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg
    SLICE_X79Y192        LUT3 (Prop_lut3_I0_O)        0.044     0.475 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gtp_channel.gtpe2_channel_i_i_5/O
                         net (fo=2, routed)           0.118     0.593    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.000ns (0.000%)  route 0.718ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           0.718     0.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_elec_idle_wire_filter[0]
    SLICE_X79Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.932     2.940    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.090ns (11.562%)  route 0.688ns (88.438%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           0.507     0.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_elec_idle_wire_filter[0]
    SLICE_X77Y191        LUT6 (Prop_lut6_I3_O)        0.045     0.552 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_2/O
                         net (fo=1, routed)           0.181     0.733    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X78Y190        LUT6 (Prop_lut6_I0_O)        0.045     0.778 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     0.778    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Max Delay           704 Endpoints
Min Delay           704 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.081ns  (logic 0.905ns (29.375%)  route 2.176ns (70.626%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I3_O)        0.105     8.426 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2/O
                         net (fo=2, routed)           0.463     8.888    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2_n_0
    SLICE_X79Y190        LUT6 (Prop_lut6_I5_O)        0.105     8.993 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_1/O
                         net (fo=1, routed)           0.000     8.993    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/p_1_in__0[0]
    SLICE_X79Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 1.104ns (36.149%)  route 1.950ns (63.851%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT3 (Prop_lut3_I0_O)        0.126     8.447 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1/O
                         net (fo=2, routed)           0.237     8.683    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I0_O)        0.283     8.966 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_i_1/O
                         net (fo=1, routed)           0.000     8.966    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 0.905ns (30.268%)  route 2.085ns (69.732%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I3_O)        0.105     8.426 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2/O
                         net (fo=2, routed)           0.372     8.797    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2_n_0
    SLICE_X78Y190        LUT6 (Prop_lut6_I2_O)        0.105     8.902 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     8.902    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.943ns  (logic 0.908ns (30.853%)  route 2.035ns (69.147%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.346     8.052    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X74Y189        LUT6 (Prop_lut6_I5_O)        0.105     8.157 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_2/O
                         net (fo=3, routed)           0.590     8.747    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_2_n_0
    SLICE_X79Y190        LUT3 (Prop_lut3_I1_O)        0.108     8.855 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_1/O
                         net (fo=1, routed)           0.000     8.855    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/p_1_in__0[2]
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.905ns (30.782%)  route 2.035ns (69.218%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.346     8.052    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X74Y189        LUT6 (Prop_lut6_I5_O)        0.105     8.157 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_2/O
                         net (fo=3, routed)           0.590     8.747    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_2_n_0
    SLICE_X79Y190        LUT2 (Prop_lut2_I1_O)        0.105     8.852 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[1]_i_1/O
                         net (fo=1, routed)           0.000     8.852    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/p_1_in__0[1]
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.927ns  (logic 0.821ns (28.050%)  route 2.106ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT3 (Prop_lut3_I0_O)        0.126     8.447 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1/O
                         net (fo=2, routed)           0.393     8.839    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1_n_0
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.082ns (43.205%)  route 1.422ns (56.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.791     6.135    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i_15
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXSTATUS[2])
                                                      0.977     7.112 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXSTATUS[2]
                         net (fo=2, routed)           1.422     8.535    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/RXSTATUS[0]
    SLICE_X79Y185        LUT3 (Prop_lut3_I0_O)        0.105     8.640 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_rx_status_q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.640    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]_1[2]
    SLICE_X79Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1[0]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1[1]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y195        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y195        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[2]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.665     2.313    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X72Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y191        FDRE (Prop_fdre_C_Q)         0.141     2.454 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg1_reg/Q
                         net (fo=1, routed)           0.057     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg1
    SLICE_X72Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X72Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  clk_125mhz_mux_x0y0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.593ns  (logic 2.196ns (17.438%)  route 10.397ns (82.562%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.443    14.616    i_pcileech_fifo/rst
    SLICE_X49Y154        LUT3 (Prop_lut3_I2_O)        0.105    14.721 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           2.450    17.171    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.593ns  (logic 2.196ns (17.438%)  route 10.397ns (82.562%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.443    14.616    i_pcileech_fifo/rst
    SLICE_X49Y154        LUT3 (Prop_lut3_I2_O)        0.105    14.721 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           2.450    17.171    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_fifo/_pcie_core_config_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (removal check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.186ns (10.423%)  route 1.599ns (89.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X40Y153        FDRE                                         r  i_pcileech_fifo/_pcie_core_config_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.141     1.704 f  i_pcileech_fifo/_pcie_core_config_reg[72]/Q
                         net (fo=1, routed)           0.282     1.986    i_pcileech_fifo/dpcie\\.pcie_rst_core
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           1.317     3.347    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_fifo/_pcie_core_config_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (removal check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.186ns (10.423%)  route 1.599ns (89.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X40Y153        FDRE                                         r  i_pcileech_fifo/_pcie_core_config_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.141     1.704 f  i_pcileech_fifo/_pcie_core_config_reg[72]/Q
                         net (fo=1, routed)           0.282     1.986    i_pcileech_fifo/dpcie\\.pcie_rst_core
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           1.317     3.347    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 0.433ns (10.238%)  route 3.796ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 8.024 - 4.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.525     5.869    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X62Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y193        FDRE (Prop_fdre_C_Q)         0.433     6.302 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/Q
                         net (fo=2, routed)           3.796    10.098    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.651 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.164ns (7.695%)  route 1.967ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X62Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y193        FDRE (Prop_fdre_C_Q)         0.164     2.458 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/Q
                         net (fo=2, routed)           1.967     4.425    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     4.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     4.559 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     5.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.439 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     5.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 0.433ns (10.238%)  route 3.796ns (89.762%))
  Logic Levels:           0  
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 8.024 - 4.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.525     5.869    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X62Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y193        FDRE (Prop_fdre_C_Q)         0.433     6.302 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/Q
                         net (fo=2, routed)           3.796    10.098    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     5.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     5.276 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     6.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.651 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     8.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.131ns  (logic 0.164ns (7.695%)  route 1.967ns (92.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 5.979 - 4.000 ) 
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X62Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y193        FDRE (Prop_fdre_C_Q)         0.164     2.458 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/Q
                         net (fo=2, routed)           1.967     4.425    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     4.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     4.559 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     5.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.439 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     5.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_250mhz_mux_x0y0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.703ns  (logic 0.210ns (12.328%)  route 1.493ns (87.672%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           1.128     1.128    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_elec_idle_wire_filter[0]
    SLICE_X77Y191        LUT6 (Prop_lut6_I3_O)        0.105     1.233 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_2/O
                         net (fo=1, routed)           0.365     1.598    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X78Y190        LUT6 (Prop_lut6_I0_O)        0.105     1.703 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     1.703    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.495ns  (logic 0.000ns (0.000%)  route 1.495ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           1.495     1.495    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_elec_idle_wire_filter[0]
    SLICE_X79Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.441     5.542    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.403ns  (logic 0.119ns (8.483%)  route 1.284ns (91.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           1.047     1.047    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg
    SLICE_X79Y192        LUT3 (Prop_lut3_I0_O)        0.119     1.166 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gtp_channel.gtpe2_channel_i_i_5/O
                         net (fo=2, routed)           0.237     1.403    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.007ns  (logic 0.000ns (0.000%)  route 1.007ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           1.007     1.007    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg_0
    SLICE_X78Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.449     5.550    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.126ns (13.977%)  route 0.775ns (86.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.775     0.775    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X80Y194        LUT3 (Prop_lut3_I0_O)        0.126     0.901 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=1, routed)           0.000     0.901    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHINITDONE1
    SLICE_X80Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X80Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.000ns (0.000%)  route 0.776ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           0.776     0.776    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]_0
    SLICE_X78Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.447     5.548    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X78Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.000ns (0.000%)  route 0.708ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.708     0.708    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.547ns  (logic 0.000ns (0.000%)  route 0.547ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.547     0.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]_0
    SLICE_X79Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.449     5.550    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X79Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXDLYSRESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.508ns  (logic 0.000ns (0.000%)  route 0.508ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXDLYSRESETDONE
                         net (fo=1, routed)           0.508     0.508    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXDLYSRESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.000ns (0.000%)  route 0.210ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXDLYSRESETDONE
                         net (fo=1, routed)           0.210     0.210    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlysresetdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.000ns (0.000%)  route 0.224ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.224     0.224    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]_0
    SLICE_X79Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X79Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.000ns (0.000%)  route 0.306ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXPMARESETDONE
                         net (fo=2, routed)           0.306     0.306    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X76Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHINITDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.047ns (12.860%)  route 0.318ns (87.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHINITDONE
                         net (fo=1, routed)           0.318     0.318    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_reg
    SLICE_X80Y194        LUT3 (Prop_lut3_I0_O)        0.047     0.365 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphinitdone_reg1_i_1/O
                         net (fo=1, routed)           0.000     0.365    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/SYNC_TXPHINITDONE1
    SLICE_X80Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X80Y194        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphinitdone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.000ns (0.000%)  route 0.369ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           0.369     0.369    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]_0
    SLICE_X78Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg_0
    SLICE_X78Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.000ns (0.000%)  route 0.482ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           0.482     0.482    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg_0
    SLICE_X78Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/cfg_wait_cnt_reg[5]_0
    SLICE_X78Y189        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHALIGNDONE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.044ns (7.421%)  route 0.549ns (92.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXPHALIGNDONE
                         net (fo=1, routed)           0.431     0.431    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_reg
    SLICE_X79Y192        LUT3 (Prop_lut3_I0_O)        0.044     0.475 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gtp_channel.gtpe2_channel_i_i_5/O
                         net (fo=2, routed)           0.118     0.593    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.000ns (0.000%)  route 0.718ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           0.718     0.718    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_elec_idle_wire_filter[0]
    SLICE_X79Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.932     2.940    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y170        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.090ns (11.562%)  route 0.688ns (88.438%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXELECIDLE
                         net (fo=2, routed)           0.507     0.507    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rx_elec_idle_wire_filter[0]
    SLICE_X77Y191        LUT6 (Prop_lut6_I3_O)        0.045     0.552 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gt_rxvalid_q_i_2/O
                         net (fo=1, routed)           0.181     0.733    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg_1
    SLICE_X78Y190        LUT6 (Prop_lut6_I0_O)        0.045     0.778 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     0.778    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Max Delay           704 Endpoints
Min Delay           704 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.081ns  (logic 0.905ns (29.375%)  route 2.176ns (70.626%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I3_O)        0.105     8.426 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2/O
                         net (fo=2, routed)           0.463     8.888    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2_n_0
    SLICE_X79Y190        LUT6 (Prop_lut6_I5_O)        0.105     8.993 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_1/O
                         net (fo=1, routed)           0.000     8.993    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/p_1_in__0[0]
    SLICE_X79Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 1.104ns (36.149%)  route 1.950ns (63.851%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT3 (Prop_lut3_I0_O)        0.126     8.447 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1/O
                         net (fo=2, routed)           0.237     8.683    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I0_O)        0.283     8.966 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_i_1/O
                         net (fo=1, routed)           0.000     8.966    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.990ns  (logic 0.905ns (30.268%)  route 2.085ns (69.732%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT5 (Prop_lut5_I3_O)        0.105     8.426 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2/O
                         net (fo=2, routed)           0.372     8.797    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[0]_i_2_n_0
    SLICE_X78Y190        LUT6 (Prop_lut6_I2_O)        0.105     8.902 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_i_1/O
                         net (fo=1, routed)           0.000     8.902    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q__0
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X78Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.943ns  (logic 0.908ns (30.853%)  route 2.035ns (69.147%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.346     8.052    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X74Y189        LUT6 (Prop_lut6_I5_O)        0.105     8.157 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_2/O
                         net (fo=3, routed)           0.590     8.747    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_2_n_0
    SLICE_X79Y190        LUT3 (Prop_lut3_I1_O)        0.108     8.855 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_1/O
                         net (fo=1, routed)           0.000     8.855    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/p_1_in__0[2]
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.905ns (30.782%)  route 2.035ns (69.218%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.346     8.052    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X74Y189        LUT6 (Prop_lut6_I5_O)        0.105     8.157 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_2/O
                         net (fo=3, routed)           0.590     8.747    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[2]_i_2_n_0
    SLICE_X79Y190        LUT2 (Prop_lut2_I1_O)        0.105     8.852 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[1]_i_1/O
                         net (fo=1, routed)           0.000     8.852    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/p_1_in__0[1]
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.927ns  (logic 0.821ns (28.050%)  route 2.106ns (71.950%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.912ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X77Y192        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDRE (Prop_fdre_C_Q)         0.348     6.260 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/Q
                         net (fo=2, routed)           0.959     7.219    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[15]_0[13]
    SLICE_X76Y189        LUT4 (Prop_lut4_I1_O)        0.242     7.461 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3/O
                         net (fo=2, routed)           0.139     7.601    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_3_n_0
    SLICE_X76Y189        LUT6 (Prop_lut6_I0_O)        0.105     7.706 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2/O
                         net (fo=3, routed)           0.615     8.321    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_2_n_0
    SLICE_X78Y190        LUT3 (Prop_lut3_I0_O)        0.126     8.447 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1/O
                         net (fo=2, routed)           0.393     8.839    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[3]_i_1_n_0
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y190        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[3]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.504ns  (logic 1.082ns (43.205%)  route 1.422ns (56.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.791     6.135    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i_15
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXSTATUS[2])
                                                      0.977     7.112 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXSTATUS[2]
                         net (fo=2, routed)           1.422     8.535    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/RXSTATUS[0]
    SLICE_X79Y185        LUT3 (Prop_lut3_I0_O)        0.105     8.640 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_rx_status_q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.640    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]_1[2]
    SLICE_X79Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/CLK
    SLICE_X79Y185        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.606ns  (logic 0.843ns (32.351%)  route 1.763ns (67.649%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.552ns
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.569     5.913    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X74Y198        FDSE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDSE (Prop_fdse_C_Q)         0.398     6.311 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/Q
                         net (fo=4, routed)           0.563     6.874    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
    SLICE_X74Y197        LUT4 (Prop_lut4_I0_O)        0.232     7.106 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.333     7.439    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X75Y198        LUT5 (Prop_lut5_I2_O)        0.105     7.544 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.595     8.140    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X79Y196        LUT4 (Prop_lut4_I0_O)        0.108     8.248 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1/O
                         net (fo=7, routed)           0.271     8.519    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.451     5.552    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X80Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1[0]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y196        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1[1]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X69Y196        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y195        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[1]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y195        FDRE (Prop_fdre_C_Q)         0.141     2.435 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     2.490    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[2]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/lf_reg2_reg[5]
    SLICE_X71Y195        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg1
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X75Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.510    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X77Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.665     2.313    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X72Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y191        FDRE (Prop_fdre_C_Q)         0.141     2.454 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg1_reg/Q
                         net (fo=1, routed)           0.057     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg1
    SLICE_X72Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.941     2.949    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X72Y191        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg1
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.942     2.950    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_reg[0]_0
    SLICE_X77Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txratedone_reg2_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Physically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.667     2.315    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y193        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.511    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg1
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/rxphaligndone_s_reg2_reg_0
    SLICE_X79Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txphaligndone_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  clk_250mhz_mux_x0y0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.593ns  (logic 2.196ns (17.438%)  route 10.397ns (82.562%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.443    14.616    i_pcileech_fifo/rst
    SLICE_X49Y154        LUT3 (Prop_lut3_I2_O)        0.105    14.721 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           2.450    17.171    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.593ns  (logic 2.196ns (17.438%)  route 10.397ns (82.562%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.443    14.616    i_pcileech_fifo/rst
    SLICE_X49Y154        LUT3 (Prop_lut3_I2_O)        0.105    14.721 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           2.450    17.171    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_fifo/_pcie_core_config_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (removal check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.186ns (10.423%)  route 1.599ns (89.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X40Y153        FDRE                                         r  i_pcileech_fifo/_pcie_core_config_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.141     1.704 f  i_pcileech_fifo/_pcie_core_config_reg[72]/Q
                         net (fo=1, routed)           0.282     1.986    i_pcileech_fifo/dpcie\\.pcie_rst_core
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           1.317     3.347    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 i_pcileech_fifo/_pcie_core_config_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (removal check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.186ns (10.423%)  route 1.599ns (89.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.644     1.563    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X40Y153        FDRE                                         r  i_pcileech_fifo/_pcie_core_config_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.141     1.704 f  i_pcileech_fifo/_pcie_core_config_reg[72]/Q
                         net (fo=1, routed)           0.282     1.986    i_pcileech_fifo/dpcie\\.pcie_rst_core
    SLICE_X49Y154        LUT3 (Prop_lut3_I0_O)        0.045     2.031 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           1.317     3.347    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_250mhz_x0y0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.372ns  (logic 0.433ns (9.904%)  route 3.939ns (90.096%))
  Logic Levels:           0  
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 6.024 - 2.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.525     5.869    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X62Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y193        FDRE (Prop_fdre_C_Q)         0.433     6.302 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/Q
                         net (fo=2, routed)           3.939    10.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y0 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     3.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.276 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     4.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.651 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     6.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.164ns (7.489%)  route 2.026ns (92.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 3.979 - 2.000 ) 
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X62Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y193        FDRE (Prop_fdre_C_Q)         0.164     2.458 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/Q
                         net (fo=2, routed)           2.026     4.484    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y0 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     2.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.559 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     3.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.439 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     3.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_250mhz_x0y0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.372ns  (logic 0.433ns (9.904%)  route 3.939ns (90.096%))
  Logic Levels:           0  
  Clock Path Skew:        -1.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 6.024 - 2.000 ) 
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.525     5.869    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X62Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y193        FDRE (Prop_fdre_C_Q)         0.433     6.302 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/Q
                         net (fo=2, routed)           3.939    10.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y0 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     3.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     3.276 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     4.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.651 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     6.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.164ns (7.489%)  route 2.026ns (92.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 3.979 - 2.000 ) 
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.646     2.294    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0
    SLICE_X62Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y193        FDRE (Prop_fdre_C_Q)         0.164     2.458 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg/Q
                         net (fo=2, routed)           2.026     4.484    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x0y0 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     2.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.559 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     3.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.439 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     3.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.031ns  (logic 1.658ns (9.197%)  route 16.372ns (90.803%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.868    18.031    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y169        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.402     4.449    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y169        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.031ns  (logic 1.658ns (9.197%)  route 16.372ns (90.803%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.868    18.031    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y169        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.402     4.449    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y169        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.026ns  (logic 1.658ns (9.200%)  route 16.368ns (90.800%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.863    18.026    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X14Y140        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.261     4.308    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y140        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.026ns  (logic 1.658ns (9.200%)  route 16.368ns (90.800%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.863    18.026    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X14Y140        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.261     4.308    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y140        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.388ns  (logic 1.658ns (9.538%)  route 15.729ns (90.462%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.225    17.388    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y146        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.257     4.304    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y146        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.388ns  (logic 1.658ns (9.538%)  route 15.729ns (90.462%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.225    17.388    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y146        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.257     4.304    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y146        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.198ns  (logic 1.658ns (9.643%)  route 15.539ns (90.357%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.035    17.198    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y186        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y186        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.198ns  (logic 1.658ns (9.643%)  route 15.539ns (90.357%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.035    17.198    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y186        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y186        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.852ns  (logic 1.658ns (10.462%)  route 14.193ns (89.538%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        3.689    15.852    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y155        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.409     4.456    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.852ns  (logic 1.658ns (10.462%)  route 14.193ns (89.538%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        3.689    15.852    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y155        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.409     4.456    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.881ns  (logic 0.309ns (7.963%)  route 3.572ns (92.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.025     3.881    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y99         FDPE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.841     2.005    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.881ns  (logic 0.309ns (7.963%)  route 3.572ns (92.037%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.025     3.881    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y99         FDPE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.841     2.005    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y99         FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.272ns  (logic 0.352ns (6.678%)  route 4.920ns (93.322%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.239     5.096    i_pcileech_com/rst
    SLICE_X35Y137        LUT2 (Prop_lut2_I1_O)        0.043     5.139 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.133     5.272    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X35Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.831     1.995    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.272ns  (logic 0.352ns (6.678%)  route 4.920ns (93.322%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.239     5.096    i_pcileech_com/rst
    SLICE_X35Y137        LUT2 (Prop_lut2_I1_O)        0.043     5.139 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.133     5.272    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X35Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.831     1.995    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.035ns  (logic 0.355ns (5.047%)  route 6.680ns (94.953%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        1.325     7.035    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X74Y134        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.858     2.022    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X74Y134        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.035ns  (logic 0.355ns (5.047%)  route 6.680ns (94.953%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        1.325     7.035    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X74Y134        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.858     2.022    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X74Y134        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.571ns  (logic 0.355ns (4.690%)  route 7.216ns (95.310%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        1.861     7.571    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X77Y123        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.849     2.013    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X77Y123        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.571ns  (logic 0.355ns (4.690%)  route 7.216ns (95.310%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        1.861     7.571    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X77Y123        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.849     2.013    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X77Y123        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.630ns  (logic 0.355ns (4.653%)  route 7.275ns (95.347%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        1.920     7.630    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y155        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.630ns  (logic 0.355ns (4.653%)  route 7.275ns (95.347%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        1.920     7.630    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y155        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_clk

Max Delay          3376 Endpoints
Min Delay          3376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.064ns  (logic 2.217ns (14.717%)  route 12.847ns (85.283%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.868    19.641    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y169        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.402     4.449    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y169        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.064ns  (logic 2.217ns (14.717%)  route 12.847ns (85.283%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.868    19.641    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y169        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.402     4.449    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y169        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.059ns  (logic 2.217ns (14.722%)  route 12.842ns (85.278%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.863    19.636    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X14Y140        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.261     4.308    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y140        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.059ns  (logic 2.217ns (14.722%)  route 12.842ns (85.278%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.863    19.636    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X14Y140        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.261     4.308    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y140        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.421ns  (logic 2.217ns (15.374%)  route 12.204ns (84.626%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.225    18.998    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y146        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.257     4.304    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y146        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.421ns  (logic 2.217ns (15.374%)  route 12.204ns (84.626%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.225    18.998    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y146        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.257     4.304    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y146        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.231ns  (logic 2.217ns (15.579%)  route 12.014ns (84.421%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.035    18.808    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y186        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y186        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.231ns  (logic 2.217ns (15.579%)  route 12.014ns (84.421%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.035    18.808    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y186        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y186        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.602ns  (logic 2.494ns (18.336%)  route 11.108ns (81.664%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        3.749    17.522    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/rst_subsys
    SLICE_X49Y154        LUT5 (Prop_lut5_I4_O)        0.277    17.799 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1/O
                         net (fo=1, routed)           0.380    18.179    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1_n_0
    SLICE_X49Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.406     4.453    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X49Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/rw_reg[239]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.258ns  (logic 2.590ns (19.536%)  route 10.668ns (80.464%))
  Logic Levels:           13  (CARRY4=8 LUT2=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.198    14.371    i_pcileech_fifo/rst
    SLICE_X33Y159        LUT2 (Prop_lut2_I1_O)        0.119    14.490 r  i_pcileech_fifo/rw[239]_i_5/O
                         net (fo=123, routed)         2.415    16.904    i_pcileech_fifo/rw[239]_i_5_n_0
    SLICE_X10Y158        LUT6 (Prop_lut6_I1_O)        0.275    17.179 f  i_pcileech_fifo/rw[239]_i_2/O
                         net (fo=1, routed)           0.551    17.730    i_pcileech_fifo/rw[239]_i_2_n_0
    SLICE_X10Y158        LUT5 (Prop_lut5_I0_O)        0.105    17.835 r  i_pcileech_fifo/rw[239]_i_1/O
                         net (fo=1, routed)           0.000    17.835    i_pcileech_fifo/rw[239]_i_1_n_0
    SLICE_X10Y158        FDRE                                         r  i_pcileech_fifo/rw_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.417     4.464    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X10Y158        FDRE                                         r  i_pcileech_fifo/rw_reg[239]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.561     1.479    clk_IBUF_BUFG
    SLICE_X58Y102        FDRE                                         r  tickcount64_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  tickcount64_reg[62]/Q
                         net (fo=3, routed)           0.124     1.767    tickcount64_reg[62]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  tickcount64_reg[60]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.877    tickcount64_reg[60]_i_1__1_n_5
    SLICE_X58Y102        FDRE                                         r  tickcount64_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.832     1.996    clk_IBUF_BUFG
    SLICE_X58Y102        FDRE                                         r  tickcount64_reg[62]/C

Slack:                    inf
  Source:                 tickcount64_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.561     1.479    clk_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  tickcount64_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  tickcount64_reg[54]/Q
                         net (fo=3, routed)           0.124     1.767    tickcount64_reg[54]
    SLICE_X58Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  tickcount64_reg[52]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.877    tickcount64_reg[52]_i_1__1_n_5
    SLICE_X58Y100        FDRE                                         r  tickcount64_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.832     1.996    clk_IBUF_BUFG
    SLICE_X58Y100        FDRE                                         r  tickcount64_reg[54]/C

Slack:                    inf
  Source:                 tickcount64_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.564     1.482    clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  tickcount64_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  tickcount64_reg[10]/Q
                         net (fo=2, routed)           0.124     1.770    tickcount64_reg[10]
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  tickcount64_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.880    tickcount64_reg[8]_i_1__2_n_5
    SLICE_X58Y89         FDRE                                         r  tickcount64_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.835     1.999    clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  tickcount64_reg[10]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.564     1.482    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.124     1.770    tickcount64_reg[6]
    SLICE_X58Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  tickcount64_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.880    tickcount64_reg[4]_i_1__2_n_5
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.835     1.999    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[6]/C

Slack:                    inf
  Source:                 tickcount64_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.565     1.483    clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  tickcount64_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  tickcount64_reg[14]/Q
                         net (fo=2, routed)           0.124     1.771    tickcount64_reg[14]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  tickcount64_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.881    tickcount64_reg[12]_i_1__2_n_5
    SLICE_X58Y90         FDRE                                         r  tickcount64_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.836     2.000    clk_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  tickcount64_reg[14]/C

Slack:                    inf
  Source:                 tickcount64_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.565     1.483    clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  tickcount64_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  tickcount64_reg[18]/Q
                         net (fo=2, routed)           0.124     1.771    tickcount64_reg[18]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  tickcount64_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.881    tickcount64_reg[16]_i_1__1_n_5
    SLICE_X58Y91         FDRE                                         r  tickcount64_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.836     2.000    clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  tickcount64_reg[18]/C

Slack:                    inf
  Source:                 tickcount64_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.565     1.483    clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  tickcount64_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  tickcount64_reg[22]/Q
                         net (fo=2, routed)           0.124     1.771    tickcount64_reg[22]
    SLICE_X58Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.881 r  tickcount64_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.881    tickcount64_reg[20]_i_1__1_n_5
    SLICE_X58Y92         FDRE                                         r  tickcount64_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.836     2.000    clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  tickcount64_reg[22]/C

Slack:                    inf
  Source:                 tickcount64_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.566     1.484    clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  tickcount64_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  tickcount64_reg[26]/Q
                         net (fo=2, routed)           0.124     1.772    tickcount64_reg__0[26]
    SLICE_X58Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  tickcount64_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.882    tickcount64_reg[24]_i_1__1_n_5
    SLICE_X58Y93         FDRE                                         r  tickcount64_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.837     2.001    clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  tickcount64_reg[26]/C

Slack:                    inf
  Source:                 tickcount64_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.566     1.484    clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  tickcount64_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  tickcount64_reg[30]/Q
                         net (fo=3, routed)           0.124     1.772    tickcount64_reg[30]
    SLICE_X58Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.882 r  tickcount64_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.882    tickcount64_reg[28]_i_1__1_n_5
    SLICE_X58Y94         FDRE                                         r  tickcount64_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.837     2.001    clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  tickcount64_reg[30]/C

Slack:                    inf
  Source:                 tickcount64_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.567     1.485    clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  tickcount64_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  tickcount64_reg[42]/Q
                         net (fo=3, routed)           0.124     1.773    tickcount64_reg[42]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  tickcount64_reg[40]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.883    tickcount64_reg[40]_i_1__1_n_5
    SLICE_X58Y97         FDRE                                         r  tickcount64_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.838     2.002    clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  tickcount64_reg[42]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_clk

Max Delay            68 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 1.718ns (50.639%)  route 1.675ns (49.361%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.346     4.556    i_pcileech_com/CLK
    SLICE_X36Y126        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.379     4.935 r  i_pcileech_com/tickcount64_com_reg[1]/Q
                         net (fo=3, routed)           0.793     5.728    i_pcileech_com/tickcount64_com_reg[1]
    SLICE_X37Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.833 r  i_pcileech_com/rst1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.833    i_pcileech_com/rst1_carry_i_5_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.273 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.273    i_pcileech_com/rst1_carry_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.371 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.371    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.469 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.567 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.567    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.665 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.763 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.763    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.861 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.861    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.959 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.573     7.532    i_pcileech_com/rst1
    SLICE_X35Y137        LUT2 (Prop_lut2_I0_O)        0.108     7.640 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.308     7.948    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X35Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.252     4.299    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 1.718ns (50.639%)  route 1.675ns (49.361%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.346     4.556    i_pcileech_com/CLK
    SLICE_X36Y126        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.379     4.935 r  i_pcileech_com/tickcount64_com_reg[1]/Q
                         net (fo=3, routed)           0.793     5.728    i_pcileech_com/tickcount64_com_reg[1]
    SLICE_X37Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.833 r  i_pcileech_com/rst1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.833    i_pcileech_com/rst1_carry_i_5_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.273 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.273    i_pcileech_com/rst1_carry_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.371 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.371    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.469 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.567 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.567    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.665 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.763 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.763    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.861 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.861    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.959 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.573     7.532    i_pcileech_com/rst1
    SLICE_X35Y137        LUT2 (Prop_lut2_I0_O)        0.108     7.640 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.308     7.948    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X35Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.252     4.299    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 1.100ns (62.019%)  route 0.674ns (37.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.355     4.565    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X38Y134        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     5.665 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/O
                         net (fo=1, routed)           0.674     6.338    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[16]
    SLICE_X37Y134        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.249     4.296    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y134        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.084ns (62.175%)  route 0.659ns (37.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.355     4.565    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y133        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.649 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.659     6.308    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X37Y133        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.249     4.296    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y133        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.739ns  (logic 1.107ns (63.669%)  route 0.632ns (36.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.356     4.566    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X34Y134        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.673 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/O
                         net (fo=1, routed)           0.632     6.304    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[38]
    SLICE_X41Y134        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.247     4.294    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X41Y134        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.734ns  (logic 1.084ns (62.503%)  route 0.650ns (37.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.357     4.567    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X34Y135        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     5.651 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/O
                         net (fo=1, routed)           0.650     6.301    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[35]
    SLICE_X39Y136        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.249     4.296    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y136        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.081ns (62.369%)  route 0.652ns (37.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.355     4.565    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y133        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.646 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.652     6.298    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X37Y133        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.249     4.296    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y133        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.730ns  (logic 1.107ns (63.996%)  route 0.623ns (36.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.355     4.565    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X34Y133        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.672 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.623     6.294    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X37Y133        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.249     4.296    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X37Y133        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.712ns  (logic 1.087ns (63.480%)  route 0.625ns (36.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    4.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.354     4.564    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y132        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y132        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.651 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.625     6.276    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X43Y132        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.245     4.292    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X43Y132        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.087ns (63.987%)  route 0.612ns (36.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.356     4.566    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X38Y135        RAMD32                                       r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     5.653 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/O
                         net (fo=1, routed)           0.612     6.264    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[51]
    SLICE_X39Y135        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.248     4.295    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X39Y135        FDCE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.759%)  route 0.106ns (45.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.569     1.491    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X39Y97         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.106     1.725    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X39Y96         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.840     2.004    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y96         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.759%)  route 0.106ns (45.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.571     1.493    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X37Y97         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128     1.621 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.106     1.727    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X37Y96         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.841     2.005    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y96         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.120%)  route 0.102ns (41.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.569     1.491    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X39Y97         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.102     1.733    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X40Y97         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.841     2.005    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y97         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.051%)  route 0.115ns (44.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.569     1.491    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X41Y98         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.115     1.747    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X40Y98         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.841     2.005    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y98         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.201%)  route 0.119ns (45.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.571     1.493    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X37Y97         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.119     1.753    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X38Y97         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.841     2.005    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y97         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.669%)  route 0.111ns (40.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.568     1.490    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X42Y95         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.111     1.765    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X41Y95         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.840     2.004    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y95         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.628%)  route 0.159ns (55.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.558     1.480    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.128     1.608 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.159     1.767    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X40Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.828     1.992    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.568     1.490    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X42Y95         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.117     1.771    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y95         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.840     2.004    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X40Y95         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.988%)  route 0.159ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.558     1.480    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y134        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.159     1.780    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X40Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.828     1.992    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.742%)  route 0.167ns (54.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.561     1.483    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X31Y136        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y136        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.167     1.791    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X30Y136        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.831     1.995    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X30Y136        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  userclk1
  To Clock:  net_clk

Max Delay           198 Endpoints
Min Delay           248 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.711ns  (logic 0.600ns (7.781%)  route 7.111ns (92.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.868    13.581    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y169        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.402     4.449    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y169        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.711ns  (logic 0.600ns (7.781%)  route 7.111ns (92.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.868    13.581    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X32Y169        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.402     4.449    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y169        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 0.600ns (7.786%)  route 7.106ns (92.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.863    13.577    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X14Y140        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.261     4.308    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y140        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 0.600ns (7.786%)  route 7.106ns (92.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.863    13.577    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X14Y140        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.261     4.308    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X14Y140        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.068ns  (logic 0.600ns (8.489%)  route 6.468ns (91.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.225    12.938    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y146        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.257     4.304    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y146        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.068ns  (logic 0.600ns (8.489%)  route 6.468ns (91.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.225    12.938    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y146        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.257     4.304    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y146        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.878ns  (logic 0.600ns (8.723%)  route 6.278ns (91.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.035    12.748    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y186        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y186        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.878ns  (logic 0.600ns (8.723%)  route 6.278ns (91.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.035    12.748    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X25Y186        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.411     4.458    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y186        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 0.877ns (14.034%)  route 5.372ns (85.966%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        3.749    11.462    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/rst_subsys
    SLICE_X49Y154        LUT5 (Prop_lut5_I4_O)        0.277    11.739 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1/O
                         net (fo=1, routed)           0.380    12.119    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1_n_0
    SLICE_X49Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.406     4.453    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X49Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 0.600ns (10.846%)  route 4.932ns (89.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        3.689    11.402    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y155        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.409     4.456    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y155        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.899%)  route 0.114ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.558     2.206    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X68Y117        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.128     2.334 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.114     2.448    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y118        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.825     1.989    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y118        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.148ns (59.332%)  route 0.101ns (40.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.554     2.202    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X70Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y122        FDRE (Prop_fdre_C_Q)         0.148     2.350 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.101     2.451    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X68Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.821     1.985    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.849%)  route 0.119ns (48.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.558     2.206    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X68Y117        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.128     2.334 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.119     2.453    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X67Y118        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.825     1.989    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y118        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.957%)  route 0.114ns (47.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X35Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDRE (Prop_fdre_C_Q)         0.128     2.341 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.114     2.454    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X33Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.835     1.999    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.390%)  route 0.114ns (44.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.558     2.206    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X68Y117        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     2.347 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.114     2.460    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X67Y117        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.826     1.990    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y117        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.065%)  route 0.105ns (38.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.554     2.202    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X70Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y122        FDRE (Prop_fdre_C_Q)         0.164     2.366 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.105     2.470    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X70Y121        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.822     1.986    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X70Y121        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.997%)  route 0.112ns (43.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.565     2.213    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.148     2.361 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.112     2.472    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.835     1.999    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.293%)  route 0.104ns (38.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.559     2.207    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X66Y116        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.164     2.371 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.104     2.474    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X67Y116        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.827     1.991    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y116        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.177%)  route 0.117ns (47.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.584     2.232    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X73Y118        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y118        FDRE (Prop_fdre_C_Q)         0.128     2.360 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.117     2.477    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X72Y118        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.852     2.016    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y118        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.556%)  route 0.118ns (44.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.566     2.214    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X30Y142        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y142        FDRE (Prop_fdre_C_Q)         0.148     2.362 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.118     2.480    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X28Y142        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.835     1.999    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y142        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 1.647ns (14.185%)  route 9.966ns (85.815%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.404    10.967    i_pcileech_com/rst
    SLICE_X35Y137        LUT2 (Prop_lut2_I1_O)        0.115    11.082 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.532    11.613    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.253     4.304    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.613ns  (logic 1.647ns (14.185%)  route 9.966ns (85.815%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.404    10.967    i_pcileech_com/rst
    SLICE_X35Y137        LUT2 (Prop_lut2_I1_O)        0.115    11.082 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.532    11.613    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.253     4.304    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.466ns  (logic 1.532ns (18.101%)  route 6.934ns (81.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.903     8.466    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X39Y100        FDPE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.253     4.304    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X39Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.466ns  (logic 1.532ns (18.101%)  route 6.934ns (81.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.903     8.466    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X39Y100        FDPE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.253     4.304    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X39Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.818ns  (logic 0.309ns (8.096%)  route 3.509ns (91.904%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         0.961     3.818    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X39Y100        FDPE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X39Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.818ns  (logic 0.309ns (8.096%)  route 3.509ns (91.904%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         0.961     3.818    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X39Y100        FDPE                                         f  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.835     2.002    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X39Y100        FDPE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.373ns  (logic 0.352ns (6.552%)  route 5.021ns (93.448%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.239     5.096    i_pcileech_com/rst
    SLICE_X35Y137        LUT2 (Prop_lut2_I1_O)        0.043     5.139 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.235     5.373    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.832     1.999    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.373ns  (logic 0.352ns (6.552%)  route 5.021ns (93.448%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.239     5.096    i_pcileech_com/rst
    SLICE_X35Y137        LUT2 (Prop_lut2_I1_O)        0.043     5.139 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.235     5.373    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.832     1.999    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_ft601_clk

Max Delay           746 Endpoints
Min Delay           763 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.123ns  (logic 2.196ns (15.549%)  route 11.927ns (84.451%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.262    18.701    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.118ns  (logic 2.196ns (15.554%)  route 11.922ns (84.446%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.257    18.696    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.051ns  (logic 2.196ns (15.628%)  route 11.855ns (84.372%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.190    18.628    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.307     4.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.047ns  (logic 2.196ns (15.633%)  route 11.851ns (84.367%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.187    18.625    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.307     4.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.010ns  (logic 2.196ns (15.675%)  route 11.814ns (84.325%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.149    18.587    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.939ns  (logic 2.196ns (15.754%)  route 11.743ns (84.246%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.078    18.516    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.822ns  (logic 2.196ns (15.888%)  route 11.626ns (84.112%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         5.961    18.399    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y129        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y129        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.702ns  (logic 2.196ns (16.026%)  route 11.506ns (83.974%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         5.842    18.280    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y122        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y122        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.535ns  (logic 2.196ns (16.224%)  route 11.339ns (83.776%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         5.674    18.112    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.457ns  (logic 2.196ns (16.318%)  route 11.261ns (83.682%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    12.333    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    12.438 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         5.596    18.034    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.664%)  route 0.095ns (40.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.558     1.476    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X40Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.095     1.713    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X39Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.828     1.995    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.766%)  route 0.110ns (46.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.568     1.486    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y93         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.110     1.724    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y91         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.837     2.004    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y91         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.120%)  route 0.102ns (41.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.567     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.102     1.728    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X40Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.839     2.006    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.120%)  route 0.102ns (41.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.568     1.486    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y93         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.102     1.729    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X44Y93         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.838     2.005    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y93         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.274%)  route 0.114ns (44.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.566     1.484    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y93         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.114     1.739    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X46Y93         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.837     2.004    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y93         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.833%)  route 0.112ns (43.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.567     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X38Y91         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.112     1.746    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.839     2.006    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X38Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.723%)  route 0.152ns (54.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.565     1.483    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y90         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.152     1.763    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X47Y90         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.836     2.003    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y90         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.434%)  route 0.160ns (55.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.558     1.476    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X40Y134        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y134        FDRE (Prop_fdre_C_Q)         0.128     1.604 r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.160     1.764    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X35Y135        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.830     1.997    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y135        FDRE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.204%)  route 0.155ns (54.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.567     1.485    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X39Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.155     1.768    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X40Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.839     2.006    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y92         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.477%)  route 0.150ns (51.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.565     1.483    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y90         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.150     1.774    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X47Y90         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.836     2.003    i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y90         FDRE                                         r  i_pcileech_com/i_fifo_256_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.718ns (47.510%)  route 1.898ns (52.490%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.346     4.556    i_pcileech_com/CLK
    SLICE_X36Y126        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.379     4.935 r  i_pcileech_com/tickcount64_com_reg[1]/Q
                         net (fo=3, routed)           0.793     5.728    i_pcileech_com/tickcount64_com_reg[1]
    SLICE_X37Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.833 r  i_pcileech_com/rst1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.833    i_pcileech_com/rst1_carry_i_5_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.273 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.273    i_pcileech_com/rst1_carry_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.371 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.371    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.469 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.567 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.567    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.665 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.763 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.763    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.861 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.861    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.959 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.573     7.532    i_pcileech_com/rst1
    SLICE_X35Y137        LUT2 (Prop_lut2_I0_O)        0.108     7.640 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.532     8.172    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.253     4.304    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.718ns (47.510%)  route 1.898ns (52.490%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.346     4.556    i_pcileech_com/CLK
    SLICE_X36Y126        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y126        FDRE (Prop_fdre_C_Q)         0.379     4.935 r  i_pcileech_com/tickcount64_com_reg[1]/Q
                         net (fo=3, routed)           0.793     5.728    i_pcileech_com/tickcount64_com_reg[1]
    SLICE_X37Y130        LUT2 (Prop_lut2_I0_O)        0.105     5.833 r  i_pcileech_com/rst1_carry_i_5/O
                         net (fo=1, routed)           0.000     5.833    i_pcileech_com/rst1_carry_i_5_n_0
    SLICE_X37Y130        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.273 r  i_pcileech_com/rst1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.273    i_pcileech_com/rst1_carry_n_0
    SLICE_X37Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.371 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.371    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.469 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.469    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X37Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.567 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.567    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X37Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.665 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.665    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X37Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.763 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.763    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.861 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.861    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.959 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.573     7.532    i_pcileech_com/rst1
    SLICE_X35Y137        LUT2 (Prop_lut2_I0_O)        0.108     7.640 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.532     8.172    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.253     4.304    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.429ns (42.187%)  route 0.588ns (57.813%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.562     1.484    i_pcileech_com/CLK
    SLICE_X36Y138        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  i_pcileech_com/tickcount64_com_reg[50]/Q
                         net (fo=2, routed)           0.121     1.746    i_pcileech_com/tickcount64_com_reg[50]
    SLICE_X37Y136        LUT2 (Prop_lut2_I0_O)        0.045     1.791 r  i_pcileech_com/rst1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     1.791    i_pcileech_com/rst1_carry__5_i_3_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.946 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.946    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.232     2.217    i_pcileech_com/rst1
    SLICE_X35Y137        LUT2 (Prop_lut2_I0_O)        0.049     2.266 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.235     2.501    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.832     1.999    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.429ns (42.187%)  route 0.588ns (57.813%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.562     1.484    i_pcileech_com/CLK
    SLICE_X36Y138        FDRE                                         r  i_pcileech_com/tickcount64_com_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.141     1.625 f  i_pcileech_com/tickcount64_com_reg[50]/Q
                         net (fo=2, routed)           0.121     1.746    i_pcileech_com/tickcount64_com_reg[50]
    SLICE_X37Y136        LUT2 (Prop_lut2_I0_O)        0.045     1.791 r  i_pcileech_com/rst1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     1.791    i_pcileech_com/rst1_carry__5_i_3_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.946 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.946    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.232     2.217    i_pcileech_com/rst1
    SLICE_X35Y137        LUT2 (Prop_lut2_I0_O)        0.049     2.266 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.235     2.501    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y137        FDPE                                         f  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.832     1.999    i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y137        FDPE                                         r  i_pcileech_com/i_fifo_64_64_clk2_comrx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  userclk1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.893ns  (logic 1.658ns (9.268%)  route 16.234ns (90.732%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.730    17.893    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X15Y142        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.264     5.366    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X15Y142        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.893ns  (logic 1.658ns (9.268%)  route 16.234ns (90.732%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.730    17.893    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X15Y142        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.264     5.366    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X15Y142        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.683ns  (logic 1.658ns (9.379%)  route 16.024ns (90.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.520    17.683    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y138        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.256     5.358    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y138        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.683ns  (logic 1.658ns (9.379%)  route 16.024ns (90.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.520    17.683    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y138        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.256     5.358    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y138        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.602ns  (logic 1.658ns (9.422%)  route 15.943ns (90.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.439    17.602    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X41Y148        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.255     5.357    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.602ns  (logic 1.658ns (9.422%)  route 15.943ns (90.578%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.439    17.602    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X41Y148        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.255     5.357    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X41Y148        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.474ns  (logic 1.658ns (9.490%)  route 15.816ns (90.510%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.312    17.474    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X20Y181        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.410     5.511    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X20Y181        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.474ns  (logic 1.658ns (9.490%)  route 15.816ns (90.510%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        5.312    17.474    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X20Y181        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.410     5.511    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X20Y181        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.327ns  (logic 1.658ns (10.157%)  route 14.669ns (89.843%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        4.164    16.327    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X33Y172        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.401     5.502    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.327ns  (logic 1.658ns (10.157%)  route 14.669ns (89.843%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        4.164    16.327    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X33Y172        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.401     5.502    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.045ns (7.546%)  route 0.551ns (92.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                         net (fo=2, routed)           0.551     0.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_to_turnoff
    SLICE_X80Y155        LUT2 (Prop_lut2_I0_O)        0.045     0.596 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1/O
                         net (fo=1, routed)           0.000     0.596    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_i_1_n_0
    SLICE_X80Y155        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/INT_USERCLK2_OUT
    SLICE_X80Y155        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/L23_thrtl_ep.x7_L23_thrtl_ep.reg_to_turnoff_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 0.259ns (16.914%)  route 1.272ns (83.086%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                         net (fo=2, routed)           0.606     0.606    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_to_turnoff
    SLICE_X74Y157        LUT6 (Prop_lut6_I1_O)        0.045     0.651 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_13/O
                         net (fo=2, routed)           0.386     1.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_13_n_0
    SLICE_X65Y154        LUT3 (Prop_lut3_I2_O)        0.042     1.079 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_4/O
                         net (fo=1, routed)           0.280     1.359    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_4_n_0
    SLICE_X64Y153        LUT6 (Prop_lut6_I0_O)        0.110     1.469 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_2/O
                         net (fo=1, routed)           0.000     1.469    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_2_n_0
    SLICE_X64Y153        MUXF7 (Prop_muxf7_I0_O)      0.062     1.531 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.531    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]_i_1_n_0
    SLICE_X64Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X64Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.197ns (11.823%)  route 1.469ns (88.177%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMSGRECEIVEDPMETO
                         net (fo=2, routed)           0.606     0.606    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_to_turnoff
    SLICE_X74Y157        LUT6 (Prop_lut6_I1_O)        0.045     0.651 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_13/O
                         net (fo=2, routed)           0.495     1.146    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_13_n_0
    SLICE_X65Y158        LUT5 (Prop_lut5_I0_O)        0.045     1.191 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_5/O
                         net (fo=1, routed)           0.368     1.559    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_5_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I1_O)        0.045     1.604 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_2/O
                         net (fo=1, routed)           0.000     1.604    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_2_n_0
    SLICE_X65Y152        MUXF7 (Prop_muxf7_I0_O)      0.062     1.666 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.666    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_1_n_0
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.923     2.931    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.712ns  (logic 0.355ns (4.604%)  route 7.357ns (95.396%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        2.002     7.712    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X76Y125        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.850     2.857    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X76Y125        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.712ns  (logic 0.355ns (4.604%)  route 7.357ns (95.396%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        2.002     7.712    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X76Y125        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.850     2.857    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X76Y125        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.796ns  (logic 0.355ns (4.554%)  route 7.441ns (95.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        2.086     7.796    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X79Y123        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.852     2.860    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X79Y123        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.796ns  (logic 0.355ns (4.554%)  route 7.441ns (95.446%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        2.086     7.796    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X79Y123        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.852     2.860    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X79Y123        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.957ns  (logic 0.355ns (4.462%)  route 7.602ns (95.538%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        2.246     7.957    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X33Y172        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.911     2.919    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        7.957ns  (logic 0.355ns (4.462%)  route 7.602ns (95.538%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        2.246     7.957    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X33Y172        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.911     2.919    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X33Y172        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        8.549ns  (logic 0.355ns (4.153%)  route 8.194ns (95.847%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.808     5.664    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.046     5.710 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        2.839     8.549    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X20Y181        FDPE                                         f  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.919     2.927    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X20Y181        FDPE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_1_1_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  userclk1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.352ns  (logic 0.923ns (39.250%)  route 1.429ns (60.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLPHYLNKUPN)
                                                      0.818     6.688 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN
                         net (fo=1, routed)           0.926     7.614    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.105     7.719 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/phy_lnk_up_cdc_i_1/O
                         net (fo=1, routed)           0.502     8.221    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/src_in
    SLICE_X72Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X72Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.361ns  (logic 0.856ns (62.874%)  route 0.505ns (37.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.856     6.726 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.505     7.231    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X65Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/dest_clk
    SLICE_X65Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.893%)  route 0.212ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.141     2.437 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.212     2.649    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X65Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/dest_clk
    SLICE_X65Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.155ns (20.167%)  route 0.614ns (79.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLPHYLNKUPN)
                                                      0.110     2.406 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN
                         net (fo=1, routed)           0.379     2.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.045     2.830 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/phy_lnk_up_cdc_i_1/O
                         net (fo=1, routed)           0.234     3.064    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/src_in
    SLICE_X72Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X72Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  userclk1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.352ns  (logic 0.923ns (39.250%)  route 1.429ns (60.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.551ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLPHYLNKUPN)
                                                      0.818     6.688 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN
                         net (fo=1, routed)           0.926     7.614    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.105     7.719 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/phy_lnk_up_cdc_i_1/O
                         net (fo=1, routed)           0.502     8.221    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/src_in
    SLICE_X72Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.450     5.551    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X72Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.361ns  (logic 0.856ns (62.874%)  route 0.505ns (37.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.856     6.726 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.505     7.231    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X65Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/dest_clk
    SLICE_X65Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.893%)  route 0.212ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLRECEIVEDHOTRST)
                                                      0.141     2.437 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST
                         net (fo=1, routed)           0.212     2.649    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/src_in
    SLICE_X65Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/dest_clk
    SLICE_X65Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pl_received_hot_rst_cdc/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.155ns (20.167%)  route 0.614ns (79.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.648     2.296    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/INT_OOBCLK_OUT
    PCIE_X0Y0            PCIE_2_1                                     r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLPHYLNKUPN)
                                                      0.110     2.406 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN
                         net (fo=1, routed)           0.379     2.785    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.045     2.830 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/phy_lnk_up_cdc_i_1/O
                         net (fo=1, routed)           0.234     3.064    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/src_in
    SLICE_X72Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.943     2.951    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/dest_clk
    SLICE_X72Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/phy_lnk_up_cdc/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  userclk1

Max Delay          2358 Endpoints
Min Delay          2408 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.985ns  (logic 2.217ns (12.327%)  route 15.768ns (87.673%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.789    22.562    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.965ns  (logic 2.217ns (12.341%)  route 15.748ns (87.659%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.769    22.542    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.876ns  (logic 2.217ns (12.402%)  route 15.659ns (87.598%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.681    22.454    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X34Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X34Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.876ns  (logic 2.217ns (12.402%)  route 15.659ns (87.598%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.681    22.454    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X35Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X35Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.767ns  (logic 2.217ns (12.478%)  route 15.550ns (87.522%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.571    22.344    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X40Y182        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.404     5.505    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X40Y182        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.749ns  (logic 2.217ns (12.491%)  route 15.532ns (87.509%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.553    22.326    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X41Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X41Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.642ns  (logic 2.217ns (12.566%)  route 15.425ns (87.434%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.510ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.447    22.220    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X34Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.409     5.510    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X34Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.524ns  (logic 2.217ns (12.651%)  route 15.307ns (87.349%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.328    22.101    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.510ns  (logic 2.217ns (12.661%)  route 15.293ns (87.339%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.315    22.088    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X37Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X37Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/C

Slack:                    inf
  Source:                 tickcount64_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.459ns  (logic 2.217ns (12.698%)  route 15.242ns (87.302%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT3=1)
  Clock Path Skew:        0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.124    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.372     4.577    clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  tickcount64_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.433     5.010 f  tickcount64_reg[7]/Q
                         net (fo=3, routed)           0.802     5.812    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[1]
    SLICE_X59Y92         LUT2 (Prop_lut2_I1_O)        0.105     5.917 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.917    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.357 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.357    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.455 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.455    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.553 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.553    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.651 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.651    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.749 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.749    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X59Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.847 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.847    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X59Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.945 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.945    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.161 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.703     7.864    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X58Y104        LUT2 (Prop_lut2_I0_O)        0.309     8.173 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    13.647    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    13.773 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.263    22.036    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X43Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.403     5.504    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X43Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.623%)  route 0.106ns (45.377%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.563     1.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y147        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.128     1.609 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.106     1.716    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X44Y147        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.834     2.842    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y147        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.541%)  route 0.111ns (46.459%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.564     1.482    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X33Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.111     1.721    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X33Y138        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.843    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X33Y138        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.340%)  route 0.112ns (46.660%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.565     1.483    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y142        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y142        FDRE (Prop_fdre_C_Q)         0.128     1.611 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.112     1.723    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.844    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.120%)  route 0.102ns (41.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.563     1.481    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y147        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.102     1.724    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X44Y147        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.834     2.842    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y147        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/i_fifo_134_134_clk2_rxfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.565     1.483    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y142        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y142        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.107     1.731    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X29Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.844    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X29Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.819%)  route 0.112ns (44.181%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.565     1.483    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X29Y142        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y142        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.112     1.736    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X28Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.844    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X28Y141        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_49_49_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.613%)  route 0.117ns (45.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.564     1.482    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X33Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y140        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.117     1.740    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X34Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.843    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y140        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_cfgspace_shadow/i_fifo_43_43_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.784%)  route 0.119ns (48.216%))
  Logic Levels:           0  
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.581     1.499    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X72Y119        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.128     1.627 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.119     1.746    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X74Y119        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.855     2.863    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y119        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.614%)  route 0.113ns (44.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.859ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.580     1.498    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X72Y120        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.113     1.752    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X73Y120        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.851     2.859    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y120        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.305%)  route 0.119ns (45.695%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.857ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.893    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.919 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.580     1.498    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X72Y120        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.119     1.758    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X72Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.849     2.857    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y122        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  userclk1
  To Clock:  userclk1

Max Delay          2198 Endpoints
Min Delay          2198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.632ns  (logic 0.600ns (5.643%)  route 10.032ns (94.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.789    16.503    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.612ns  (logic 0.600ns (5.654%)  route 10.012ns (94.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.769    16.482    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.524ns  (logic 0.600ns (5.702%)  route 9.924ns (94.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.681    16.394    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X34Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X34Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.524ns  (logic 0.600ns (5.702%)  route 9.924ns (94.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.681    16.394    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X35Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X35Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.414ns  (logic 0.600ns (5.761%)  route 9.814ns (94.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.571    16.284    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X40Y182        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.404     5.505    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X40Y182        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.396ns  (logic 0.600ns (5.772%)  route 9.796ns (94.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.553    16.266    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X41Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X41Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.290ns  (logic 0.600ns (5.831%)  route 9.690ns (94.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.510ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.447    16.160    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X34Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.409     5.510    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X34Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.171ns  (logic 0.600ns (5.899%)  route 9.571ns (94.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.328    16.041    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.158ns  (logic 0.600ns (5.907%)  route 9.558ns (94.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.315    16.028    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X37Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X37Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.106ns  (logic 0.600ns (5.937%)  route 9.506ns (94.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.526     5.870    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.348     6.218 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         1.243     7.461    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_reset_out
    SLICE_X69Y147        LUT3 (Prop_lut3_I1_O)        0.252     7.713 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.263    15.976    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X43Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.403     5.504    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X43Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.787%)  route 0.251ns (66.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.251     2.674    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X68Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.837     2.844    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X68Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.787%)  route 0.251ns (66.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.251     2.674    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X68Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.837     2.844    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X68Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d_reg/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.787%)  route 0.251ns (66.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.251     2.674    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X68Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.837     2.844    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X68Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d_reg/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.128ns (29.332%)  route 0.308ns (70.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.308     2.731    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X69Y149        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.837     2.844    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X69Y149        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[49]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.218%)  route 0.342ns (72.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.342     2.765    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.843    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[13]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.218%)  route 0.342ns (72.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.342     2.765    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.843    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[17]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.218%)  route 0.342ns (72.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.342     2.765    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.843    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[22]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.218%)  route 0.342ns (72.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.342     2.765    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.843    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.218%)  route 0.342ns (72.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.342     2.765    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.836     2.843    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X70Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[60]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.128ns (23.668%)  route 0.413ns (76.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.647     2.295    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X65Y151        FDPE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y151        FDPE (Prop_fdpe_C_Q)         0.128     2.423 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=210, routed)         0.413     2.836    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/trn_in_packet_reg_0
    SLICE_X59Y161        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.917     2.925    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/INT_USERCLK2_OUT
    SLICE_X59Y161        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            ft601_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.872ns  (logic 4.598ns (28.971%)  route 11.273ns (71.029%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    rst
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.123    10.846 r  ft601_rst_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.083    12.929    ft601_rst_n_OBUF
    N13                  OBUF (Prop_obuf_I_O)         2.943    15.872 r  ft601_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000    15.872    ft601_rst_n
    N13                                                               r  ft601_rst_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw1_n
                            (input port)
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.188ns  (logic 4.834ns (39.661%)  route 7.354ns (60.339%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  user_sw1_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw1_n
    F19                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  user_sw1_n_IBUF_inst/O
                         net (fo=1, routed)           3.632     5.061    i_pcileech_com/user_sw1_n_IBUF
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.105     5.166 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           3.722     8.888    i_pcileech_com_n_72
    G22                  OBUF (Prop_obuf_I_O)         3.301    12.188 r  led_ld2_obuf/O
                         net (fo=0)                   0.000    12.188    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_clk_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E10                                               0.000     0.000 r  pcie_clk_n (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_n
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_n_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     2.355    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_clk_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E10                                               0.000     0.000 r  pcie_clk_n (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_n
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_n_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     0.441    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw1_n
                            (input port)
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.941ns  (logic 1.566ns (31.690%)  route 3.375ns (68.310%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  user_sw1_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw1_n
    F19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  user_sw1_n_IBUF_inst/O
                         net (fo=1, routed)           1.818     2.083    i_pcileech_com/user_sw1_n_IBUF
    SLICE_X60Y97         LUT5 (Prop_lut5_I1_O)        0.045     2.128 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           1.557     3.685    i_pcileech_com_n_72
    G22                  OBUF (Prop_obuf_I_O)         1.256     4.941 r  led_ld2_obuf/O
                         net (fo=0)                   0.000     4.941    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            ft601_rst_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        7.052ns  (logic 1.601ns (22.698%)  route 5.451ns (77.302%))
  Logic Levels:           4  (IBUF=1 LUT1=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         2.217     5.074    rst
    SLICE_X0Y76          LUT1 (Prop_lut1_I0_O)        0.042     5.116 r  ft601_rst_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.687     5.803    ft601_rst_n_OBUF
    N13                  OBUF (Prop_obuf_I_O)         1.250     7.052 r  ft601_rst_n_OBUF_inst/O
                         net (fo=0)                   0.000     7.052    ft601_rst_n
    N13                                                               r  ft601_rst_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.150ns  (logic 0.379ns (32.959%)  route 0.771ns (67.041%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X72Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.379     6.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.771     7.062    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/user_oobclk
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.141ns (22.455%)  route 0.487ns (77.545%))
  Logic Levels:           0  
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X72Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.487     2.942    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/user_oobclk
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.150ns  (logic 0.379ns (32.959%)  route 0.771ns (67.041%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X72Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.379     6.291 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.771     7.062    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/user_oobclk
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/SIGVALIDCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.141ns (22.455%)  route 0.487ns (77.545%))
  Logic Levels:           0  
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.666     2.314    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_cnt_reg[3]_0
    SLICE_X72Y193        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y193        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/oobclk_div.oobclk_reg/Q
                         net (fo=1, routed)           0.487     2.942    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/user_oobclk
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/SIGVALIDCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
                            (clock source 'mmcm_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_fb fall edge)    5.000     5.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     5.000 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     6.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     6.338 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     7.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077     7.822 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.012     7.834    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
                            (clock source 'mmcm_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_fb rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.005     1.132    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 3.785ns (41.305%)  route 5.378ns (58.695%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.128    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.209 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.375     4.584    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X61Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.379     4.963 r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/Q
                         net (fo=2, routed)           1.656     6.619    i_pcileech_com/com_tx_prog_full
    SLICE_X60Y97         LUT5 (Prop_lut5_I0_O)        0.105     6.724 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           3.722    10.446    i_pcileech_com_n_72
    G22                  OBUF (Prop_obuf_I_O)         3.301    13.747 r  led_ld2_obuf/O
                         net (fo=0)                   0.000    13.747    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.764ns  (logic 1.442ns (38.306%)  route 2.322ns (61.694%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.896    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.922 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.566     1.488    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X61Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/Q
                         net (fo=2, routed)           0.765     2.394    i_pcileech_com/com_tx_prog_full
    SLICE_X60Y97         LUT5 (Prop_lut5_I0_O)        0.045     2.439 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           1.557     3.996    i_pcileech_com_n_72
    G22                  OBUF (Prop_obuf_I_O)         1.256     5.252 r  led_ld2_obuf/O
                         net (fo=0)                   0.000     5.252    user_ld2_n
    G22                                                               r  user_ld2_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.047ns  (logic 4.019ns (49.940%)  route 4.029ns (50.060%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.465     3.820    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_fdre_C_Q)         0.433     4.253 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.603     4.856    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.126     4.982 r  i_pcileech_pcie_a7/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           3.426     8.408    I0
    G21                  OBUF (Prop_obuf_I_O)         3.460    11.868 r  led_ld1_obuf/O
                         net (fo=0)                   0.000    11.868    user_ld1_n
    G21                                                               r  user_ld1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p fall edge)
                                                      5.000     5.000 f  
    F10                                               0.000     5.000 f  pcie_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 f  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     7.355    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     0.441    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/sys_clk
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.224ns  (logic 1.525ns (47.307%)  route 1.699ns (52.693%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.523     0.964    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X74Y156        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_fdre_C_Q)         0.164     1.128 f  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.260     1.388    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]
    SLICE_X73Y154        LUT2 (Prop_lut2_I1_O)        0.046     1.434 r  i_pcileech_pcie_a7/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           1.439     2.873    I0
    G21                  OBUF (Prop_obuf_I_O)         1.315     4.188 r  led_ld1_obuf/O
                         net (fo=0)                   0.000     4.188    user_ld1_n
    G21                                                               r  user_ld1_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  userclk1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_lnk_up_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_ld1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 3.963ns (48.357%)  route 4.232ns (51.643%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     1.338 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.408     2.745    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.822 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.441     4.263    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.344 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.568     5.912    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X73Y157        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_lnk_up_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y157        FDRE (Prop_fdre_C_Q)         0.379     6.291 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_lnk_up_int_reg/Q
                         net (fo=7, routed)           0.807     7.098    i_pcileech_pcie_a7/user_lnk_up
    SLICE_X73Y154        LUT2 (Prop_lut2_I0_O)        0.124     7.222 r  i_pcileech_pcie_a7/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           3.426    10.648    I0
    G21                  OBUF (Prop_obuf_I_O)         3.460    14.107 r  led_ld1_obuf/O
                         net (fo=0)                   0.000    14.107    user_ld1_n
    G21                                                               r  user_ld1_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_lnk_up_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            user_ld1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.305ns  (logic 1.498ns (45.321%)  route 1.807ns (54.679%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.519 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.558     1.077    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.127 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.495     1.622    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.648 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.665     2.313    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/int_userclk1_out
    SLICE_X73Y157        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_lnk_up_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y157        FDRE (Prop_fdre_C_Q)         0.141     2.454 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_lnk_up_int_reg/Q
                         net (fo=7, routed)           0.369     2.823    i_pcileech_pcie_a7/user_lnk_up
    SLICE_X73Y154        LUT2 (Prop_lut2_I0_O)        0.042     2.865 r  i_pcileech_pcie_a7/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           1.439     4.303    I0
    G21                  OBUF (Prop_obuf_I_O)         1.315     5.618 r  led_ld1_obuf/O
                         net (fo=0)                   0.000     5.618    user_ld1_n
    G21                                                               r  user_ld1_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125mhz_mux_x0y0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.560ns  (logic 1.637ns (10.523%)  route 13.923ns (89.477%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.443    13.006    i_pcileech_fifo/rst
    SLICE_X49Y154        LUT3 (Prop_lut3_I2_O)        0.105    13.111 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           2.450    15.560    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.560ns  (logic 1.637ns (10.523%)  route 13.923ns (89.477%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.443    13.006    i_pcileech_fifo/rst
    SLICE_X49Y154        LUT3 (Prop_lut3_I2_O)        0.105    13.111 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           2.450    15.560    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_perst_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (removal check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.222ns  (logic 0.323ns (10.038%)  route 2.899ns (89.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  pcie_perst_n (IN)
                         net (fo=0)                   0.000     0.000    pcie_perst_n
    C13                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  pcie_perst_n_IBUF_inst/O
                         net (fo=3, routed)           1.582     1.861    i_pcileech_fifo/pcie_perst_n_IBUF
    SLICE_X49Y154        LUT3 (Prop_lut3_I1_O)        0.045     1.906 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           1.317     3.222    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 pcie_perst_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (removal check against rising-edge clock clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.222ns  (logic 0.323ns (10.038%)  route 2.899ns (89.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  pcie_perst_n (IN)
                         net (fo=0)                   0.000     0.000    pcie_perst_n
    C13                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  pcie_perst_n_IBUF_inst/O
                         net (fo=3, routed)           1.582     1.861    i_pcileech_fifo/pcie_perst_n_IBUF
    SLICE_X49Y154        LUT3 (Prop_lut3_I1_O)        0.045     1.906 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           1.317     3.222    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_250mhz_mux_x0y0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.560ns  (logic 1.637ns (10.523%)  route 13.923ns (89.477%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.443    13.006    i_pcileech_fifo/rst
    SLICE_X49Y154        LUT3 (Prop_lut3_I2_O)        0.105    13.111 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           2.450    15.560    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (recovery check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.560ns  (logic 1.637ns (10.523%)  route 13.923ns (89.477%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.443    13.006    i_pcileech_fifo/rst
    SLICE_X49Y154        LUT3 (Prop_lut3_I2_O)        0.105    13.111 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           2.450    15.560    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         1.446     5.547    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_perst_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
                            (removal check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.222ns  (logic 0.323ns (10.038%)  route 2.899ns (89.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  pcie_perst_n (IN)
                         net (fo=0)                   0.000     0.000    pcie_perst_n
    C13                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  pcie_perst_n_IBUF_inst/O
                         net (fo=3, routed)           1.582     1.861    i_pcileech_fifo/pcie_perst_n_IBUF
    SLICE_X49Y154        LUT3 (Prop_lut3_I1_O)        0.045     1.906 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           1.317     3.222    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_reg/C

Slack:                    inf
  Source:                 pcie_perst_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
                            (removal check against rising-edge clock clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.222ns  (logic 0.323ns (10.038%)  route 2.899ns (89.962%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C13                                               0.000     0.000 r  pcie_perst_n (IN)
                         net (fo=0)                   0.000     0.000    pcie_perst_n
    C13                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  pcie_perst_n_IBUF_inst/O
                         net (fo=3, routed)           1.582     1.861    i_pcileech_fifo/pcie_perst_n_IBUF
    SLICE_X49Y154        LUT3 (Prop_lut3_I1_O)        0.045     1.906 f  i_pcileech_fifo/i_pcie_7x_0_i_70/O
                         net (fo=6, routed)           1.317     3.222    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in_0
    SLICE_X78Y185        FDCE                                         f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=344, routed)         0.938     2.946    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/CLK
    SLICE_X78Y185        FDCE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg2_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay          3426 Endpoints
Min Delay          3426 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.569ns  (logic 1.935ns (11.681%)  route 14.633ns (88.319%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 f  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        3.749    15.912    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/rst_subsys
    SLICE_X49Y154        LUT5 (Prop_lut5_I4_O)        0.277    16.189 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1/O
                         net (fo=1, routed)           0.380    16.569    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw[0]_i_1_n_0
    SLICE_X49Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.406     4.453    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/clk_IBUF_BUFG
    SLICE_X49Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tkeepdw_reg[0]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[239]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.225ns  (logic 2.031ns (12.520%)  route 14.193ns (87.480%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.198    12.761    i_pcileech_fifo/rst
    SLICE_X33Y159        LUT2 (Prop_lut2_I1_O)        0.119    12.880 r  i_pcileech_fifo/rw[239]_i_5/O
                         net (fo=123, routed)         2.415    15.294    i_pcileech_fifo/rw[239]_i_5_n_0
    SLICE_X10Y158        LUT6 (Prop_lut6_I1_O)        0.275    15.569 f  i_pcileech_fifo/rw[239]_i_2/O
                         net (fo=1, routed)           0.551    16.120    i_pcileech_fifo/rw[239]_i_2_n_0
    SLICE_X10Y158        LUT5 (Prop_lut5_I0_O)        0.105    16.225 r  i_pcileech_fifo/rw[239]_i_1/O
                         net (fo=1, routed)           0.000    16.225    i_pcileech_fifo/rw[239]_i_1_n_0
    SLICE_X10Y158        FDRE                                         r  i_pcileech_fifo/rw_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.417     4.464    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X10Y158        FDRE                                         r  i_pcileech_fifo/rw_reg[239]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.205ns  (logic 2.031ns (12.536%)  route 14.173ns (87.464%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.198    12.761    i_pcileech_fifo/rst
    SLICE_X33Y159        LUT2 (Prop_lut2_I1_O)        0.119    12.880 r  i_pcileech_fifo/rw[239]_i_5/O
                         net (fo=123, routed)         2.602    15.482    i_pcileech_fifo/rw[239]_i_5_n_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I1_O)        0.275    15.757 f  i_pcileech_fifo/rw[175]_i_2/O
                         net (fo=1, routed)           0.343    16.100    i_pcileech_fifo/rw[175]_i_2_n_0
    SLICE_X7Y159         LUT5 (Prop_lut5_I0_O)        0.105    16.205 r  i_pcileech_fifo/rw[175]_i_1/O
                         net (fo=1, routed)           0.000    16.205    i_pcileech_fifo/rw[175]_i_1_n_0
    SLICE_X7Y159         FDRE                                         r  i_pcileech_fifo/rw_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.484     4.531    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X7Y159         FDRE                                         r  i_pcileech_fifo/rw_reg[175]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.142ns  (logic 1.847ns (11.445%)  route 14.294ns (88.555%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.177    12.739    i_pcileech_fifo/rst
    SLICE_X34Y160        LUT2 (Prop_lut2_I1_O)        0.105    12.844 r  i_pcileech_fifo/rw[229]_i_4/O
                         net (fo=123, routed)         2.719    15.563    i_pcileech_fifo/rw[229]_i_4_n_0
    SLICE_X9Y161         LUT6 (Prop_lut6_I1_O)        0.105    15.668 f  i_pcileech_fifo/rw[223]_i_2/O
                         net (fo=1, routed)           0.368    16.037    i_pcileech_fifo/rw[223]_i_2_n_0
    SLICE_X9Y161         LUT5 (Prop_lut5_I0_O)        0.105    16.142 r  i_pcileech_fifo/rw[223]_i_1/O
                         net (fo=1, routed)           0.000    16.142    i_pcileech_fifo/rw[223]_i_1_n_0
    SLICE_X9Y161         FDRE                                         r  i_pcileech_fifo/rw_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.414     4.461    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X9Y161         FDRE                                         r  i_pcileech_fifo/rw_reg[223]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.139ns  (logic 1.926ns (11.936%)  route 14.213ns (88.064%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.198    12.761    i_pcileech_fifo/rst
    SLICE_X33Y159        LUT2 (Prop_lut2_I1_O)        0.119    12.880 f  i_pcileech_fifo/rw[239]_i_5/O
                         net (fo=123, routed)         2.985    15.864    i_pcileech_fifo/rw[239]_i_5_n_0
    SLICE_X10Y154        LUT5 (Prop_lut5_I3_O)        0.275    16.139 r  i_pcileech_fifo/rw[185]_i_1/O
                         net (fo=1, routed)           0.000    16.139    i_pcileech_fifo/rw[185]_i_1_n_0
    SLICE_X10Y154        FDRE                                         r  i_pcileech_fifo/rw_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.418     4.465    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X10Y154        FDRE                                         r  i_pcileech_fifo/rw_reg[185]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.125ns  (logic 2.031ns (12.598%)  route 14.093ns (87.402%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.198    12.761    i_pcileech_fifo/rst
    SLICE_X33Y159        LUT2 (Prop_lut2_I1_O)        0.119    12.880 r  i_pcileech_fifo/rw[239]_i_5/O
                         net (fo=123, routed)         2.410    15.290    i_pcileech_fifo/rw[239]_i_5_n_0
    SLICE_X13Y150        LUT6 (Prop_lut6_I1_O)        0.275    15.565 f  i_pcileech_fifo/rw[107]_i_2/O
                         net (fo=1, routed)           0.455    16.020    i_pcileech_fifo/rw[107]_i_2_n_0
    SLICE_X13Y151        LUT5 (Prop_lut5_I0_O)        0.105    16.125 r  i_pcileech_fifo/rw[107]_i_1/O
                         net (fo=1, routed)           0.000    16.125    i_pcileech_fifo/rw[107]_i_1_n_0
    SLICE_X13Y151        FDRE                                         r  i_pcileech_fifo/rw_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.417     4.464    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X13Y151        FDRE                                         r  i_pcileech_fifo/rw_reg[107]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.111ns  (logic 1.847ns (11.467%)  route 14.263ns (88.533%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.177    12.739    i_pcileech_fifo/rst
    SLICE_X34Y160        LUT2 (Prop_lut2_I1_O)        0.105    12.844 r  i_pcileech_fifo/rw[229]_i_4/O
                         net (fo=123, routed)         2.713    15.558    i_pcileech_fifo/rw[229]_i_4_n_0
    SLICE_X7Y158         LUT6 (Prop_lut6_I1_O)        0.105    15.663 f  i_pcileech_fifo/rw[127]_i_2/O
                         net (fo=1, routed)           0.343    16.006    i_pcileech_fifo/rw[127]_i_2_n_0
    SLICE_X7Y158         LUT5 (Prop_lut5_I0_O)        0.105    16.111 r  i_pcileech_fifo/rw[127]_i_1/O
                         net (fo=1, routed)           0.000    16.111    i_pcileech_fifo/rw[127]_i_1_n_0
    SLICE_X7Y158         FDRE                                         r  i_pcileech_fifo/rw_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.484     4.531    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X7Y158         FDRE                                         r  i_pcileech_fifo/rw_reg[127]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.096ns  (logic 2.031ns (12.620%)  route 14.065ns (87.380%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.198    12.761    i_pcileech_fifo/rst
    SLICE_X33Y159        LUT2 (Prop_lut2_I1_O)        0.119    12.880 r  i_pcileech_fifo/rw[239]_i_5/O
                         net (fo=123, routed)         2.476    15.355    i_pcileech_fifo/rw[239]_i_5_n_0
    SLICE_X8Y158         LUT6 (Prop_lut6_I1_O)        0.275    15.630 f  i_pcileech_fifo/rw[111]_i_2/O
                         net (fo=1, routed)           0.361    15.991    i_pcileech_fifo/rw[111]_i_2_n_0
    SLICE_X8Y158         LUT5 (Prop_lut5_I0_O)        0.105    16.096 r  i_pcileech_fifo/rw[111]_i_1/O
                         net (fo=1, routed)           0.000    16.096    i_pcileech_fifo/rw[111]_i_1_n_0
    SLICE_X8Y158         FDRE                                         r  i_pcileech_fifo/rw_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.416     4.463    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X8Y158         FDRE                                         r  i_pcileech_fifo/rw_reg[111]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.066ns  (logic 1.926ns (11.990%)  route 14.140ns (88.010%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.198    12.761    i_pcileech_fifo/rst
    SLICE_X33Y159        LUT2 (Prop_lut2_I1_O)        0.119    12.880 r  i_pcileech_fifo/rw[239]_i_5/O
                         net (fo=123, routed)         2.912    15.791    i_pcileech_fifo/rw[239]_i_5_n_0
    SLICE_X9Y161         LUT6 (Prop_lut6_I4_O)        0.275    16.066 r  i_pcileech_fifo/rw[87]_i_1/O
                         net (fo=1, routed)           0.000    16.066    i_pcileech_fifo/rw[87]_i_1_n_0
    SLICE_X9Y161         FDRE                                         r  i_pcileech_fifo/rw_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.414     4.461    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X9Y161         FDRE                                         r  i_pcileech_fifo/rw_reg[87]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_fifo/rw_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.015ns  (logic 1.926ns (12.029%)  route 14.088ns (87.971%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT5=1)
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         6.198    12.761    i_pcileech_fifo/rst
    SLICE_X33Y159        LUT2 (Prop_lut2_I1_O)        0.119    12.880 r  i_pcileech_fifo/rw[239]_i_5/O
                         net (fo=123, routed)         2.860    15.740    i_pcileech_fifo/rw[239]_i_5_n_0
    SLICE_X9Y154         LUT5 (Prop_lut5_I3_O)        0.275    16.015 r  i_pcileech_fifo/rw[121]_i_1/O
                         net (fo=1, routed)           0.000    16.015    i_pcileech_fifo/rw[121]_i_1_n_0
    SLICE_X9Y154         FDRE                                         r  i_pcileech_fifo/rw_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.970    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.047 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        1.417     4.464    i_pcileech_fifo/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  i_pcileech_fifo/rw_reg[121]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.264ns (27.233%)  route 0.706ns (72.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.706     0.970    user_sw2_n_IBUF
    SLICE_X24Y163        FDRE                                         r  tickcount64_reload_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    clk_IBUF_BUFG
    SLICE_X24Y163        FDRE                                         r  tickcount64_reload_reg[52]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.264ns (27.233%)  route 0.706ns (72.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.706     0.970    user_sw2_n_IBUF
    SLICE_X24Y163        FDRE                                         r  tickcount64_reload_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    clk_IBUF_BUFG
    SLICE_X24Y163        FDRE                                         r  tickcount64_reload_reg[53]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.264ns (27.233%)  route 0.706ns (72.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.706     0.970    user_sw2_n_IBUF
    SLICE_X24Y163        FDRE                                         r  tickcount64_reload_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    clk_IBUF_BUFG
    SLICE_X24Y163        FDRE                                         r  tickcount64_reload_reg[54]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.264ns (27.233%)  route 0.706ns (72.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.706     0.970    user_sw2_n_IBUF
    SLICE_X24Y163        FDRE                                         r  tickcount64_reload_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    clk_IBUF_BUFG
    SLICE_X24Y163        FDRE                                         r  tickcount64_reload_reg[55]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.264ns (25.614%)  route 0.767ns (74.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.767     1.031    user_sw2_n_IBUF
    SLICE_X24Y164        FDRE                                         r  tickcount64_reload_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    clk_IBUF_BUFG
    SLICE_X24Y164        FDRE                                         r  tickcount64_reload_reg[56]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.264ns (25.614%)  route 0.767ns (74.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.767     1.031    user_sw2_n_IBUF
    SLICE_X24Y164        FDRE                                         r  tickcount64_reload_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    clk_IBUF_BUFG
    SLICE_X24Y164        FDRE                                         r  tickcount64_reload_reg[57]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.264ns (25.614%)  route 0.767ns (74.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.767     1.031    user_sw2_n_IBUF
    SLICE_X24Y164        FDRE                                         r  tickcount64_reload_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    clk_IBUF_BUFG
    SLICE_X24Y164        FDRE                                         r  tickcount64_reload_reg[58]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.264ns (25.614%)  route 0.767ns (74.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.767     1.031    user_sw2_n_IBUF
    SLICE_X24Y164        FDRE                                         r  tickcount64_reload_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.920     2.084    clk_IBUF_BUFG
    SLICE_X24Y164        FDRE                                         r  tickcount64_reload_reg[59]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.264ns (24.375%)  route 0.819ns (75.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.819     1.083    user_sw2_n_IBUF
    SLICE_X24Y165        FDRE                                         r  tickcount64_reload_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.919     2.083    clk_IBUF_BUFG
    SLICE_X24Y165        FDRE                                         r  tickcount64_reload_reg[60]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reload_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.264ns (24.375%)  route 0.819ns (75.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          0.819     1.083    user_sw2_n_IBUF
    SLICE_X24Y165        FDRE                                         r  tickcount64_reload_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    J19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J19                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.135    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.164 r  clk_IBUF_BUFG_inst/O
                         net (fo=3727, routed)        0.919     2.083    clk_IBUF_BUFG
    SLICE_X24Y165        FDRE                                         r  tickcount64_reload_reg[61]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay           740 Endpoints
Min Delay           740 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.090ns  (logic 1.637ns (9.581%)  route 15.453ns (90.419%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.262    17.090    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y134        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][24]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.085ns  (logic 1.637ns (9.584%)  route 15.448ns (90.416%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.257    17.085    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y136        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][27]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.018ns  (logic 1.637ns (9.621%)  route 15.381ns (90.379%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.190    17.018    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.307     4.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y132        FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][28]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.014ns  (logic 1.637ns (9.624%)  route 15.377ns (90.377%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.187    17.014    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.307     4.357    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y131        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][29]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.977ns  (logic 1.637ns (9.645%)  route 15.339ns (90.355%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.149    16.977    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.310     4.360    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y135        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][25]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.906ns  (logic 1.637ns (9.685%)  route 15.269ns (90.315%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         6.078    16.906    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y130        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][21]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.789ns  (logic 1.637ns (9.753%)  route 15.151ns (90.247%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         5.961    16.789    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y129        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y129        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][30]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.669ns  (logic 1.637ns (9.823%)  route 15.032ns (90.177%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         5.842    16.669    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y122        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y122        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][18]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.502ns  (logic 1.637ns (9.922%)  route 14.865ns (90.078%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         5.674    16.502    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y127        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][26]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/S
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.424ns  (logic 1.637ns (9.969%)  route 14.787ns (90.031%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         4.160    10.723    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.105    10.828 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[4][31]_i_1/O
                         net (fo=164, routed)         5.596    16.424    i_pcileech_com/i_pcileech_ft601/data_cooldown_count1
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/S
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     2.974    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.051 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         1.304     4.354    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y121        FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.730ns  (logic 0.309ns (8.285%)  route 3.421ns (91.715%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         0.874     3.730    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/srst
    RAMB36_X1Y13         RAMB36E1                                     r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.870     2.038    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y13         RAMB36E1                                     r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.950ns  (logic 0.309ns (7.824%)  route 3.641ns (92.176%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.094     3.950    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X64Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.840     2.007    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[5]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.950ns  (logic 0.309ns (7.824%)  route 3.641ns (92.176%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.094     3.950    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X64Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.840     2.007    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.950ns  (logic 0.309ns (7.824%)  route 3.641ns (92.176%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.094     3.950    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X64Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.840     2.007    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[7]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.950ns  (logic 0.309ns (7.824%)  route 3.641ns (92.176%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.094     3.950    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X64Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.840     2.007    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y56         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.014ns  (logic 0.309ns (7.699%)  route 3.705ns (92.301%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.158     4.014    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X65Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.839     2.006    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X65Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.018ns  (logic 0.309ns (7.692%)  route 3.709ns (92.308%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.161     4.018    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X64Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.839     2.006    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.018ns  (logic 0.309ns (7.692%)  route 3.709ns (92.308%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.161     4.018    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X64Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.839     2.006    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.018ns  (logic 0.309ns (7.692%)  route 3.709ns (92.308%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.161     4.018    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X64Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.839     2.006    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.018ns  (logic 0.309ns (7.692%)  route 3.709ns (92.308%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         0.264     0.264 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          2.548     2.812    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.045     2.857 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         1.161     4.018    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/srst
    SLICE_X64Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    K18                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    K18                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.139    ft601_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.168 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=769, routed)         0.839     2.006    i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X64Y57         FDRE                                         r  i_pcileech_com/i_fifo_32_32_clk2_comtx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  userclk1

Max Delay          2006 Endpoints
Min Delay          2006 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.952ns  (logic 1.658ns (7.915%)  route 19.294ns (92.085%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.789    20.952    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[517]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.932ns  (logic 1.658ns (7.923%)  route 19.273ns (92.077%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.769    20.932    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[516]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.843ns  (logic 1.658ns (7.956%)  route 19.185ns (92.044%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.681    20.843    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X34Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X34Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[524]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.843ns  (logic 1.658ns (7.956%)  route 19.185ns (92.044%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.681    20.843    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X35Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X35Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[571]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.734ns  (logic 1.658ns (7.998%)  route 19.076ns (92.002%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.571    20.734    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X40Y182        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.404     5.505    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X40Y182        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[291]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.715ns  (logic 1.658ns (8.006%)  route 19.057ns (91.994%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.553    20.715    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X41Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.405     5.506    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X41Y183        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[514]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.609ns  (logic 1.658ns (8.047%)  route 18.951ns (91.953%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.447    20.609    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X34Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.409     5.510    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X34Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[556]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.491ns  (logic 1.658ns (8.093%)  route 18.832ns (91.907%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.328    20.491    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X38Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X38Y187        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[525]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.477ns  (logic 1.658ns (8.099%)  route 18.819ns (91.901%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.315    20.477    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X37Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.408     5.509    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X37Y186        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[555]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.426ns  (logic 1.658ns (8.119%)  route 18.767ns (91.881%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    F20                  IBUF (Prop_ibuf_I_O)         1.427     1.427 f  user_sw2_n_IBUF_inst/O
                         net (fo=66, routed)          5.031     6.458    i_pcileech_com/i_pcileech_ft601/clear
    SLICE_X58Y104        LUT2 (Prop_lut2_I1_O)        0.105     6.563 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=621, routed)         5.474    12.037    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst
    SLICE_X69Y147        LUT3 (Prop_lut3_I0_O)        0.126    12.163 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1251, routed)        8.263    20.426    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rst_subsys
    SLICE_X43Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077     1.276 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.302     2.578    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.651 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.374     4.024    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.102 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        1.403     5.504    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X43Y184        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rw_reg[579]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGLINKCONTROLCLOCKPMEN
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.286ns (26.979%)  route 0.774ns (73.021%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGLINKCONTROLCLOCKPMEN
                         net (fo=1, routed)           0.570     0.570    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_lcommand[7]
    SLICE_X72Y160        LUT4 (Prop_lut4_I0_O)        0.045     0.615 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_58/O
                         net (fo=1, routed)           0.000     0.615    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_58_n_0
    SLICE_X72Y160        MUXF7 (Prop_muxf7_I1_O)      0.065     0.680 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_33/O
                         net (fo=1, routed)           0.000     0.680    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_33_n_0
    SLICE_X72Y160        MUXF8 (Prop_muxf8_I1_O)      0.019     0.699 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_14/O
                         net (fo=2, routed)           0.155     0.854    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_14_n_0
    SLICE_X73Y158        LUT5 (Prop_lut5_I4_O)        0.112     0.966 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_5/O
                         net (fo=1, routed)           0.049     1.015    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[8]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.045     1.060 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.060    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[0]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[0]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPMEEN
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.299ns (26.282%)  route 0.839ns (73.718%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPMEEN
                         net (fo=1, routed)           0.684     0.684    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_pmcsr_pme_en
    SLICE_X76Y155        LUT6 (Prop_lut6_I3_O)        0.045     0.729 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_16/O
                         net (fo=1, routed)           0.000     0.729    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_16_n_0
    SLICE_X76Y155        MUXF7 (Prop_muxf7_I1_O)      0.075     0.804 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_6/O
                         net (fo=2, routed)           0.155     0.959    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_6_n_0
    SLICE_X77Y154        LUT6 (Prop_lut6_I3_O)        0.108     1.067 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_2/O
                         net (fo=1, routed)           0.000     1.067    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_2_n_0
    SLICE_X77Y154        MUXF7 (Prop_muxf7_I0_O)      0.071     1.138 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.138    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_1_n_0
    SLICE_X77Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X77Y154        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPMEEN
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.299ns (26.075%)  route 0.848ns (73.925%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPMEEN
                         net (fo=1, routed)           0.684     0.684    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_pmcsr_pme_en
    SLICE_X76Y155        LUT6 (Prop_lut6_I3_O)        0.045     0.729 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_16/O
                         net (fo=1, routed)           0.000     0.729    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[11]_i_16_n_0
    SLICE_X76Y155        MUXF7 (Prop_muxf7_I1_O)      0.075     0.804 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_6/O
                         net (fo=2, routed)           0.164     0.968    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[11]_i_6_n_0
    SLICE_X75Y156        LUT6 (Prop_lut6_I5_O)        0.108     1.076 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2/O
                         net (fo=1, routed)           0.000     1.076    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[3]_i_2_n_0
    SLICE_X75Y156        MUXF7 (Prop_muxf7_I0_O)      0.071     1.147 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.147    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]_i_1_n_0
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y156        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[3]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPOWERSTATE[0]
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.263ns (22.799%)  route 0.891ns (77.201%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPOWERSTATE[0]
                         net (fo=1, routed)           0.596     0.596    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_pmcsr_powerstate[0]
    SLICE_X65Y155        LUT6 (Prop_lut6_I0_O)        0.045     0.641 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_17/O
                         net (fo=1, routed)           0.000     0.641    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_17_n_0
    SLICE_X65Y155        MUXF7 (Prop_muxf7_I1_O)      0.065     0.706 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_6/O
                         net (fo=2, routed)           0.214     0.920    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_6_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I5_O)        0.108     1.028 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_5/O
                         net (fo=1, routed)           0.080     1.109    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_5_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I5_O)        0.045     1.154 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.154    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[4]_i_1_n_0
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.923     2.931    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[4]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGLINKCONTROLCLOCKPMEN
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.191ns  (logic 0.286ns (24.004%)  route 0.905ns (75.996%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGLINKCONTROLCLOCKPMEN
                         net (fo=1, routed)           0.570     0.570    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_lcommand[7]
    SLICE_X72Y160        LUT4 (Prop_lut4_I0_O)        0.045     0.615 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_58/O
                         net (fo=1, routed)           0.000     0.615    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_58_n_0
    SLICE_X72Y160        MUXF7 (Prop_muxf7_I1_O)      0.065     0.680 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_33/O
                         net (fo=1, routed)           0.000     0.680    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_33_n_0
    SLICE_X72Y160        MUXF8 (Prop_muxf8_I1_O)      0.019     0.699 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_14/O
                         net (fo=2, routed)           0.226     0.925    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]_i_14_n_0
    SLICE_X72Y156        LUT5 (Prop_lut5_I0_O)        0.112     1.037 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_5/O
                         net (fo=1, routed)           0.109     1.146    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/p_2_in__0[0]
    SLICE_X73Y158        LUT6 (Prop_lut6_I5_O)        0.045     1.191 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.191    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[8]_i_1_n_0
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.941     2.949    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y158        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[8]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPOWERSTATE[0]
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.280ns (23.272%)  route 0.923ns (76.728%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPOWERSTATE[0]
                         net (fo=1, routed)           0.596     0.596    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_pmcsr_powerstate[0]
    SLICE_X65Y155        LUT6 (Prop_lut6_I0_O)        0.045     0.641 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_17/O
                         net (fo=1, routed)           0.000     0.641    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_17_n_0
    SLICE_X65Y155        MUXF7 (Prop_muxf7_I1_O)      0.065     0.706 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_6/O
                         net (fo=2, routed)           0.327     1.033    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_6_n_0
    SLICE_X73Y151        LUT6 (Prop_lut6_I3_O)        0.108     1.141 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_2/O
                         net (fo=1, routed)           0.000     1.141    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[12]_i_2_n_0
    SLICE_X73Y151        MUXF7 (Prop_muxf7_I0_O)      0.062     1.203 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.203    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]_i_1_n_0
    SLICE_X73Y151        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.943     2.951    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y151        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[12]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPMESTATUS
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.289ns (24.002%)  route 0.915ns (75.998%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPMESTATUS
                         net (fo=1, routed)           0.699     0.699    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_pmcsr_pme_status
    SLICE_X72Y151        LUT6 (Prop_lut6_I0_O)        0.045     0.744 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_17/O
                         net (fo=1, routed)           0.000     0.744    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_17_n_0
    SLICE_X72Y151        MUXF7 (Prop_muxf7_I1_O)      0.074     0.818 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_6/O
                         net (fo=2, routed)           0.216     1.034    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_6_n_0
    SLICE_X75Y153        LUT6 (Prop_lut6_I5_O)        0.108     1.142 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_2/O
                         net (fo=1, routed)           0.000     1.142    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[6]_i_2_n_0
    SLICE_X75Y153        MUXF7 (Prop_muxf7_I0_O)      0.062     1.204 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.204    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]_i_1_n_0
    SLICE_X75Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X75Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[6]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPMESTATUS
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.298ns (24.693%)  route 0.909ns (75.307%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPMESTATUS
                         net (fo=1, routed)           0.699     0.699    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_pmcsr_pme_status
    SLICE_X72Y151        LUT6 (Prop_lut6_I0_O)        0.045     0.744 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_17/O
                         net (fo=1, routed)           0.000     0.744    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_17_n_0
    SLICE_X72Y151        MUXF7 (Prop_muxf7_I1_O)      0.074     0.818 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_6/O
                         net (fo=2, routed)           0.209     1.028    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_6_n_0
    SLICE_X73Y153        LUT6 (Prop_lut6_I3_O)        0.108     1.136 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_2/O
                         net (fo=1, routed)           0.000     1.136    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[14]_i_2_n_0
    SLICE_X73Y153        MUXF7 (Prop_muxf7_I0_O)      0.071     1.207 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.207    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]_i_1_n_0
    SLICE_X73Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.942     2.950    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X73Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[14]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPOWERSTATE[1]
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.280ns (22.482%)  route 0.965ns (77.518%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPOWERSTATE[1]
                         net (fo=1, routed)           0.564     0.564    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_pmcsr_powerstate[1]
    SLICE_X73Y162        LUT6 (Prop_lut6_I0_O)        0.045     0.609 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_17/O
                         net (fo=1, routed)           0.000     0.609    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_17_n_0
    SLICE_X73Y162        MUXF7 (Prop_muxf7_I1_O)      0.065     0.674 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_6/O
                         net (fo=2, routed)           0.402     1.075    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_6_n_0
    SLICE_X64Y153        LUT6 (Prop_lut6_I5_O)        0.108     1.183 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_2/O
                         net (fo=1, routed)           0.000     1.183    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[5]_i_2_n_0
    SLICE_X64Y153        MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.245    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]_i_1_n_0
    SLICE_X64Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.922     2.930    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X64Y153        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[5]/C

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPOWERSTATE[1]
                            (internal pin)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.280ns (21.686%)  route 1.011ns (78.314%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1                     0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGPMCSRPOWERSTATE[1]
                         net (fo=1, routed)           0.564     0.564    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/ctx\\.cfg_pmcsr_powerstate[1]
    SLICE_X73Y162        LUT6 (Prop_lut6_I0_O)        0.045     0.609 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_17/O
                         net (fo=1, routed)           0.000     0.609    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_17_n_0
    SLICE_X73Y162        MUXF7 (Prop_muxf7_I1_O)      0.065     0.674 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_6/O
                         net (fo=2, routed)           0.447     1.121    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_6_n_0
    SLICE_X65Y152        LUT6 (Prop_lut6_I3_O)        0.108     1.229 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_2/O
                         net (fo=1, routed)           0.000     1.229    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data[13]_i_2_n_0
    SLICE_X65Y152        MUXF7 (Prop_muxf7_I0_O)      0.062     1.291 r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.291    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]_i_1_n_0
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.559 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.828     1.386    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.439 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.540     1.979    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.008 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=3864, routed)        0.923     2.931    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/user_clk_out
    SLICE_X65Y152        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/out_data_reg[13]/C





