# ğŸš€ **Instruction Fetch Stage (IF) - RISC-V Processor**  

## ğŸ“Œ **Overview**  

The **Fetch stage** is the first stage in the **RISC-V processor pipeline**. It is responsible for:  

âœ”ï¸ Fetching instructions from memory.  
âœ”ï¸ Updating the **Program Counter (PC)**.  
âœ”ï¸ Passing the instruction and PC values to the **Decode stage**.  

This module is designed using **SystemVerilog** and is compatible with **Yosys, Icarus Verilog**, and other FPGA tools.  

---