$date
	Fri Nov 26 07:58:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco_FIFO $end
$var wire 1 ! FIFO_almost_empty $end
$var wire 1 " FIFO_almost_full $end
$var wire 1 # FIFO_synth_almost_empty $end
$var wire 1 $ FIFO_synth_almost_full $end
$var wire 1 % write_enable $end
$var wire 1 & read_enable $end
$var wire 3 ' interno_bajo [2:0] $end
$var wire 3 ( interno_alto [2:0] $end
$var wire 1 ) clk $end
$var wire 1 * Reset $end
$var wire 1 + FIFO_synth_full $end
$var wire 1 , FIFO_synth_empty $end
$var wire 12 - FIFO_synth_data_out [11:0] $end
$var wire 1 . FIFO_full $end
$var wire 1 / FIFO_empty $end
$var wire 12 0 FIFO_data_out [11:0] $end
$var wire 12 1 FIFO_data_in [11:0] $end
$var wire 1 2 Enable $end
$scope module conductual $end
$var wire 1 ! FIFO_almost_empty $end
$var wire 1 " FIFO_almost_full $end
$var wire 1 % write_enable $end
$var wire 1 & read_enable $end
$var wire 3 3 interno_bajo [2:0] $end
$var wire 3 4 interno_alto [2:0] $end
$var wire 1 ) clk $end
$var wire 1 * Reset $end
$var wire 1 . FIFO_full $end
$var wire 1 / FIFO_empty $end
$var wire 12 5 FIFO_data_out [11:0] $end
$var wire 12 6 FIFO_data_in [11:0] $end
$var wire 1 2 Enable $end
$var reg 8 7 espacios_ocupados [7:0] $end
$var reg 3 8 rd_ptr [2:0] $end
$var reg 3 9 wr_ptr [2:0] $end
$scope module memoria $end
$var wire 8 : rd_ptr [7:0] $end
$var wire 8 ; wr_ptr [7:0] $end
$var wire 1 % write_enable $end
$var wire 1 & read_enable $end
$var wire 1 ) clk $end
$var wire 12 < FIFO_data_in [11:0] $end
$var reg 12 = FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module estructural $end
$var wire 1 # FIFO_synth_almost_empty $end
$var wire 1 $ FIFO_synth_almost_full $end
$var wire 1 , FIFO_synth_empty $end
$var wire 1 + FIFO_synth_full $end
$var wire 1 > _006_ $end
$var wire 1 ? _007_ $end
$var wire 1 @ _022_ $end
$var wire 1 A _024_ $end
$var wire 1 B _025_ $end
$var wire 1 C _026_ $end
$var wire 1 D _027_ $end
$var wire 1 E _028_ $end
$var wire 1 F _029_ $end
$var wire 1 G _030_ $end
$var wire 1 H _044_ $end
$var wire 1 I _045_ $end
$var wire 1 J _046_ $end
$var wire 1 K _051_ $end
$var wire 1 L _052_ $end
$var wire 1 M _055_ $end
$var wire 1 N _059_ $end
$var wire 1 O _060_ $end
$var wire 1 P _061_ $end
$var wire 1 Q _062_ $end
$var wire 1 R _065_ $end
$var wire 1 S _066_ $end
$var wire 1 T _067_ $end
$var wire 1 U _068_ $end
$var wire 1 V _069_ $end
$var wire 1 W _070_ $end
$var wire 1 X _071_ $end
$var wire 1 Y _072_ $end
$var wire 1 Z _073_ $end
$var wire 1 [ _074_ $end
$var wire 1 \ _076_ $end
$var wire 1 ] _077_ $end
$var wire 1 ^ _078_ $end
$var wire 1 _ _079_ $end
$var wire 1 ` _080_ $end
$var wire 1 a _081_ $end
$var wire 1 b _083_ $end
$var wire 1 c _084_ $end
$var wire 1 d _085_ $end
$var wire 1 e _086_ $end
$var wire 1 f _087_ $end
$var wire 1 g _088_ $end
$var wire 1 h _089_ $end
$var wire 1 i _090_ $end
$var wire 1 j _091_ $end
$var wire 1 % write_enable $end
$var wire 1 & read_enable $end
$var wire 3 k interno_bajo [2:0] $end
$var wire 3 l interno_alto [2:0] $end
$var wire 1 ) clk $end
$var wire 8 m _082_ [7:0] $end
$var wire 8 n _075_ [7:0] $end
$var wire 32 o _064_ [31:0] $end
$var wire 32 p _063_ [31:0] $end
$var wire 8 q _058_ [7:0] $end
$var wire 8 r _057_ [7:0] $end
$var wire 8 s _056_ [7:0] $end
$var wire 32 t _054_ [31:0] $end
$var wire 32 u _053_ [31:0] $end
$var wire 8 v _050_ [7:0] $end
$var wire 8 w _049_ [7:0] $end
$var wire 8 x _048_ [7:0] $end
$var wire 8 y _047_ [7:0] $end
$var wire 32 z _043_ [31:0] $end
$var wire 32 { _042_ [31:0] $end
$var wire 32 | _041_ [31:0] $end
$var wire 32 } _040_ [31:0] $end
$var wire 32 ~ _039_ [31:0] $end
$var wire 32 !" _038_ [31:0] $end
$var wire 3 "" _037_ [2:0] $end
$var wire 3 #" _036_ [2:0] $end
$var wire 3 $" _035_ [2:0] $end
$var wire 3 %" _034_ [2:0] $end
$var wire 8 &" _033_ [7:0] $end
$var wire 8 '" _032_ [7:0] $end
$var wire 8 (" _031_ [7:0] $end
$var wire 8 )" _023_ [7:0] $end
$var wire 2 *" _021_ [1:0] $end
$var wire 4 +" _020_ [3:0] $end
$var wire 2 ," _019_ [1:0] $end
$var wire 4 -" _018_ [3:0] $end
$var wire 4 ." _017_ [3:0] $end
$var wire 8 /" _016_ [7:0] $end
$var wire 16 0" _015_ [15:0] $end
$var wire 4 1" _014_ [3:0] $end
$var wire 8 2" _013_ [7:0] $end
$var wire 16 3" _012_ [15:0] $end
$var wire 2 4" _011_ [1:0] $end
$var wire 4 5" _010_ [3:0] $end
$var wire 2 6" _009_ [1:0] $end
$var wire 4 7" _008_ [3:0] $end
$var wire 32 8" _005_ [31:0] $end
$var wire 32 9" _004_ [31:0] $end
$var wire 32 :" _003_ [31:0] $end
$var wire 3 ;" _002_ [2:0] $end
$var wire 3 <" _001_ [2:0] $end
$var wire 8 =" _000_ [7:0] $end
$var wire 1 * Reset $end
$var wire 12 >" FIFO_synth_data_out [11:0] $end
$var wire 12 ?" FIFO_data_in [11:0] $end
$var wire 1 2 Enable $end
$var reg 8 @" espacios_ocupados [7:0] $end
$var reg 3 A" rd_ptr [2:0] $end
$var reg 3 B" wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 C" _002_ $end
$var wire 1 D" _003_ $end
$var wire 1 E" _004_ $end
$var wire 1 F" _005_ $end
$var wire 1 G" _006_ $end
$var wire 1 H" _007_ $end
$var wire 1 I" _008_ $end
$var wire 1 J" _009_ $end
$var wire 1 K" _010_ $end
$var wire 1 L" _011_ $end
$var wire 1 M" _012_ $end
$var wire 1 N" _013_ $end
$var wire 1 O" _014_ $end
$var wire 1 P" _015_ $end
$var wire 1 Q" _016_ $end
$var wire 1 R" _025_ $end
$var wire 1 S" _026_ $end
$var wire 1 T" _027_ $end
$var wire 1 U" _028_ $end
$var wire 1 V" _029_ $end
$var wire 1 W" _030_ $end
$var wire 1 X" _031_ $end
$var wire 1 Y" _032_ $end
$var wire 8 Z" rd_ptr [7:0] $end
$var wire 8 [" wr_ptr [7:0] $end
$var wire 1 % write_enable $end
$var wire 1 & read_enable $end
$var wire 1 ) clk $end
$var wire 12 \" _040_ [11:0] $end
$var wire 12 ]" _039_ [11:0] $end
$var wire 12 ^" _038_ [11:0] $end
$var wire 12 _" _037_ [11:0] $end
$var wire 12 `" _036_ [11:0] $end
$var wire 12 a" _035_ [11:0] $end
$var wire 12 b" _034_ [11:0] $end
$var wire 12 c" _033_ [11:0] $end
$var wire 12 d" _024_ [11:0] $end
$var wire 12 e" _023_ [11:0] $end
$var wire 12 f" _022_ [11:0] $end
$var wire 12 g" _021_ [11:0] $end
$var wire 12 h" _020_ [11:0] $end
$var wire 12 i" _019_ [11:0] $end
$var wire 12 j" _018_ [11:0] $end
$var wire 12 k" _017_ [11:0] $end
$var wire 12 l" _001_ [11:0] $end
$var wire 8 m" _000_ [7:0] $end
$var wire 12 n" FIFO_data_in [11:0] $end
$var reg 12 o" FIFO_synth_data_out [11:0] $end
$var reg 12 p" \ram[0] [11:0] $end
$var reg 12 q" \ram[1] [11:0] $end
$var reg 12 r" \ram[2] [11:0] $end
$var reg 12 s" \ram[3] [11:0] $end
$var reg 12 t" \ram[4] [11:0] $end
$var reg 12 u" \ram[5] [11:0] $end
$var reg 12 v" \ram[6] [11:0] $end
$var reg 12 w" \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 1 ! FIFO_almost_empty $end
$var wire 1 " FIFO_almost_full $end
$var wire 12 x" FIFO_data_out [11:0] $end
$var wire 1 / FIFO_empty $end
$var wire 1 . FIFO_full $end
$var reg 1 2 Enable $end
$var reg 12 y" FIFO_data_in [11:0] $end
$var reg 1 * Reset $end
$var reg 1 ) clk $end
$var reg 3 z" interno_alto [2:0] $end
$var reg 3 {" interno_bajo [2:0] $end
$var reg 1 & read_enable $end
$var reg 1 % write_enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 {"
b110 z"
b0 y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
b0 n"
bzxxx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
b0xxx ["
b0xxx Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
bx B"
bx A"
b0 @"
b0 ?"
bx >"
b0 ="
bx <"
bx ;"
b0zxxx :"
b0zxxx 9"
b0z00000001 8"
b10 7"
b1 6"
b0 5"
b0 4"
b1111111111111110 3"
b11111110 2"
b1110 1"
b1111111111111100 0"
b11111110 /"
b1110 ."
b1110 -"
b10 ,"
b1100 +"
b10 *"
b1000 )"
b0 ("
b0 '"
b0 &"
bx %"
b0 $"
bx #"
b0 ""
bz11111111 !"
b0zxx ~
b0zxx }
b0z0000000 |
b0zzz0z01 {
b11111111111111111111111111111001 z
b11111111 y
b1zzz1z11 x
bz1 w
b11111001 v
b0zzz0z01 u
b11111111111111111111111111111101 t
b1zzz1z11 s
bz1 r
b11111101 q
bz0000000 p
b11111111111111111111111111111110 o
b110 n
b10 m
b110 l
b10 k
0j
0i
0h
0g
0f
0e
1d
0c
0b
0a
0`
0_
0^
1]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
1O
0N
1M
0L
0K
1J
0I
1H
1G
1F
1E
1D
0C
0B
1A
0@
0?
0>
bx =
b0 <
b0xxx ;
b0xxx :
bx 9
bx 8
b0 7
b0 6
bx 5
b110 4
b10 3
02
b0 1
bx 0
1/
0.
bx -
1,
0+
0*
0)
b110 (
b10 '
0&
0%
0$
0#
0"
0!
$end
#10
b0 ;
b0 9
b0 :
b0 8
b0 ;"
b0 <"
12
1)
#20
0)
#30
b0 #"
b0z001 9"
b0z00 }
b0 %"
b0z001 :"
b0z00 ~
b0 ["
b0 B"
b0 Z"
b0 A"
1)
#40
0)
#50
1*
1)
#60
0)
#70
b1 ="
b0 c"
b1 &"
1D"
b1 ;"
1C"
0G"
0J"
0M"
b1 '"
0I"
1Q"
0L"
0F"
1P"
0N"
0K"
0H"
0E"
1O"
b1 ""
b1 ("
b0 l"
bz000 m"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
1R"
b1 #"
1>
0G
1%
1)
#80
0)
#90
1j
b10 ="
b10 ;"
1i
1g
b10 &"
0,
1#
b0 d"
b10 ""
b111111111111 b"
0R"
1@
b1zzz1z10 s
b11111100 q
b1zzz1z10 x
b11111000 v
b10 '"
1S"
0D"
1h
1f
b0 j"
b10 #"
1E"
0O"
b1 5"
b1 4"
bz0 r
bz0 w
b11111111111111111111111111111100 t
b11111111111111111111111111111000 z
b10 ("
b0 c"
b0 h"
b0z010 9"
bz001 m"
b0z01 }
b11 7"
b11111110 y
bz00000000 !"
1e
b0z00000010 8"
b1001 )"
b0z0000001 |
bz1111111 p
b11111111111111111111111111111111 o
b111111111111 l"
1!
0/
b1 7
b1 ;
b1 9
b0 p"
b1 ["
b1 B"
b1 @"
b111111111111 1
b111111111111 6
b111111111111 <
b111111111111 ?"
b111111111111 n"
b111111111111 y"
1)
#100
0)
#110
0N
0O
1Q
0M
1P
b11 ="
1d
1b
b11 ,"
1\
b11 &"
b1111 1"
b11 ;"
1`
b0 c"
b101011001111 a"
b1zzz1z11 s
b1111 -"
b1zzz1z11 x
b1101 +"
b11 '"
b1111111111111101 0"
b11111111 2"
b11 ""
0R"
1T"
0C"
0S"
0D"
1G"
b111111111111 b"
b0 m
b11111111 q
b11111011 v
b100 n
1_
bz1 r
bz1 w
b1111111111111111111111111zzz1z11 u
b11 ("
b1111111111111111 3"
1F"
0P"
b11 #"
0E"
1O"
b101011001111 l"
b11111111111111111111111111111011 z
b11111111111111111111111111111111 t
b11111101 y
bz00000001 !"
b0zzz0z11 {
0e
b0z00000011 8"
b1010 )"
b0z0000000 |
bz1111110 p
b11111111111111111111111111111100 o
b0z011 9"
bz010 m"
b0z00 }
b101011001111 1
b101011001111 6
b101011001111 <
b101011001111 ?"
b101011001111 n"
b101011001111 y"
b10 @"
b10 ["
b10 B"
b111111111111 q"
b10 7
b10 ;
b10 9
1)
#120
0)
#130
1N
0O
0d
0E
1Q
0#
0P
b100 ="
0D
b100 ;"
0b
b10 ,"
0\
b100 &"
b1110 1"
b100 ""
b110110111 `"
0T"
b0zzz0z00 s
b11111110 q
b1110 -"
b1zzz1z00 x
b11111010 v
b1100 +"
b100 '"
b1111111111111100 0"
b11111110 2"
1U"
0G"
b100 #"
1H"
0O"
bz0 r
bz0 w
b11111111111111111111111111111110 t
b11111111111111111111111111111010 z
b100 ("
b1111111111111110 3"
b101011001111 a"
b101011001111 g"
b0z100 9"
bz011 m"
b0z11 }
b11111100 y
bz00000010 !"
b0z00000100 8"
b1011 )"
b0z0000011 |
bz1111111 p
b11111111111111111111111111111101 o
b110110111 l"
0!
b11 7
b11 ;
b11 9
b101011001111 r"
b11 ["
b11 B"
b11 @"
b110110111 1
b110110111 6
b110110111 <
b110110111 ?"
b110110111 n"
b110110111 y"
1)
#140
0)
#150
0$
0C
0K
b101 ="
1^
b101 &"
b101 ;"
b101100001000 _"
b1100 -"
b1110 +"
0]
b0zzz0z11 s
b1zzz1z11 x
b101 '"
b101 ""
1V"
0U"
1J"
b110110111 `"
b1111111111111100 3"
1a
b10 m
b11111001 q
b11111101 v
b10 n
0_
0h
0f
bz1 r
bz1 w
b1111111111111111111111111zzz1z01 u
b101 ("
1I"
0Q"
0F"
1P"
b101 #"
0H"
1O"
b101100001000 l"
b10 5"
b1111111111111110 0"
b11111111111111111111111111111101 z
b11111111111111111111111111111001 t
b10 7"
b11111011 y
bz00000011 !"
b0zzz0z01 {
b0z00000101 8"
b1100 )"
b0z0000000 |
bz1111100 p
b11111111111111111111111111111010 o
b0z101 9"
bz100 m"
b0z00 }
b101100001000 1
b101100001000 6
b101100001000 <
b101100001000 ?"
b101100001000 n"
b101100001000 y"
b100 @"
b100 ["
b100 B"
b110110111 s"
b100 7
b100 ;
b100 9
1)
#160
0)
#170
b110 ="
b110 ;"
b110 &"
b110 ""
b11000010001 ^"
0V"
b0zzz0z10 s
b11111000 q
b1zzz1z10 x
b11111100 v
b110 '"
1W"
0J"
b101100001000 i"
b110 #"
1K"
0O"
b11 5"
bz0 r
bz0 w
b11111111111111111111111111111000 t
b11111111111111111111111111111100 z
b110 ("
b101100001000 _"
b101100001000 f"
b0z110 9"
bz101 m"
b0z01 }
b11 7"
b11111010 y
bz00000100 !"
1e
b0z00000110 8"
b1101 )"
b0z0000001 |
bz1111111 p
b11111111111111111111111111111011 o
b11000010001 l"
b101 7
b101 ;
b101 9
b101100001000 t"
b101 ["
b101 B"
b101 @"
b11000010001 1
b11000010001 6
b11000010001 <
b11000010001 ?"
b11000010001 n"
b11000010001 y"
1)
#180
0)
#190
0K
1C
1$
0H
1L
1B
1^
1b
1\
b11 *"
b1111 ."
1X
b0zzz0z11 s
b1101 -"
b1zzz1z11 x
b1111 +"
b1111111111111111 0"
b11111111 /"
b0 m
b11111011 q
b11111111 v
b0 n
1V
bz1 r
bz1 w
b1111111111111111111111111zzz1z11 u
b1111111111111101 3"
b11111111111111111111111111111111 z
b11111111111111111111111111111011 t
b11111001 y
bz00000101 !"
b1111111111111111111111111zzz1z11 {
0e
b0z00000111 8"
b1110 )"
b0z0000000 |
bz1111110 p
b11111111111111111111111111111000 o
b0z111 9"
b0z00 }
1"
b110 @"
b110 ["
b110 B"
b11000010001 u"
b110 7
b110 ;
b110 9
b101 ="
b1 <"
xG"
xH"
xD"
xE"
b110 ;"
b101 &"
xF"
xN"
xC"
xJ"
xM"
b1 $"
xI"
xQ"
xL"
xP"
xK"
xO"
b110 ""
b101 '"
b11000010001 ^"
b110 ("
b0 k"
b1 %"
1?
0F
bx l"
bzxxx m"
0W"
b110 #"
0>
1G
1&
0%
1)
#200
0)
#210
0C
0L
1H
0I
0$
b10 <"
b111111111111 k"
b100 ="
1J
0B
b10 *"
0X
b10 $"
b111111111111 d"
b0zzz0z10 s
b1zzz1z10 x
b100 &"
b1110 ."
0b
b1100 -"
0\
b1110 +"
b10 %"
b111111111111 j"
b11000010001 i"
bz0 r
bz0 w
b100 '"
b1111111111111110 0"
b11111110 /"
b10 m
b11111000 q
b11111100 v
b10 n
1e
b1111111111111111111111111zzz1z01 u
0V
b0z010 :"
b110110111 g"
b111111111111 h"
b11000010001 f"
b0z01 ~
bz00000100 !"
b0z00000110 8"
b0z0000001 |
b1111111111111100 3"
b101 ("
b11111010 y
b11111111111111111111111111111011 o
b0zzz0z01 {
bz1111111 p
b1101 )"
b11111111111111111111111111111100 z
b11111111111111111111111111111000 t
0"
b0 0
b0 5
b0 =
b0 x"
b101 7
b1 :
b1 8
b0 -
b0 >"
b0 o"
b1 Z"
b1 A"
b101 @"
1)
#220
0)
#230
b11 ="
b11 <"
b0zzz0z11 s
b11111001 q
b1zzz1z11 x
b11111101 v
b11 &"
b101011001111 k"
b11 $"
b10 5"
bz1 r
bz1 w
b1111111111111111111111111zzz1z01 u
b11111111111111111111111111111001 t
b11111111111111111111111111111101 z
b11 '"
b101011001111 d"
b11 %"
b10 7"
b100 ("
b11111011 y
bz00000011 !"
b0zzz0z01 {
0e
b0z00000101 8"
b1100 )"
b0z0000000 |
bz1111100 p
b11111111111111111111111111111010 o
bx i"
b101011001111 j"
b0z011 :"
b101011001111 g"
b0 h"
b101100001000 f"
b0z00 ~
b100 @"
b10 Z"
b10 A"
b111111111111 -
b111111111111 >"
b111111111111 o"
b100 7
b10 :
b10 8
b111111111111 0
b111111111111 5
b111111111111 =
b111111111111 x"
1)
#240
0)
#250
0E
0O
1Q
1N
0#
0D
1j
0M
b100 <"
b110110111 k"
b10 ="
0d
0^
1i
1g
1`
b100 $"
b110110111 d"
b0zzz0z00 s
b10 &"
0b
0\
b1zzz1z00 x
b1110 -"
b1100 +"
1]
1f
1_
b100 %"
b110110111 j"
bz0 r
bz0 w
b10 '"
b0 m
b1111111111111111111111111zzz1z11 u
b11111110 q
b11111010 v
b100 n
1h
0a
b0z100 :"
b110110111 g"
b111111111111 h"
b11000010001 f"
b0z11 ~
bz00000010 !"
0e
b11 7"
b1111111111111110 3"
b11111111111111111111111111111101 o
b0zzz0z11 {
b0z0000011 |
b1 5"
b11 ("
b11111100 y
b11111111111111111111111111111110 t
b0z00000100 8"
b1111111111111100 0"
bz1111111 p
b1011 )"
b11111111111111111111111111111010 z
b101011001111 0
b101011001111 5
b101011001111 =
b101011001111 x"
b11 7
b11 :
b11 8
b101011001111 -
b101011001111 >"
b101011001111 o"
b11 Z"
b11 A"
b11 @"
1)
#260
0)
#270
0N
0M
1d
1E
1#
1P
1D
1`
1b
b11 ,"
1\
b1 ="
b1111 1"
b101 <"
b1zzz1z11 s
b11111111 q
b1111 -"
b1zzz1z11 x
b11111011 v
b1101 +"
1_
b1 &"
b1111111111111101 0"
b11111111 2"
b101 $"
bz1 r
bz1 w
b1111111111111111111111111zzz1z11 u
b11111111111111111111111111111111 t
b11111111111111111111111111111011 z
b1 '"
b1111111111111111 3"
b101100001000 k"
b101 %"
b10 ("
b11111101 y
bz00000001 !"
b0zzz0z11 {
b0z00000011 8"
b1010 )"
b0z0000000 |
bz1111110 p
b11111111111111111111111111111100 o
b101100001000 d"
b101100001000 i"
b0 j"
b0z101 :"
b101011001111 g"
b0 h"
b101100001000 f"
b0z00 ~
1!
b10 @"
b100 Z"
b100 A"
b110110111 -
b110110111 >"
b110110111 o"
b10 7
b100 :
b100 8
b110110111 0
b110110111 5
b110110111 =
b110110111 x"
1)
#280
0)
#290
1O
1E
0Q
0P
1M
1j
1#
b110 <"
b11000010001 k"
b0 ="
1D
b10 ,"
0`
1i
1g
b110 $"
b11000010001 d"
b1zzz1z10 s
b1zzz1z10 x
b0 &"
b1110 1"
0b
b1110 -"
0\
b1100 +"
b110 %"
b111111111111 j"
b11000010001 i"
bz0 r
bz0 w
b0 '"
b1111111111111100 0"
b11111110 2"
b10 m
b11111100 q
b11111000 v
b110 n
1e
b0zzz0z01 u
0_
1h
1f
b0z110 :"
b110110111 g"
b111111111111 h"
b11000010001 f"
b0z01 ~
bz00000000 !"
b0z00000010 8"
b0z0000001 |
b1111111111111110 3"
b1 ("
b11111110 y
b11111111111111111111111111111111 o
b0zzz0z01 {
bz1111111 p
b1001 )"
b11111111111111111111111111111000 z
b11111111111111111111111111111100 t
b101100001000 0
b101100001000 5
b101100001000 =
b101100001000 x"
b1 7
b101 :
b101 8
b101100001000 -
b101100001000 >"
b101100001000 o"
b101 Z"
b101 A"
b1 @"
1)
#300
0)
