/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [7:0] _01_;
  reg [14:0] _02_;
  reg [10:0] _03_;
  wire [7:0] _04_;
  wire [21:0] _05_;
  wire [9:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [31:0] celloutsig_0_1z;
  wire [30:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [25:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [23:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~celloutsig_1_1z[0];
  assign celloutsig_1_5z = celloutsig_1_2z[5] | ~(in_data[173]);
  assign celloutsig_1_12z = celloutsig_1_10z[10] | celloutsig_1_4z[1];
  assign celloutsig_1_10z = { celloutsig_1_1z[6:1], celloutsig_1_1z } + { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_22z = _00_ + { _01_[7:6], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_1_2z = { celloutsig_1_0z[3:1], celloutsig_1_0z } + celloutsig_1_1z;
  always_ff @(posedge clkin_data[0], negedge out_data[100])
    if (!out_data[100]) _02_ <= 15'h0000;
    else _02_ <= { in_data[13:12], celloutsig_0_3z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], negedge out_data[100])
    if (!out_data[100]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_0_2z[9:0], celloutsig_0_3z };
  reg [7:0] _14_;
  always_ff @(posedge clkin_data[0], posedge out_data[100])
    if (out_data[100]) _14_ <= 8'h00;
    else _14_ <= _02_[11:4];
  assign { _04_[7:6], _01_[7:6], _04_[3:0] } = _14_;
  reg [21:0] _15_;
  always_ff @(posedge clkin_data[0], negedge out_data[100])
    if (!out_data[100]) _15_ <= 22'h000000;
    else _15_ <= in_data[85:64];
  assign { _00_, _05_[13:0] } = _15_;
  assign celloutsig_0_9z = { in_data[56:33], celloutsig_0_3z, celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[23:1], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_6z[12:11], celloutsig_0_6z[2:0] } / { 1'h1, celloutsig_0_9z[7:4] };
  assign celloutsig_0_2z = in_data[32:21] / { 1'h1, celloutsig_0_1z[27:17] };
  assign celloutsig_0_8z = { celloutsig_0_1z[15:7], _03_ } === in_data[48:29];
  assign celloutsig_1_11z = { celloutsig_1_6z[3:0], celloutsig_1_9z } > { celloutsig_1_3z[7:2], celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_4z[3:1] <= { celloutsig_1_0z[3:2], celloutsig_1_12z };
  assign celloutsig_0_3z = ! celloutsig_0_1z[27:19];
  assign celloutsig_1_9z = in_data[137:129] * { celloutsig_1_0z[3:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_17z } * { celloutsig_1_0z[1:0], celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_12z = { _01_[7:6], _04_[3:1] } * _02_[11:7];
  assign celloutsig_1_0z = in_data[175:172] * in_data[116:113];
  assign celloutsig_1_15z = - { celloutsig_1_6z[18:14], celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_1_17z = - { celloutsig_1_15z[9], celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_1z = ~ { in_data[140:138], celloutsig_1_0z };
  assign celloutsig_1_6z = ~ { celloutsig_1_1z[5:0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[118:115] | celloutsig_1_3z[4:1];
  assign celloutsig_0_21z = { in_data[7:0], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z } << { celloutsig_0_1z[31:2], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[49:18] <<< { in_data[34:13], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[120:112] - { celloutsig_1_1z[6:5], celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[151:148] - in_data[116:113];
  assign celloutsig_0_0z = in_data[16:7] ^ in_data[75:66];
  assign celloutsig_1_13z = ~((celloutsig_1_1z[1] & celloutsig_1_9z[6]) | celloutsig_1_5z);
  assign celloutsig_0_4z = ~((in_data[28] & celloutsig_0_3z) | in_data[0]);
  assign { celloutsig_0_6z[10:8], celloutsig_0_6z[15:11], celloutsig_0_6z[2:0] } = ~ { celloutsig_0_3z, celloutsig_0_0z };
  assign { out_data[99:97], out_data[100], out_data[101] } = ~ { celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_8z };
  assign _01_[5:0] = { celloutsig_0_12z, celloutsig_0_3z };
  assign _04_[5:4] = _01_[7:6];
  assign _05_[21:14] = _00_;
  assign celloutsig_0_6z[7:3] = celloutsig_0_6z[15:11];
  assign { out_data[134:128], out_data[96], out_data[62:32], out_data[7:0] } = { celloutsig_1_18z, out_data[100], celloutsig_0_21z, celloutsig_0_22z };
endmodule
