=====
SETUP
1.871
15.838
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
8.064
8.435
u_v9958/u_command/w_next_0_s2
10.546
11.101
u_v9958/u_command/w_next_1_s3
11.762
12.317
u_v9958/u_command/n773_s
13.014
13.385
u_v9958/u_command/n772_s
13.385
13.421
u_v9958/u_command/n771_s
13.421
13.456
u_v9958/u_command/n770_s
13.456
13.491
u_v9958/u_command/n769_s
13.491
13.526
u_v9958/u_command/n768_s
13.526
13.561
u_v9958/u_command/n767_s
13.561
13.597
u_v9958/u_command/n793_s3
14.917
15.466
u_v9958/u_command/n793_s2
15.467
15.838
u_v9958/u_command/ff_nx_8_s1
15.838
=====
SETUP
1.943
15.766
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache3_already_read_s9
10.964
11.481
u_v9958/u_command/u_cache/ff_cache3_already_read_s12
12.556
13.073
u_v9958/u_command/u_cache/ff_cache2_data_en_s4
14.009
14.471
u_v9958/u_command/u_cache/ff_cache2_data_en_s3
14.473
15.043
u_v9958/u_command/u_cache/ff_cache2_data_en_s1
15.766
=====
SETUP
2.203
15.506
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache3_already_read_s9
10.964
11.481
u_v9958/u_command/u_cache/n5850_s6
12.406
12.961
u_v9958/u_command/u_cache/n5855_s7
14.152
14.523
u_v9958/u_command/u_cache/n5855_s6
14.936
15.506
u_v9958/u_command/u_cache/ff_vram_address_12_s0
15.506
=====
SETUP
2.220
11.951
14.171
u_v9958/u_video_out/w_display_r_15_s2
6.103
6.326
u_v9958/u_video_out/w_video_r_0_s0
7.009
7.564
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
8.489
9.038
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
9.041
9.590
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
9.592
10.054
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
10.056
10.518
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
10.520
11.075
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
11.489
11.951
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
11.951
=====
SETUP
2.234
15.475
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache3_already_read_s9
10.964
11.481
u_v9958/u_command/u_cache/n5850_s6
12.406
12.961
u_v9958/u_command/u_cache/n5859_s8
14.152
14.707
u_v9958/u_command/u_cache/n5859_s6
15.104
15.475
u_v9958/u_command/u_cache/ff_vram_address_8_s0
15.475
=====
SETUP
2.245
15.464
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_cache0_address_15_s6
13.235
13.784
u_v9958/u_command/u_cache/ff_cache0_address_15_s5
13.785
14.355
u_v9958/u_command/u_cache/ff_cache0_address_7_s0
15.464
=====
SETUP
2.247
15.462
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
8.064
8.435
u_v9958/u_command/w_next_0_s2
10.546
11.101
u_v9958/u_command/w_next_1_s3
11.762
12.317
u_v9958/u_command/n773_s
13.014
13.385
u_v9958/u_command/n772_s
13.385
13.421
u_v9958/u_command/n771_s
13.421
13.456
u_v9958/u_command/n770_s
13.456
13.491
u_v9958/u_command/n769_s
13.491
13.526
u_v9958/u_command/n768_s
13.526
13.561
u_v9958/u_command/n767_s
13.561
14.031
u_v9958/u_command/n794_s2
14.428
14.890
u_v9958/u_command/n794_s0
14.892
15.462
u_v9958/u_command/ff_nx_7_s1
15.462
=====
SETUP
2.249
15.460
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_vram_address_16_s11
12.888
13.437
u_v9958/u_command/u_cache/ff_vram_valid_s5
13.439
13.810
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.213
14.540
u_v9958/u_command/u_cache/ff_vram_address_16_s0
15.460
=====
SETUP
2.258
15.451
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_vram_address_16_s11
12.888
13.437
u_v9958/u_command/u_cache/ff_vram_valid_s5
13.439
13.810
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.213
14.540
u_v9958/u_command/u_cache/ff_vram_address_5_s0
15.451
=====
SETUP
2.272
15.437
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache3_already_read_s9
10.964
11.481
u_v9958/u_command/u_cache/n5850_s6
12.406
12.961
u_v9958/u_command/u_cache/n5862_s7
14.173
14.728
u_v9958/u_command/u_cache/n5862_s6
14.975
15.437
u_v9958/u_command/u_cache/ff_vram_address_5_s0
15.437
=====
SETUP
2.283
15.426
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
8.064
8.435
u_v9958/u_command/w_next_0_s2
10.546
11.101
u_v9958/u_command/w_next_1_s3
11.762
12.317
u_v9958/u_command/w_next_sx[1]_1_s
13.229
13.799
u_v9958/u_command/w_next_sx[2]_1_s
13.799
13.834
u_v9958/u_command/w_next_sx[3]_1_s
13.834
13.869
u_v9958/u_command/w_next_sx[4]_1_s
13.869
13.905
u_v9958/u_command/w_next_sx[5]_1_s
13.905
13.940
u_v9958/u_command/w_next_sx[6]_1_s
13.940
13.975
u_v9958/u_command/w_next_sx[7]_1_s
13.975
14.010
u_v9958/u_command/w_next_sx[8]_1_s
14.010
14.480
u_v9958/u_command/n209_s1
14.877
15.426
u_v9958/u_command/ff_sx_8_s1
15.426
=====
SETUP
2.302
15.407
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
8.064
8.435
u_v9958/u_command/w_next_0_s2
10.546
11.101
u_v9958/u_command/w_next_1_s3
11.762
12.317
u_v9958/u_command/w_next_dx[1]_1_s
13.220
13.790
u_v9958/u_command/w_next_dx[2]_1_s
13.790
13.825
u_v9958/u_command/w_next_dx[3]_1_s
13.825
14.295
u_v9958/u_command/n495_s3
14.858
15.407
u_v9958/u_command/ff_dx_3_s1
15.407
=====
SETUP
2.311
15.398
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
8.064
8.435
u_v9958/u_command/w_next_0_s2
10.546
11.101
u_v9958/u_command/w_next_1_s3
11.762
12.317
u_v9958/u_command/w_next_dx[1]_1_s
13.220
13.790
u_v9958/u_command/w_next_dx[2]_1_s
13.790
13.825
u_v9958/u_command/w_next_dx[3]_1_s
13.825
13.860
u_v9958/u_command/w_next_dx[4]_1_s
13.860
13.896
u_v9958/u_command/w_next_dx[5]_1_s
13.896
13.931
u_v9958/u_command/w_next_dx[6]_1_s
13.931
13.966
u_v9958/u_command/w_next_dx[7]_1_s
13.966
14.436
u_v9958/u_command/n491_s3
14.849
15.398
u_v9958/u_command/ff_dx_7_s1
15.398
=====
SETUP
2.318
15.391
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
8.064
8.435
u_v9958/u_command/w_next_0_s2
10.546
11.101
u_v9958/u_command/w_next_1_s3
11.762
12.317
u_v9958/u_command/w_next_sx[1]_1_s
13.229
13.799
u_v9958/u_command/w_next_sx[2]_1_s
13.799
13.834
u_v9958/u_command/w_next_sx[3]_1_s
13.834
13.869
u_v9958/u_command/w_next_sx[4]_1_s
13.869
13.905
u_v9958/u_command/w_next_sx[5]_1_s
13.905
13.940
u_v9958/u_command/w_next_sx[6]_1_s
13.940
13.975
u_v9958/u_command/w_next_sx[7]_1_s
13.975
14.445
u_v9958/u_command/n210_s1
14.842
15.391
u_v9958/u_command/ff_sx_7_s1
15.391
=====
SETUP
2.319
15.390
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_vram_address_16_s11
12.888
13.437
u_v9958/u_command/u_cache/ff_vram_valid_s5
13.439
13.810
u_v9958/u_command/u_cache/ff_vram_valid_s4
14.213
14.675
u_v9958/u_command/u_cache/ff_vram_valid_s1
15.390
=====
SETUP
2.343
15.366
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_cache0_address_15_s6
13.235
13.784
u_v9958/u_command/u_cache/ff_cache0_address_15_s5
13.785
14.355
u_v9958/u_command/u_cache/ff_cache0_address_16_s0
15.366
=====
SETUP
2.343
15.366
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_cache0_address_15_s6
13.235
13.784
u_v9958/u_command/u_cache/ff_cache0_address_15_s5
13.785
14.355
u_v9958/u_command/u_cache/ff_cache0_address_3_s0
15.366
=====
SETUP
2.343
15.366
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_cache0_address_15_s6
13.235
13.784
u_v9958/u_command/u_cache/ff_cache0_address_15_s5
13.785
14.355
u_v9958/u_command/u_cache/ff_cache0_address_11_s0
15.366
=====
SETUP
2.367
15.342
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
8.064
8.435
u_v9958/u_command/w_next_0_s2
10.546
11.101
u_v9958/u_command/w_next_1_s3
11.762
12.317
u_v9958/u_command/w_next_sx[1]_1_s
13.229
13.799
u_v9958/u_command/w_next_sx[2]_1_s
13.799
13.834
u_v9958/u_command/w_next_sx[3]_1_s
13.834
13.869
u_v9958/u_command/w_next_sx[4]_1_s
13.869
13.905
u_v9958/u_command/w_next_sx[5]_1_s
13.905
14.375
u_v9958/u_command/n212_s1
14.772
15.342
u_v9958/u_command/ff_sx_5_s1
15.342
=====
SETUP
2.369
15.340
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_cache0_address_15_s6
13.235
13.784
u_v9958/u_command/u_cache/ff_cache0_address_15_s5
13.785
14.355
u_v9958/u_command/u_cache/ff_cache0_address_13_s0
15.340
=====
SETUP
2.380
15.294
17.674
u_sdram/ff_sdr_read_data_9_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
13.389
13.906
u_v9958/u_vram_interface/w_rdata8_1_s5
13.906
14.009
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_1_s0
15.294
=====
SETUP
2.391
15.318
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_vram_address_16_s11
12.888
13.437
u_v9958/u_command/u_cache/ff_vram_valid_s5
13.439
13.810
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.213
14.540
u_v9958/u_command/u_cache/ff_vram_address_8_s0
15.318
=====
SETUP
2.395
15.314
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_screen_mode/w_vram_interleave_s
8.064
8.435
u_v9958/u_command/w_next_0_s2
10.546
11.101
u_v9958/u_command/w_next_1_s3
11.762
12.317
u_v9958/u_command/w_next_dx[1]_1_s
13.220
13.790
u_v9958/u_command/w_next_dx[2]_1_s
13.790
13.825
u_v9958/u_command/w_next_dx[3]_1_s
13.825
13.860
u_v9958/u_command/w_next_dx[4]_1_s
13.860
14.330
u_v9958/u_command/n494_s3
14.744
15.314
u_v9958/u_command/ff_dx_4_s1
15.314
=====
SETUP
2.397
15.311
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_vram_address_16_s11
12.888
13.437
u_v9958/u_command/u_cache/ff_vram_valid_s5
13.439
13.810
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.213
14.540
u_v9958/u_command/u_cache/ff_vram_address_11_s0
15.311
=====
SETUP
2.400
15.309
17.709
u_v9958/u_command/u_cache/ff_cache1_address_4_s0
6.103
6.335
u_v9958/u_command/u_cache/n23_s0
7.395
7.944
u_v9958/u_command/u_cache/n24_s0
7.944
7.979
u_v9958/u_command/u_cache/n25_s0
7.979
8.014
u_v9958/u_command/u_cache/n26_s0
8.014
8.050
u_v9958/u_command/u_cache/n27_s0
8.050
8.085
u_v9958/u_command/u_cache/n28_s0
8.085
8.120
u_v9958/u_command/u_cache/n29_s0
8.120
8.155
u_v9958/u_command/u_cache/n30_s0
8.155
8.190
u_v9958/u_command/u_cache/n31_s0
8.190
8.226
u_v9958/u_command/u_cache/n32_s0
8.226
8.261
u_v9958/u_command/u_cache/n33_s0
8.261
8.296
u_v9958/u_command/u_cache/n34_s0
8.296
8.331
u_v9958/u_command/u_cache/n35_s0
8.331
8.366
u_v9958/u_command/u_cache/n1350_s1
9.523
10.040
u_v9958/u_command/u_cache/ff_cache0_already_read_s12
10.661
11.178
u_v9958/u_command/u_cache/n6693_s10
11.722
12.239
u_v9958/u_command/u_cache/ff_vram_address_16_s11
12.888
13.437
u_v9958/u_command/u_cache/ff_vram_valid_s5
13.439
13.810
u_v9958/u_command/u_cache/ff_vram_address_16_s12
14.213
14.540
u_v9958/u_command/u_cache/ff_vram_data_mask_3_s0
15.309
=====
HOLD
0.210
5.671
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_1_s
5.671
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_1_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.227
5.819
5.592
u_v9958/u_color_palette/ff_vdp_r_0_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.819
=====
HOLD
0.229
5.821
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.821
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.669
=====
HOLD
0.315
5.669
5.353
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_5_s0
5.343
5.545
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s
5.669
=====
HOLD
0.333
5.687
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.687
=====
HOLD
0.333
5.687
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.687
=====
HOLD
0.333
5.687
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.687
=====
HOLD
0.350
5.942
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_19_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.942
=====
HOLD
0.350
5.942
5.592
u_v9958/u_video_out/u_double_buffer/ff_d_18_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.942
=====
HOLD
0.355
5.947
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.947
=====
HOLD
0.358
5.950
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.950
=====
HOLD
0.358
5.950
5.592
u_v9958/u_color_palette/ff_vdp_r_7_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.950
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_5_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.359
5.820
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.820
=====
HOLD
0.364
5.956
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.956
=====
HOLD
0.365
5.957
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_1_s
5.957
