{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711185655484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711185655485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 17:20:55 2024 " "Processing started: Sat Mar 23 17:20:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711185655485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711185655485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_System -c MIPS_System " "Command: quartus_sta MIPS_System -c MIPS_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711185655485 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711185655591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711185655792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711185655792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185655824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185655824 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711185656102 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711185656102 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711185656102 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1711185656102 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS_System.sdc " "Reading SDC File: 'MIPS_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711185656117 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711185656119 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711185656119 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711185656119 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711185656119 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1711185656138 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1711185656138 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185656153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185656153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185656153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185656153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185656153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185656153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185656153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185656153 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711185656153 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711185656153 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711185656163 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1711185656187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.886 " "Worst-case setup slack is 2.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.886               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.886               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.491               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.491               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.977               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.977               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.785               0.000 altera_reserved_tck  " "   41.785               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185656206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.360               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.670               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   51.670               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.688               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   75.688               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185656233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.294 " "Worst-case recovery slack is 96.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.294               0.000 altera_reserved_tck  " "   96.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.280               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   97.280               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185656240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.420 " "Worst-case removal slack is 1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.420               0.000 altera_reserved_tck  " "    1.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.565               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.565               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185656246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.915 " "Worst-case minimum pulse width slack is 9.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.915               0.000 clk_sys  " "    9.915               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.548               0.000 altera_reserved_tck  " "   49.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.681               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.681               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.704               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.704               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.727               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.727               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185656249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185656249 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1711185656250 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185656271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185656271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185656271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185656271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 340.992 ns " "Worst Case Available Settling Time: 340.992 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185656271 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185656271 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711185656271 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711185656274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711185656297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711185657355 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1711185657535 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1711185657535 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657537 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711185657537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.141 " "Worst-case setup slack is 4.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.141               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.141               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.662               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.662               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.738               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.738               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.231               0.000 altera_reserved_tck  " "   42.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 altera_reserved_tck  " "    0.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   51.509               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   51.509               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.613               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   75.613               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.559 " "Worst-case recovery slack is 96.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.559               0.000 altera_reserved_tck  " "   96.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.437               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   97.437               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.275 " "Worst-case removal slack is 1.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275               0.000 altera_reserved_tck  " "    1.275               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.400               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.400               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.929 " "Worst-case minimum pulse width slack is 9.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.929               0.000 clk_sys  " "    9.929               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.570               0.000 altera_reserved_tck  " "   49.570               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.687               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.687               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.714               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.714               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.733               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.733               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657616 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1711185657616 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.491 ns " "Worst Case Available Settling Time: 341.491 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657640 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657640 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711185657640 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711185657644 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1711185657840 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1711185657840 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657842 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711185657842 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711185657842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.210 " "Worst-case setup slack is 16.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.210               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   16.210               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.027               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   23.027               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.759               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   43.759               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.964               0.000 altera_reserved_tck  " "   46.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.151               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.628               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   50.628               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.252               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   75.252               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.307 " "Worst-case recovery slack is 98.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.307               0.000 altera_reserved_tck  " "   98.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.812               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   98.812               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 altera_reserved_tck  " "    0.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.638               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.642 " "Worst-case minimum pulse width slack is 9.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.642               0.000 clk_sys  " "    9.642               0.000 clk_sys " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.387               0.000 altera_reserved_tck  " "   49.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.724               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.724               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.732               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.732               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.782               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.782               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711185657903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711185657903 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1711185657904 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.684 ns " "Worst Case Available Settling Time: 346.684 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657928 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711185657928 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711185657928 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711185658723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711185658725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711185658809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 17:20:58 2024 " "Processing ended: Sat Mar 23 17:20:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711185658809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711185658809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711185658809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711185658809 ""}
