
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 395.059 ; gain = 103.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/synth/cpu.vhd:71]
INFO: [Synth 8-3491] module 'bd_3914' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:11' bound to instance 'U0' of component 'bd_3914' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/synth/cpu.vhd:112]
INFO: [Synth 8-638] synthesizing module 'bd_3914' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:30]
INFO: [Synth 8-3491] module 'bd_3914_dlmb_0' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:59' bound to instance 'dlmb' of component 'bd_3914_dlmb_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:334]
INFO: [Synth 8-638] synthesizing module 'bd_3914_dlmb_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (1#1) [D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (2#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_dlmb_0' (3#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/synth/bd_3914_dlmb_0.vhd:89]
INFO: [Synth 8-3491] module 'bd_3914_dlmb_cntlr_0' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:59' bound to instance 'dlmb_cntlr' of component 'bd_3914_dlmb_cntlr_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:367]
INFO: [Synth 8-638] synthesizing module 'bd_3914_dlmb_cntlr_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask' (4#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (5#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (6#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_dlmb_cntlr_0' (7#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/synth/bd_3914_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-3491] module 'bd_3914_ilmb_0' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:59' bound to instance 'ilmb' of component 'bd_3914_ilmb_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:421]
INFO: [Synth 8-638] synthesizing module 'bd_3914_ilmb_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (7#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_ilmb_0' (8#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/synth/bd_3914_ilmb_0.vhd:89]
INFO: [Synth 8-3491] module 'bd_3914_ilmb_cntlr_0' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:59' bound to instance 'ilmb_cntlr' of component 'bd_3914_ilmb_cntlr_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:449]
INFO: [Synth 8-638] synthesizing module 'bd_3914_ilmb_cntlr_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_15_pselect_mask__parameterized0' (8#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (8#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (8#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_4/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_ilmb_cntlr_0' (9#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_5/synth/bd_3914_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-3491] module 'bd_3914_iomodule_0_0' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_iomodule_0_0.vhd:59' bound to instance 'iomodule_0' of component 'bd_3914_iomodule_0_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:503]
INFO: [Synth 8-638] synthesizing module 'bd_3914_iomodule_0_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8315' bound to instance 'U0' of component 'iomodule' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8800]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8814]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask' (10#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_io' of component 'pselect_mask' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8873]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' (10#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6698' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:9005]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7538]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (11#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7584]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I1' of component 'PIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7645]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (12#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I2' of component 'PIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7683]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I3' of component 'PIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7721]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I4' of component 'PIT_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7759]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7786]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (13#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7805]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7824]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7843]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7865]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (14#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7880]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7895]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7910]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_MB_FDR' (15#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (16#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (17#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (18#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_iomodule_0_0' (19#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/synth/bd_3914_iomodule_0_0.vhd:85]
INFO: [Synth 8-3491] module 'bd_3914_lmb_bram_I_0' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:59' bound to instance 'lmb_bram_I' of component 'bd_3914_lmb_bram_I_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:527]
INFO: [Synth 8-638] synthesizing module 'bd_3914_lmb_bram_I_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_3914_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_lmb_bram_I_0' (30#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_6/synth/bd_3914_lmb_bram_I_0.vhd:80]
INFO: [Synth 8-3491] module 'bd_3914_microblaze_I_0' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:59' bound to instance 'microblaze_I' of component 'bd_3914_microblaze_I_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:676]
INFO: [Synth 8-638] synthesizing module 'bd_3914_microblaze_I_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:88]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_3914_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/hdl/microblaze_v10_0_vh_rfs.vhd:157121' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:748]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_microblaze_I_0' (78#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/synth/bd_3914_microblaze_I_0.vhd:88]
INFO: [Synth 8-3491] module 'bd_3914_rst_0_0' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:59' bound to instance 'rst_0' of component 'bd_3914_rst_0_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:703]
INFO: [Synth 8-638] synthesizing module 'bd_3914_rst_0_0' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (79#1) [D:/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (80#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (81#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (82#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (83#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (84#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_3914_rst_0_0' (85#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/synth/bd_3914_rst_0_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'bd_3914' (86#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/synth/bd_3914.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'cpu' (87#1) [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/synth/cpu.vhd:71]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design instr_mux has unconnected port ILMB_data_strobe
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[25]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[26]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[27]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[28]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[29]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[30]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data[31]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IEXT_data_strobe
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[25]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[26]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[27]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[28]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[29]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[30]
WARNING: [Synth 8-3331] design instr_mux has unconnected port ICache_data[31]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[0]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[1]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[2]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[3]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[4]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[5]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[6]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[7]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[8]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[9]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[10]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[11]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[12]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[13]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[14]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[15]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[16]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[17]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[18]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[19]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[20]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[21]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[22]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[23]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[24]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[25]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[26]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[27]
WARNING: [Synth 8-3331] design instr_mux has unconnected port IDebug_data[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 00:02:51 . Memory (MB): peak = 774.531 ; gain = 483.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:52 . Memory (MB): peak = 774.531 ; gain = 483.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:52 . Memory (MB): peak = 774.531 ; gain = 483.289
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/cpu_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/cpu_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'U0/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc] for cell 'U0/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_0/bd_3914_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0_board.xdc] for cell 'U0/rst_0/U0'
Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/bd_3914_rst_0_0.xdc] for cell 'U0/rst_0/U0'
Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/bd_3914_ilmb_0.xdc] for cell 'U0/ilmb/U0'
Finished Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_2/bd_3914_ilmb_0.xdc] for cell 'U0/ilmb/U0'
Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'U0/dlmb/U0'
Finished Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_3/bd_3914_dlmb_0.xdc] for cell 'U0/dlmb/U0'
Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'U0/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_7/bd_3914_iomodule_0_0_board.xdc] for cell 'U0/iomodule_0/U0'
Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/cpu_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/cpu_board.xdc] for cell 'U0'
WARNING: [Constraints 18-5210] No constraint will be written out.
Parsing XDC File [C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 354 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 45 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 71 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 914.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:03 ; elapsed = 00:03:18 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:03 ; elapsed = 00:03:18 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/iomodule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/microblaze_I/U0. (constraint file  C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for U0/rst_0/U0. (constraint file  C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for U0/ilmb/U0. (constraint file  C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for U0/dlmb/U0. (constraint file  C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for U0/iomodule_0/U0. (constraint file  C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/dont_touch.xdc, line 54).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:03 ; elapsed = 00:03:18 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_stop_instr_fetch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/bd_0/ip/ip_1/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:12 ; elapsed = 00:03:29 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'U0/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'U0/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'U0/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'U0/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'U0/iomodule_0/U0/IOModule_Core_I1/FIT_I4'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	             4096 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 67    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 367   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 147   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module microblaze_v10_0_7_mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 77    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 41    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[0]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]' (FDR) to 'U0/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native )
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]) is unused and will be removed from module iomodule.
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/mul_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/mul_second_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/microblaze_I/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wic_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/wdc_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/bs_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/mul_second_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/mul_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_Done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/write_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_exception_taken_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (LOCKSTEP_Out_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:42 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/microblaze_I/U0/Reset' to pin 'U0/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:37 ; elapsed = 00:03:56 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:03:58 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:39 ; elapsed = 00:03:59 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:41 ; elapsed = 00:04:01 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:42 ; elapsed = 00:04:01 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:42 ; elapsed = 00:04:01 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    10|
|2     |LUT2     |    54|
|3     |LUT3     |    58|
|4     |LUT4     |   202|
|5     |LUT5     |    66|
|6     |LUT6     |    93|
|7     |LUT6_2   |    81|
|8     |MULT_AND |     2|
|9     |MUXCY_L  |    69|
|10    |MUXF7    |    32|
|11    |RAM32X1D |    64|
|12    |RAMB36E1 |    32|
|13    |SRL16    |     1|
|14    |SRL16E   |    49|
|15    |XORCY    |    50|
|16    |FD       |    32|
|17    |FDE      |    47|
|18    |FDR      |     9|
|19    |FDRE     |   746|
|20    |FDS      |     5|
|21    |FDSE     |    22|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+------+
|      |Instance                                                                                       |Module                                         |Cells |
+------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+------+
|1     |top                                                                                            |                                               |  1724|
|2     |  U0                                                                                           |bd_3914                                        |  1724|
|3     |    dlmb                                                                                       |bd_3914_dlmb_0                                 |    37|
|4     |      U0                                                                                       |lmb_v10                                        |    37|
|5     |    dlmb_cntlr                                                                                 |bd_3914_dlmb_cntlr_0                           |     8|
|6     |      U0                                                                                       |lmb_bram_if_cntlr                              |     8|
|7     |    ilmb                                                                                       |bd_3914_ilmb_0                                 |     1|
|8     |      U0                                                                                       |lmb_v10__parameterized1                        |     1|
|9     |    ilmb_cntlr                                                                                 |bd_3914_ilmb_cntlr_0                           |     8|
|10    |      U0                                                                                       |lmb_bram_if_cntlr__parameterized1              |     8|
|11    |    iomodule_0                                                                                 |bd_3914_iomodule_0_0                           |   161|
|12    |      U0                                                                                       |iomodule                                       |   161|
|13    |    lmb_bram_I                                                                                 |bd_3914_lmb_bram_I_0                           |    54|
|14    |      U0                                                                                       |blk_mem_gen_v8_4_1                             |    54|
|15    |        inst_blk_mem_gen                                                                       |blk_mem_gen_v8_4_1_synth                       |    54|
|16    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |blk_mem_gen_top                                |    54|
|17    |            \valid.cstr                                                                        |blk_mem_gen_generic_cstr                       |    54|
|18    |              \ramloop[0].ram.r                                                                |blk_mem_gen_prim_width                         |     1|
|19    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper                       |     1|
|20    |              \ramloop[10].ram.r                                                               |blk_mem_gen_prim_width__parameterized9         |     1|
|21    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized9       |     1|
|22    |              \ramloop[11].ram.r                                                               |blk_mem_gen_prim_width__parameterized10        |     1|
|23    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized10      |     1|
|24    |              \ramloop[12].ram.r                                                               |blk_mem_gen_prim_width__parameterized11        |     1|
|25    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized11      |     1|
|26    |              \ramloop[13].ram.r                                                               |blk_mem_gen_prim_width__parameterized12        |     1|
|27    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized12      |     1|
|28    |              \ramloop[14].ram.r                                                               |blk_mem_gen_prim_width__parameterized13        |     1|
|29    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized13      |     1|
|30    |              \ramloop[15].ram.r                                                               |blk_mem_gen_prim_width__parameterized14        |     1|
|31    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized14      |     1|
|32    |              \ramloop[16].ram.r                                                               |blk_mem_gen_prim_width__parameterized15        |     1|
|33    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized15      |     1|
|34    |              \ramloop[17].ram.r                                                               |blk_mem_gen_prim_width__parameterized16        |     1|
|35    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized16      |     1|
|36    |              \ramloop[18].ram.r                                                               |blk_mem_gen_prim_width__parameterized17        |     1|
|37    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized17      |     1|
|38    |              \ramloop[19].ram.r                                                               |blk_mem_gen_prim_width__parameterized18        |     1|
|39    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized18      |     1|
|40    |              \ramloop[1].ram.r                                                                |blk_mem_gen_prim_width__parameterized0         |     1|
|41    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized0       |     1|
|42    |              \ramloop[20].ram.r                                                               |blk_mem_gen_prim_width__parameterized19        |     1|
|43    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized19      |     1|
|44    |              \ramloop[21].ram.r                                                               |blk_mem_gen_prim_width__parameterized20        |     1|
|45    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized20      |     1|
|46    |              \ramloop[22].ram.r                                                               |blk_mem_gen_prim_width__parameterized21        |     1|
|47    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized21      |     1|
|48    |              \ramloop[23].ram.r                                                               |blk_mem_gen_prim_width__parameterized22        |     1|
|49    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized22      |     1|
|50    |              \ramloop[24].ram.r                                                               |blk_mem_gen_prim_width__parameterized23        |     1|
|51    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized23      |     1|
|52    |              \ramloop[25].ram.r                                                               |blk_mem_gen_prim_width__parameterized24        |     1|
|53    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized24      |     1|
|54    |              \ramloop[26].ram.r                                                               |blk_mem_gen_prim_width__parameterized25        |     1|
|55    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized25      |     1|
|56    |              \ramloop[27].ram.r                                                               |blk_mem_gen_prim_width__parameterized26        |     1|
|57    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized26      |     1|
|58    |              \ramloop[28].ram.r                                                               |blk_mem_gen_prim_width__parameterized27        |     1|
|59    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized27      |     1|
|60    |              \ramloop[29].ram.r                                                               |blk_mem_gen_prim_width__parameterized28        |     1|
|61    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized28      |     1|
|62    |              \ramloop[2].ram.r                                                                |blk_mem_gen_prim_width__parameterized1         |     1|
|63    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized1       |     1|
|64    |              \ramloop[30].ram.r                                                               |blk_mem_gen_prim_width__parameterized29        |     1|
|65    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized29      |     1|
|66    |              \ramloop[31].ram.r                                                               |blk_mem_gen_prim_width__parameterized30        |    23|
|67    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized30      |     5|
|68    |              \ramloop[3].ram.r                                                                |blk_mem_gen_prim_width__parameterized2         |     1|
|69    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized2       |     1|
|70    |              \ramloop[4].ram.r                                                                |blk_mem_gen_prim_width__parameterized3         |     1|
|71    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized3       |     1|
|72    |              \ramloop[5].ram.r                                                                |blk_mem_gen_prim_width__parameterized4         |     1|
|73    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized4       |     1|
|74    |              \ramloop[6].ram.r                                                                |blk_mem_gen_prim_width__parameterized5         |     1|
|75    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized5       |     1|
|76    |              \ramloop[7].ram.r                                                                |blk_mem_gen_prim_width__parameterized6         |     1|
|77    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized6       |     1|
|78    |              \ramloop[8].ram.r                                                                |blk_mem_gen_prim_width__parameterized7         |     1|
|79    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized7       |     1|
|80    |              \ramloop[9].ram.r                                                                |blk_mem_gen_prim_width__parameterized8         |     1|
|81    |                \prim_noinit.ram                                                               |blk_mem_gen_prim_wrapper__parameterized8       |     1|
|82    |    microblaze_I                                                                               |bd_3914_microblaze_I_0                         |  1389|
|83    |      U0                                                                                       |MicroBlaze                                     |  1389|
|84    |        MicroBlaze_Core_I                                                                      |MicroBlaze_Core                                |  1142|
|85    |          \Area.Core                                                                           |MicroBlaze_Area                                |  1130|
|86    |            Byte_Doublet_Handle_I                                                              |Byte_Doublet_Handle                            |    20|
|87    |              BYTE_0_1_I                                                                       |MB_LUT6_2__parameterized8                      |     1|
|88    |              BYTE_2_3_I                                                                       |MB_LUT6_2__parameterized10                     |     1|
|89    |              LOW_ADDR_OUT_LUT6                                                                |MB_LUT6_2__parameterized16                     |     1|
|90    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                         |     8|
|91    |                \GEN4_LOOP[0].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_769                 |     1|
|92    |                \GEN4_LOOP[1].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_770                 |     1|
|93    |                \GEN4_LOOP[2].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_771                 |     1|
|94    |                \GEN4_LOOP[3].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_772                 |     1|
|95    |                \GEN4_LOOP[4].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_773                 |     1|
|96    |                \GEN4_LOOP[5].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_774                 |     1|
|97    |                \GEN4_LOOP[6].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_775                 |     1|
|98    |                \GEN4_LOOP[7].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized14_776                 |     1|
|99    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14                     |     1|
|100   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_766                 |     1|
|101   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_767                 |     1|
|102   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized14_768                 |     1|
|103   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I              |microblaze_v10_0_7_MB_LUT3__parameterized4     |     1|
|104   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I             |MB_LUT2                                        |     1|
|105   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized12                     |     1|
|106   |              byte_selects_i_INST                                                              |MB_LUT6_2__parameterized6                      |     1|
|107   |              low_addr_i_INST                                                                  |MB_LUT6_2__parameterized4                      |     1|
|108   |            Data_Flow_I                                                                        |Data_Flow                                      |   627|
|109   |              ALU_I                                                                            |ALU                                            |   103|
|110   |                \No_Carry_Decoding.CarryIn_MUXCY                                               |microblaze_v10_0_7_MB_MUXCY_671                |     1|
|111   |                \No_Carry_Decoding.alu_carry_select_LUT                                        |microblaze_v10_0_7_MB_LUT3__parameterized3     |     1|
|112   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                             |ALU_Bit__parameterized2                        |     8|
|113   |                  \Last_Bit.I_ALU_LUT_2                                                        |MB_LUT4__parameterized13                       |     1|
|114   |                  \Last_Bit.I_ALU_LUT_V5                                                       |microblaze_v10_0_7_MB_LUT6                     |     1|
|115   |                  \Last_Bit.MULT_AND_I                                                         |microblaze_v10_0_7_MB_MULT_AND_763             |     1|
|116   |                  \Last_Bit.MUXCY_XOR_I                                                        |microblaze_v10_0_7_MB_MUXCY_XORCY_764          |     2|
|117   |                  \Last_Bit.Pre_MUXCY_I                                                        |microblaze_v10_0_7_MB_MUXCY_765                |     1|
|118   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                            |ALU_Bit                                        |     3|
|119   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_761                  |     1|
|120   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_762          |     2|
|121   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                            |ALU_Bit_672                                    |     3|
|122   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_759                  |     1|
|123   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_760          |     2|
|124   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                            |ALU_Bit_673                                    |     3|
|125   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_757                  |     1|
|126   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_758          |     2|
|127   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                            |ALU_Bit_674                                    |     3|
|128   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_755                  |     1|
|129   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_756          |     2|
|130   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                            |ALU_Bit_675                                    |     3|
|131   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_753                  |     1|
|132   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_754          |     2|
|133   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                            |ALU_Bit_676                                    |     3|
|134   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_751                  |     1|
|135   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_752          |     2|
|136   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                            |ALU_Bit_677                                    |     3|
|137   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_749                  |     1|
|138   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_750          |     2|
|139   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                            |ALU_Bit_678                                    |     3|
|140   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_747                  |     1|
|141   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_748          |     2|
|142   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                            |ALU_Bit_679                                    |     3|
|143   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_745                  |     1|
|144   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_746          |     2|
|145   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                            |ALU_Bit_680                                    |     3|
|146   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_743                  |     1|
|147   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_744          |     2|
|148   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                             |ALU_Bit_681                                    |     3|
|149   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_741                  |     1|
|150   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_742          |     2|
|151   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                            |ALU_Bit_682                                    |     3|
|152   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_739                  |     1|
|153   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_740          |     2|
|154   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                            |ALU_Bit_683                                    |     3|
|155   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_737                  |     1|
|156   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_738          |     2|
|157   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                            |ALU_Bit_684                                    |     3|
|158   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_735                  |     1|
|159   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_736          |     2|
|160   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                            |ALU_Bit_685                                    |     3|
|161   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_733                  |     1|
|162   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_734          |     2|
|163   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                            |ALU_Bit_686                                    |     3|
|164   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_731                  |     1|
|165   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_732          |     2|
|166   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                            |ALU_Bit_687                                    |     3|
|167   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_729                  |     1|
|168   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_730          |     2|
|169   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                            |ALU_Bit_688                                    |     3|
|170   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_727                  |     1|
|171   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_728          |     2|
|172   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                            |ALU_Bit_689                                    |     3|
|173   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_725                  |     1|
|174   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_726          |     2|
|175   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                            |ALU_Bit_690                                    |     3|
|176   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_723                  |     1|
|177   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_724          |     2|
|178   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                            |ALU_Bit_691                                    |     3|
|179   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_721                  |     1|
|180   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_722          |     2|
|181   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                             |ALU_Bit_692                                    |     3|
|182   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_719                  |     1|
|183   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_720          |     2|
|184   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                            |ALU_Bit_693                                    |     3|
|185   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_717                  |     1|
|186   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_718          |     2|
|187   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                            |ALU_Bit_694                                    |     3|
|188   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_715                  |     1|
|189   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_716          |     2|
|190   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                             |ALU_Bit_695                                    |     3|
|191   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_713                  |     1|
|192   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_714          |     2|
|193   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                             |ALU_Bit_696                                    |     3|
|194   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_711                  |     1|
|195   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_712          |     2|
|196   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                             |ALU_Bit_697                                    |     3|
|197   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_709                  |     1|
|198   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_710          |     2|
|199   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                             |ALU_Bit_698                                    |     3|
|200   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_707                  |     1|
|201   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_708          |     2|
|202   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                             |ALU_Bit_699                                    |     3|
|203   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_705                  |     1|
|204   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_706          |     2|
|205   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                             |ALU_Bit_700                                    |     3|
|206   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_703                  |     1|
|207   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_704          |     2|
|208   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                             |ALU_Bit_701                                    |     3|
|209   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2                      |     1|
|210   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_702          |     2|
|211   |              MSR_Reg_I                                                                        |MSR_Reg                                        |     3|
|212   |                \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit                                    |     1|
|213   |                  MSR_I                                                                        |MB_FDRSE_670                                   |     1|
|214   |                \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_666                                |     1|
|215   |                  MSR_I                                                                        |MB_FDRSE_669                                   |     1|
|216   |                \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_667                                |     1|
|217   |                  MSR_I                                                                        |MB_FDRSE_668                                   |     1|
|218   |              Operand_Select_I                                                                 |Operand_Select                                 |   145|
|219   |                \OpSelect_Bits[0].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized12            |     4|
|220   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_662                                  |     1|
|221   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_663                 |     1|
|222   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_664                 |     1|
|223   |                  Op2_DFF                                                                      |MB_FDE_665                                     |     1|
|224   |                \OpSelect_Bits[10].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10            |     4|
|225   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_658                                  |     1|
|226   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_659                 |     1|
|227   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_660                 |     1|
|228   |                  Op2_DFF                                                                      |MB_FDE_661                                     |     1|
|229   |                \OpSelect_Bits[11].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_514        |     4|
|230   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_654                                  |     1|
|231   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_655                 |     1|
|232   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_656                 |     1|
|233   |                  Op2_DFF                                                                      |MB_FDE_657                                     |     1|
|234   |                \OpSelect_Bits[12].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_515        |     4|
|235   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_650                                  |     1|
|236   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_651                 |     1|
|237   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_652                 |     1|
|238   |                  Op2_DFF                                                                      |MB_FDE_653                                     |     1|
|239   |                \OpSelect_Bits[13].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_516        |     4|
|240   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_646                                  |     1|
|241   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_647                 |     1|
|242   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_648                 |     1|
|243   |                  Op2_DFF                                                                      |MB_FDE_649                                     |     1|
|244   |                \OpSelect_Bits[14].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_517        |     4|
|245   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_642                                  |     1|
|246   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_643                 |     1|
|247   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_644                 |     1|
|248   |                  Op2_DFF                                                                      |MB_FDE_645                                     |     1|
|249   |                \OpSelect_Bits[15].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_518        |     4|
|250   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_638                                  |     1|
|251   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_639                 |     1|
|252   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_640                 |     1|
|253   |                  Op2_DFF                                                                      |MB_FDE_641                                     |     1|
|254   |                \OpSelect_Bits[16].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8             |     4|
|255   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_634                                  |     1|
|256   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_635                 |     1|
|257   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_636                 |     1|
|258   |                  Op2_DFF                                                                      |MB_FDE_637                                     |     1|
|259   |                \OpSelect_Bits[17].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_519         |     4|
|260   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_630                                  |     1|
|261   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_631                 |     1|
|262   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_632                 |     1|
|263   |                  Op2_DFF                                                                      |MB_FDE_633                                     |     1|
|264   |                \OpSelect_Bits[18].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_520         |     4|
|265   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_626                                  |     1|
|266   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_627                 |     1|
|267   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_628                 |     1|
|268   |                  Op2_DFF                                                                      |MB_FDE_629                                     |     1|
|269   |                \OpSelect_Bits[19].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_521         |     4|
|270   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_622                                  |     1|
|271   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_623                 |     1|
|272   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_624                 |     1|
|273   |                  Op2_DFF                                                                      |MB_FDE_625                                     |     1|
|274   |                \OpSelect_Bits[1].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_522        |     4|
|275   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_618                                  |     1|
|276   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_619                 |     1|
|277   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_620                 |     1|
|278   |                  Op2_DFF                                                                      |MB_FDE_621                                     |     1|
|279   |                \OpSelect_Bits[20].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_523         |     4|
|280   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_614                                  |     1|
|281   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_615                 |     1|
|282   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_616                 |     1|
|283   |                  Op2_DFF                                                                      |MB_FDE_617                                     |     1|
|284   |                \OpSelect_Bits[21].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_524         |     4|
|285   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_610                                  |     1|
|286   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_611                 |     1|
|287   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_612                 |     1|
|288   |                  Op2_DFF                                                                      |MB_FDE_613                                     |     1|
|289   |                \OpSelect_Bits[22].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_525         |     4|
|290   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_606                                  |     1|
|291   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_607                 |     1|
|292   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_608                 |     1|
|293   |                  Op2_DFF                                                                      |MB_FDE_609                                     |     1|
|294   |                \OpSelect_Bits[23].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_526         |     4|
|295   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_602                                  |     1|
|296   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_603                 |     1|
|297   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_604                 |     1|
|298   |                  Op2_DFF                                                                      |MB_FDE_605                                     |     1|
|299   |                \OpSelect_Bits[24].Operand_Select_Bit_I                                        |Operand_Select_Bit                             |     4|
|300   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_598                                  |     1|
|301   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_599                 |     1|
|302   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_600                 |     1|
|303   |                  Op2_DFF                                                                      |MB_FDE_601                                     |     1|
|304   |                \OpSelect_Bits[25].Operand_Select_Bit_I                                        |Operand_Select_Bit_527                         |     4|
|305   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_594                                  |     1|
|306   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_595                 |     1|
|307   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_596                 |     1|
|308   |                  Op2_DFF                                                                      |MB_FDE_597                                     |     1|
|309   |                \OpSelect_Bits[26].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized6             |     4|
|310   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_590                                  |     1|
|311   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_591                 |     1|
|312   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_592                 |     1|
|313   |                  Op2_DFF                                                                      |MB_FDE_593                                     |     1|
|314   |                \OpSelect_Bits[27].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized4             |     4|
|315   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_586                                  |     1|
|316   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_587                 |     1|
|317   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_588                 |     1|
|318   |                  Op2_DFF                                                                      |MB_FDE_589                                     |     1|
|319   |                \OpSelect_Bits[28].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized2             |     4|
|320   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_582                                  |     1|
|321   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_583                 |     1|
|322   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_584                 |     1|
|323   |                  Op2_DFF                                                                      |MB_FDE_585                                     |     1|
|324   |                \OpSelect_Bits[29].Operand_Select_Bit_I                                        |Operand_Select_Bit_528                         |     4|
|325   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_578                                  |     1|
|326   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_579                 |     1|
|327   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_580                 |     1|
|328   |                  Op2_DFF                                                                      |MB_FDE_581                                     |     1|
|329   |                \OpSelect_Bits[2].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_529        |     4|
|330   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_574                                  |     1|
|331   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_575                 |     1|
|332   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_576                 |     1|
|333   |                  Op2_DFF                                                                      |MB_FDE_577                                     |     1|
|334   |                \OpSelect_Bits[30].Operand_Select_Bit_I                                        |Operand_Select_Bit_530                         |     5|
|335   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_570                                  |     1|
|336   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_571                 |     1|
|337   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_572                 |     2|
|338   |                  Op2_DFF                                                                      |MB_FDE_573                                     |     1|
|339   |                \OpSelect_Bits[31].Operand_Select_Bit_I                                        |Operand_Select_Bit_531                         |     4|
|340   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_566                                  |     1|
|341   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_567                 |     1|
|342   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_568                 |     1|
|343   |                  Op2_DFF                                                                      |MB_FDE_569                                     |     1|
|344   |                \OpSelect_Bits[3].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_532        |     4|
|345   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_562                                  |     1|
|346   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_563                 |     1|
|347   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_564                 |     1|
|348   |                  Op2_DFF                                                                      |MB_FDE_565                                     |     1|
|349   |                \OpSelect_Bits[4].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_533        |     4|
|350   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_558                                  |     1|
|351   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_559                 |     1|
|352   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_560                 |     1|
|353   |                  Op2_DFF                                                                      |MB_FDE_561                                     |     1|
|354   |                \OpSelect_Bits[5].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_534        |     4|
|355   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_554                                  |     1|
|356   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_555                 |     1|
|357   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_556                 |     1|
|358   |                  Op2_DFF                                                                      |MB_FDE_557                                     |     1|
|359   |                \OpSelect_Bits[6].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_535        |     4|
|360   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_550                                  |     1|
|361   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_551                 |     1|
|362   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_552                 |     1|
|363   |                  Op2_DFF                                                                      |MB_FDE_553                                     |     1|
|364   |                \OpSelect_Bits[7].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_536        |     4|
|365   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_546                                  |     1|
|366   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_547                 |     1|
|367   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_548                 |     1|
|368   |                  Op2_DFF                                                                      |MB_FDE_549                                     |     1|
|369   |                \OpSelect_Bits[8].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_537        |     4|
|370   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_542                                  |     1|
|371   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_543                 |     1|
|372   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_544                 |     1|
|373   |                  Op2_DFF                                                                      |MB_FDE_545                                     |     1|
|374   |                \OpSelect_Bits[9].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_538        |     4|
|375   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2                                      |     1|
|376   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_539                 |     1|
|377   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_540                 |     1|
|378   |                  Op2_DFF                                                                      |MB_FDE_541                                     |     1|
|379   |              PC_Module_I                                                                      |PC_Module                                      |   104|
|380   |                \Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                   |PC_Bit                                         |     6|
|381   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_508          |     1|
|382   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_509                   |     1|
|383   |                  PC_EX_DFF                                                                    |MB_FDE_510                                     |     1|
|384   |                  PC_OF_Buffer                                                                 |MB_SRL16E_511                                  |     1|
|385   |                  SUM_I                                                                        |MB_LUT4__parameterized21_512                   |     1|
|386   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_513                 |     1|
|387   |                \Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                   |PC_Bit_413                                     |     7|
|388   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_502          |     2|
|389   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_503                   |     1|
|390   |                  PC_EX_DFF                                                                    |MB_FDE_504                                     |     1|
|391   |                  PC_OF_Buffer                                                                 |MB_SRL16E_505                                  |     1|
|392   |                  SUM_I                                                                        |MB_LUT4__parameterized21_506                   |     1|
|393   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_507                 |     1|
|394   |                \Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                   |PC_Bit_414                                     |     7|
|395   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_496          |     2|
|396   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_497                   |     1|
|397   |                  PC_EX_DFF                                                                    |MB_FDE_498                                     |     1|
|398   |                  PC_OF_Buffer                                                                 |MB_SRL16E_499                                  |     1|
|399   |                  SUM_I                                                                        |MB_LUT4__parameterized21_500                   |     1|
|400   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_501                 |     1|
|401   |                \Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                   |PC_Bit_415                                     |     7|
|402   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_490          |     2|
|403   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_491                   |     1|
|404   |                  PC_EX_DFF                                                                    |MB_FDE_492                                     |     1|
|405   |                  PC_OF_Buffer                                                                 |MB_SRL16E_493                                  |     1|
|406   |                  SUM_I                                                                        |MB_LUT4__parameterized21_494                   |     1|
|407   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_495                 |     1|
|408   |                \Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                   |PC_Bit_416                                     |     7|
|409   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_484          |     2|
|410   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_485                   |     1|
|411   |                  PC_EX_DFF                                                                    |MB_FDE_486                                     |     1|
|412   |                  PC_OF_Buffer                                                                 |MB_SRL16E_487                                  |     1|
|413   |                  SUM_I                                                                        |MB_LUT4__parameterized21_488                   |     1|
|414   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_489                 |     1|
|415   |                \Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                   |PC_Bit_417                                     |     7|
|416   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_478          |     2|
|417   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_479                   |     1|
|418   |                  PC_EX_DFF                                                                    |MB_FDE_480                                     |     1|
|419   |                  PC_OF_Buffer                                                                 |MB_SRL16E_481                                  |     1|
|420   |                  SUM_I                                                                        |MB_LUT4__parameterized21_482                   |     1|
|421   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_483                 |     1|
|422   |                \Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                   |PC_Bit_418                                     |     7|
|423   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_472          |     2|
|424   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_473                   |     1|
|425   |                  PC_EX_DFF                                                                    |MB_FDE_474                                     |     1|
|426   |                  PC_OF_Buffer                                                                 |MB_SRL16E_475                                  |     1|
|427   |                  SUM_I                                                                        |MB_LUT4__parameterized21_476                   |     1|
|428   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_477                 |     1|
|429   |                \Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                   |PC_Bit_419                                     |     7|
|430   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_466          |     2|
|431   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_467                   |     1|
|432   |                  PC_EX_DFF                                                                    |MB_FDE_468                                     |     1|
|433   |                  PC_OF_Buffer                                                                 |MB_SRL16E_469                                  |     1|
|434   |                  SUM_I                                                                        |MB_LUT4__parameterized21_470                   |     1|
|435   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_471                 |     1|
|436   |                \Not_All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                   |PC_Bit_420                                     |     7|
|437   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_460          |     2|
|438   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_461                   |     1|
|439   |                  PC_EX_DFF                                                                    |MB_FDE_462                                     |     1|
|440   |                  PC_OF_Buffer                                                                 |MB_SRL16E_463                                  |     1|
|441   |                  SUM_I                                                                        |MB_LUT4__parameterized21_464                   |     1|
|442   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_465                 |     1|
|443   |                \Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                   |PC_Bit_421                                     |     7|
|444   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_454          |     2|
|445   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_455                   |     1|
|446   |                  PC_EX_DFF                                                                    |MB_FDE_456                                     |     1|
|447   |                  PC_OF_Buffer                                                                 |MB_SRL16E_457                                  |     1|
|448   |                  SUM_I                                                                        |MB_LUT4__parameterized21_458                   |     1|
|449   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_459                 |     1|
|450   |                \Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                   |PC_Bit_422                                     |     7|
|451   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_448          |     2|
|452   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_449                   |     1|
|453   |                  PC_EX_DFF                                                                    |MB_FDE_450                                     |     1|
|454   |                  PC_OF_Buffer                                                                 |MB_SRL16E_451                                  |     1|
|455   |                  SUM_I                                                                        |MB_LUT4__parameterized21_452                   |     1|
|456   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_453                 |     1|
|457   |                \Not_All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                   |PC_Bit_423                                     |     7|
|458   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_442          |     2|
|459   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_443                   |     1|
|460   |                  PC_EX_DFF                                                                    |MB_FDE_444                                     |     1|
|461   |                  PC_OF_Buffer                                                                 |MB_SRL16E_445                                  |     1|
|462   |                  SUM_I                                                                        |MB_LUT4__parameterized21_446                   |     1|
|463   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_447                 |     1|
|464   |                \Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                   |PC_Bit_424                                     |     7|
|465   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_436          |     2|
|466   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_437                   |     1|
|467   |                  PC_EX_DFF                                                                    |MB_FDE_438                                     |     1|
|468   |                  PC_OF_Buffer                                                                 |MB_SRL16E_439                                  |     1|
|469   |                  SUM_I                                                                        |MB_LUT4__parameterized21_440                   |     1|
|470   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_441                 |     1|
|471   |                \Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                   |PC_Bit_425                                     |     7|
|472   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_430          |     2|
|473   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23_431                   |     1|
|474   |                  PC_EX_DFF                                                                    |MB_FDE_432                                     |     1|
|475   |                  PC_OF_Buffer                                                                 |MB_SRL16E_433                                  |     1|
|476   |                  SUM_I                                                                        |MB_LUT4__parameterized21_434                   |     1|
|477   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_435                 |     1|
|478   |                \Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                   |PC_Bit_426                                     |     7|
|479   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_427          |     2|
|480   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized23                       |     1|
|481   |                  PC_EX_DFF                                                                    |MB_FDE                                         |     1|
|482   |                  PC_OF_Buffer                                                                 |MB_SRL16E_428                                  |     1|
|483   |                  SUM_I                                                                        |MB_LUT4__parameterized21                       |     1|
|484   |                  \Set_DFF.PC_IF_DFF                                                           |microblaze_v10_0_7_MB_FDSE_429                 |     1|
|485   |              Register_File_I                                                                  |Register_File                                  |    64|
|486   |                \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                 |Register_File_Bit                              |     2|
|487   |                  RegFile_X1                                                                   |MB_RAM32X1D_411                                |     1|
|488   |                  RegFile_X2                                                                   |MB_RAM32X1D_412                                |     1|
|489   |                \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                |Register_File_Bit_319                          |     2|
|490   |                  RegFile_X1                                                                   |MB_RAM32X1D_409                                |     1|
|491   |                  RegFile_X2                                                                   |MB_RAM32X1D_410                                |     1|
|492   |                \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                |Register_File_Bit_320                          |     2|
|493   |                  RegFile_X1                                                                   |MB_RAM32X1D_407                                |     1|
|494   |                  RegFile_X2                                                                   |MB_RAM32X1D_408                                |     1|
|495   |                \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                |Register_File_Bit_321                          |     2|
|496   |                  RegFile_X1                                                                   |MB_RAM32X1D_405                                |     1|
|497   |                  RegFile_X2                                                                   |MB_RAM32X1D_406                                |     1|
|498   |                \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                |Register_File_Bit_322                          |     2|
|499   |                  RegFile_X1                                                                   |MB_RAM32X1D_403                                |     1|
|500   |                  RegFile_X2                                                                   |MB_RAM32X1D_404                                |     1|
|501   |                \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                |Register_File_Bit_323                          |     2|
|502   |                  RegFile_X1                                                                   |MB_RAM32X1D_401                                |     1|
|503   |                  RegFile_X2                                                                   |MB_RAM32X1D_402                                |     1|
|504   |                \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                |Register_File_Bit_324                          |     2|
|505   |                  RegFile_X1                                                                   |MB_RAM32X1D_399                                |     1|
|506   |                  RegFile_X2                                                                   |MB_RAM32X1D_400                                |     1|
|507   |                \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                |Register_File_Bit_325                          |     2|
|508   |                  RegFile_X1                                                                   |MB_RAM32X1D_397                                |     1|
|509   |                  RegFile_X2                                                                   |MB_RAM32X1D_398                                |     1|
|510   |                \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                |Register_File_Bit_326                          |     2|
|511   |                  RegFile_X1                                                                   |MB_RAM32X1D_395                                |     1|
|512   |                  RegFile_X2                                                                   |MB_RAM32X1D_396                                |     1|
|513   |                \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                |Register_File_Bit_327                          |     2|
|514   |                  RegFile_X1                                                                   |MB_RAM32X1D_393                                |     1|
|515   |                  RegFile_X2                                                                   |MB_RAM32X1D_394                                |     1|
|516   |                \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                |Register_File_Bit_328                          |     2|
|517   |                  RegFile_X1                                                                   |MB_RAM32X1D_391                                |     1|
|518   |                  RegFile_X2                                                                   |MB_RAM32X1D_392                                |     1|
|519   |                \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                 |Register_File_Bit_329                          |     2|
|520   |                  RegFile_X1                                                                   |MB_RAM32X1D_389                                |     1|
|521   |                  RegFile_X2                                                                   |MB_RAM32X1D_390                                |     1|
|522   |                \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                |Register_File_Bit_330                          |     2|
|523   |                  RegFile_X1                                                                   |MB_RAM32X1D_387                                |     1|
|524   |                  RegFile_X2                                                                   |MB_RAM32X1D_388                                |     1|
|525   |                \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                |Register_File_Bit_331                          |     2|
|526   |                  RegFile_X1                                                                   |MB_RAM32X1D_385                                |     1|
|527   |                  RegFile_X2                                                                   |MB_RAM32X1D_386                                |     1|
|528   |                \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                |Register_File_Bit_332                          |     2|
|529   |                  RegFile_X1                                                                   |MB_RAM32X1D_383                                |     1|
|530   |                  RegFile_X2                                                                   |MB_RAM32X1D_384                                |     1|
|531   |                \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                |Register_File_Bit_333                          |     2|
|532   |                  RegFile_X1                                                                   |MB_RAM32X1D_381                                |     1|
|533   |                  RegFile_X2                                                                   |MB_RAM32X1D_382                                |     1|
|534   |                \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                |Register_File_Bit_334                          |     2|
|535   |                  RegFile_X1                                                                   |MB_RAM32X1D_379                                |     1|
|536   |                  RegFile_X2                                                                   |MB_RAM32X1D_380                                |     1|
|537   |                \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                |Register_File_Bit_335                          |     2|
|538   |                  RegFile_X1                                                                   |MB_RAM32X1D_377                                |     1|
|539   |                  RegFile_X2                                                                   |MB_RAM32X1D_378                                |     1|
|540   |                \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                |Register_File_Bit_336                          |     2|
|541   |                  RegFile_X1                                                                   |MB_RAM32X1D_375                                |     1|
|542   |                  RegFile_X2                                                                   |MB_RAM32X1D_376                                |     1|
|543   |                \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                |Register_File_Bit_337                          |     2|
|544   |                  RegFile_X1                                                                   |MB_RAM32X1D_373                                |     1|
|545   |                  RegFile_X2                                                                   |MB_RAM32X1D_374                                |     1|
|546   |                \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                |Register_File_Bit_338                          |     2|
|547   |                  RegFile_X1                                                                   |MB_RAM32X1D_371                                |     1|
|548   |                  RegFile_X2                                                                   |MB_RAM32X1D_372                                |     1|
|549   |                \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                |Register_File_Bit_339                          |     2|
|550   |                  RegFile_X1                                                                   |MB_RAM32X1D_369                                |     1|
|551   |                  RegFile_X2                                                                   |MB_RAM32X1D_370                                |     1|
|552   |                \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                 |Register_File_Bit_340                          |     2|
|553   |                  RegFile_X1                                                                   |MB_RAM32X1D_367                                |     1|
|554   |                  RegFile_X2                                                                   |MB_RAM32X1D_368                                |     1|
|555   |                \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                |Register_File_Bit_341                          |     2|
|556   |                  RegFile_X1                                                                   |MB_RAM32X1D_365                                |     1|
|557   |                  RegFile_X2                                                                   |MB_RAM32X1D_366                                |     1|
|558   |                \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                |Register_File_Bit_342                          |     2|
|559   |                  RegFile_X1                                                                   |MB_RAM32X1D_363                                |     1|
|560   |                  RegFile_X2                                                                   |MB_RAM32X1D_364                                |     1|
|561   |                \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                 |Register_File_Bit_343                          |     2|
|562   |                  RegFile_X1                                                                   |MB_RAM32X1D_361                                |     1|
|563   |                  RegFile_X2                                                                   |MB_RAM32X1D_362                                |     1|
|564   |                \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                 |Register_File_Bit_344                          |     2|
|565   |                  RegFile_X1                                                                   |MB_RAM32X1D_359                                |     1|
|566   |                  RegFile_X2                                                                   |MB_RAM32X1D_360                                |     1|
|567   |                \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                 |Register_File_Bit_345                          |     2|
|568   |                  RegFile_X1                                                                   |MB_RAM32X1D_357                                |     1|
|569   |                  RegFile_X2                                                                   |MB_RAM32X1D_358                                |     1|
|570   |                \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                 |Register_File_Bit_346                          |     2|
|571   |                  RegFile_X1                                                                   |MB_RAM32X1D_355                                |     1|
|572   |                  RegFile_X2                                                                   |MB_RAM32X1D_356                                |     1|
|573   |                \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                 |Register_File_Bit_347                          |     2|
|574   |                  RegFile_X1                                                                   |MB_RAM32X1D_353                                |     1|
|575   |                  RegFile_X2                                                                   |MB_RAM32X1D_354                                |     1|
|576   |                \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                 |Register_File_Bit_348                          |     2|
|577   |                  RegFile_X1                                                                   |MB_RAM32X1D_351                                |     1|
|578   |                  RegFile_X2                                                                   |MB_RAM32X1D_352                                |     1|
|579   |                \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                 |Register_File_Bit_349                          |     2|
|580   |                  RegFile_X1                                                                   |MB_RAM32X1D                                    |     1|
|581   |                  RegFile_X2                                                                   |MB_RAM32X1D_350                                |     1|
|582   |              Result_Mux_I                                                                     |Result_Mux                                     |    98|
|583   |                \Result_Mux_Bits[0].Result_Mux_Bit_I                                           |Result_Mux_Bit                                 |     3|
|584   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_316 |     1|
|585   |                  EX_Result_DFF                                                                |MB_FD_317                                      |     1|
|586   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_318                   |     1|
|587   |                \Result_Mux_Bits[10].Result_Mux_Bit_I                                          |Result_Mux_Bit_195                             |     3|
|588   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_313 |     1|
|589   |                  EX_Result_DFF                                                                |MB_FD_314                                      |     1|
|590   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_315                   |     1|
|591   |                \Result_Mux_Bits[11].Result_Mux_Bit_I                                          |Result_Mux_Bit_196                             |     3|
|592   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_310 |     1|
|593   |                  EX_Result_DFF                                                                |MB_FD_311                                      |     1|
|594   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_312                   |     1|
|595   |                \Result_Mux_Bits[12].Result_Mux_Bit_I                                          |Result_Mux_Bit_197                             |     3|
|596   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_307 |     1|
|597   |                  EX_Result_DFF                                                                |MB_FD_308                                      |     1|
|598   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_309                   |     1|
|599   |                \Result_Mux_Bits[13].Result_Mux_Bit_I                                          |Result_Mux_Bit_198                             |     3|
|600   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_304 |     1|
|601   |                  EX_Result_DFF                                                                |MB_FD_305                                      |     1|
|602   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_306                   |     1|
|603   |                \Result_Mux_Bits[14].Result_Mux_Bit_I                                          |Result_Mux_Bit_199                             |     3|
|604   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_301 |     1|
|605   |                  EX_Result_DFF                                                                |MB_FD_302                                      |     1|
|606   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_303                   |     1|
|607   |                \Result_Mux_Bits[15].Result_Mux_Bit_I                                          |Result_Mux_Bit_200                             |     3|
|608   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_298 |     1|
|609   |                  EX_Result_DFF                                                                |MB_FD_299                                      |     1|
|610   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_300                   |     1|
|611   |                \Result_Mux_Bits[16].Result_Mux_Bit_I                                          |Result_Mux_Bit_201                             |     3|
|612   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_295 |     1|
|613   |                  EX_Result_DFF                                                                |MB_FD_296                                      |     1|
|614   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_297                   |     1|
|615   |                \Result_Mux_Bits[17].Result_Mux_Bit_I                                          |Result_Mux_Bit_202                             |     3|
|616   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_292 |     1|
|617   |                  EX_Result_DFF                                                                |MB_FD_293                                      |     1|
|618   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_294                   |     1|
|619   |                \Result_Mux_Bits[18].Result_Mux_Bit_I                                          |Result_Mux_Bit_203                             |     3|
|620   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_289 |     1|
|621   |                  EX_Result_DFF                                                                |MB_FD_290                                      |     1|
|622   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_291                   |     1|
|623   |                \Result_Mux_Bits[19].Result_Mux_Bit_I                                          |Result_Mux_Bit_204                             |     3|
|624   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_286 |     1|
|625   |                  EX_Result_DFF                                                                |MB_FD_287                                      |     1|
|626   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_288                   |     1|
|627   |                \Result_Mux_Bits[1].Result_Mux_Bit_I                                           |Result_Mux_Bit_205                             |     3|
|628   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_283 |     1|
|629   |                  EX_Result_DFF                                                                |MB_FD_284                                      |     1|
|630   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_285                   |     1|
|631   |                \Result_Mux_Bits[20].Result_Mux_Bit_I                                          |Result_Mux_Bit_206                             |     3|
|632   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_280 |     1|
|633   |                  EX_Result_DFF                                                                |MB_FD_281                                      |     1|
|634   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_282                   |     1|
|635   |                \Result_Mux_Bits[21].Result_Mux_Bit_I                                          |Result_Mux_Bit_207                             |     3|
|636   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_277 |     1|
|637   |                  EX_Result_DFF                                                                |MB_FD_278                                      |     1|
|638   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_279                   |     1|
|639   |                \Result_Mux_Bits[22].Result_Mux_Bit_I                                          |Result_Mux_Bit_208                             |     3|
|640   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_274 |     1|
|641   |                  EX_Result_DFF                                                                |MB_FD_275                                      |     1|
|642   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_276                   |     1|
|643   |                \Result_Mux_Bits[23].Result_Mux_Bit_I                                          |Result_Mux_Bit_209                             |     3|
|644   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_271 |     1|
|645   |                  EX_Result_DFF                                                                |MB_FD_272                                      |     1|
|646   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_273                   |     1|
|647   |                \Result_Mux_Bits[24].Result_Mux_Bit_I                                          |Result_Mux_Bit_210                             |     3|
|648   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_268 |     1|
|649   |                  EX_Result_DFF                                                                |MB_FD_269                                      |     1|
|650   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_270                   |     1|
|651   |                \Result_Mux_Bits[25].Result_Mux_Bit_I                                          |Result_Mux_Bit_211                             |     3|
|652   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_265 |     1|
|653   |                  EX_Result_DFF                                                                |MB_FD_266                                      |     1|
|654   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_267                   |     1|
|655   |                \Result_Mux_Bits[26].Result_Mux_Bit_I                                          |Result_Mux_Bit_212                             |     3|
|656   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_262 |     1|
|657   |                  EX_Result_DFF                                                                |MB_FD_263                                      |     1|
|658   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_264                   |     1|
|659   |                \Result_Mux_Bits[27].Result_Mux_Bit_I                                          |Result_Mux_Bit_213                             |     3|
|660   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_259 |     1|
|661   |                  EX_Result_DFF                                                                |MB_FD_260                                      |     1|
|662   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_261                   |     1|
|663   |                \Result_Mux_Bits[28].Result_Mux_Bit_I                                          |Result_Mux_Bit_214                             |     3|
|664   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_256 |     1|
|665   |                  EX_Result_DFF                                                                |MB_FD_257                                      |     1|
|666   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_258                   |     1|
|667   |                \Result_Mux_Bits[29].Result_Mux_Bit_I                                          |Result_Mux_Bit_215                             |     3|
|668   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_253 |     1|
|669   |                  EX_Result_DFF                                                                |MB_FD_254                                      |     1|
|670   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_255                   |     1|
|671   |                \Result_Mux_Bits[2].Result_Mux_Bit_I                                           |Result_Mux_Bit_216                             |     3|
|672   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_250 |     1|
|673   |                  EX_Result_DFF                                                                |MB_FD_251                                      |     1|
|674   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_252                   |     1|
|675   |                \Result_Mux_Bits[30].Result_Mux_Bit_I                                          |Result_Mux_Bit_217                             |     3|
|676   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_247 |     1|
|677   |                  EX_Result_DFF                                                                |MB_FD_248                                      |     1|
|678   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_249                   |     1|
|679   |                \Result_Mux_Bits[31].Result_Mux_Bit_I                                          |Result_Mux_Bit_218                             |     3|
|680   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_244 |     1|
|681   |                  EX_Result_DFF                                                                |MB_FD_245                                      |     1|
|682   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_246                   |     1|
|683   |                \Result_Mux_Bits[3].Result_Mux_Bit_I                                           |Result_Mux_Bit_219                             |     3|
|684   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_241 |     1|
|685   |                  EX_Result_DFF                                                                |MB_FD_242                                      |     1|
|686   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_243                   |     1|
|687   |                \Result_Mux_Bits[4].Result_Mux_Bit_I                                           |Result_Mux_Bit_220                             |     3|
|688   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_238 |     1|
|689   |                  EX_Result_DFF                                                                |MB_FD_239                                      |     1|
|690   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_240                   |     1|
|691   |                \Result_Mux_Bits[5].Result_Mux_Bit_I                                           |Result_Mux_Bit_221                             |     3|
|692   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_235 |     1|
|693   |                  EX_Result_DFF                                                                |MB_FD_236                                      |     1|
|694   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_237                   |     1|
|695   |                \Result_Mux_Bits[6].Result_Mux_Bit_I                                           |Result_Mux_Bit_222                             |     3|
|696   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_232 |     1|
|697   |                  EX_Result_DFF                                                                |MB_FD_233                                      |     1|
|698   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_234                   |     1|
|699   |                \Result_Mux_Bits[7].Result_Mux_Bit_I                                           |Result_Mux_Bit_223                             |     3|
|700   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_229 |     1|
|701   |                  EX_Result_DFF                                                                |MB_FD_230                                      |     1|
|702   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_231                   |     1|
|703   |                \Result_Mux_Bits[8].Result_Mux_Bit_I                                           |Result_Mux_Bit_224                             |     3|
|704   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_226 |     1|
|705   |                  EX_Result_DFF                                                                |MB_FD_227                                      |     1|
|706   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19_228                   |     1|
|707   |                \Result_Mux_Bits[9].Result_Mux_Bit_I                                           |Result_Mux_Bit_225                             |     3|
|708   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0     |     1|
|709   |                  EX_Result_DFF                                                                |MB_FD                                          |     1|
|710   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized19                       |     1|
|711   |              Shift_Logic_Module_I                                                             |Shift_Logic_Module                             |    98|
|712   |                \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                         |Shift_Logic_Bit                                |     3|
|713   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_192                   |     1|
|714   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_193                   |     1|
|715   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_194                |     1|
|716   |                \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_71                             |     3|
|717   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_189                   |     1|
|718   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_190                   |     1|
|719   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_191                |     1|
|720   |                \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_72                             |     3|
|721   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_186                   |     1|
|722   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_187                   |     1|
|723   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_188                |     1|
|724   |                \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_73                             |     3|
|725   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_183                   |     1|
|726   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_184                   |     1|
|727   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_185                |     1|
|728   |                \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_74                             |     3|
|729   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_180                   |     1|
|730   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_181                   |     1|
|731   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_182                |     1|
|732   |                \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_75                             |     3|
|733   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_177                   |     1|
|734   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_178                   |     1|
|735   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_179                |     1|
|736   |                \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_76                             |     3|
|737   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_174                   |     1|
|738   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_175                   |     1|
|739   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_176                |     1|
|740   |                \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_77                             |     3|
|741   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_171                   |     1|
|742   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_172                   |     1|
|743   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_173                |     1|
|744   |                \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_78                             |     3|
|745   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_168                   |     1|
|746   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_169                   |     1|
|747   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_170                |     1|
|748   |                \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_79                             |     3|
|749   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_165                   |     1|
|750   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_166                   |     1|
|751   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_167                |     1|
|752   |                \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_80                             |     3|
|753   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_162                   |     1|
|754   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_163                   |     1|
|755   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_164                |     1|
|756   |                \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_81                             |     3|
|757   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_159                   |     1|
|758   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_160                   |     1|
|759   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_161                |     1|
|760   |                \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_82                             |     3|
|761   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_156                   |     1|
|762   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_157                   |     1|
|763   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_158                |     1|
|764   |                \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_83                             |     3|
|765   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_153                   |     1|
|766   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_154                   |     1|
|767   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_155                |     1|
|768   |                \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_84                             |     3|
|769   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_150                   |     1|
|770   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_151                   |     1|
|771   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_152                |     1|
|772   |                \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_85                             |     3|
|773   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_147                   |     1|
|774   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_148                   |     1|
|775   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_149                |     1|
|776   |                \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_86                             |     3|
|777   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_144                   |     1|
|778   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_145                   |     1|
|779   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_146                |     1|
|780   |                \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_87                             |     3|
|781   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_141                   |     1|
|782   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_142                   |     1|
|783   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_143                |     1|
|784   |                \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_88                             |     3|
|785   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_138                   |     1|
|786   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_139                   |     1|
|787   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_140                |     1|
|788   |                \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_89                             |     3|
|789   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_135                   |     1|
|790   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_136                   |     1|
|791   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_137                |     1|
|792   |                \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_90                             |     3|
|793   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_132                   |     1|
|794   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_133                   |     1|
|795   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_134                |     1|
|796   |                \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_91                             |     3|
|797   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_129                   |     1|
|798   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_130                   |     1|
|799   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_131                |     1|
|800   |                \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_92                             |     3|
|801   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_126                   |     1|
|802   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_127                   |     1|
|803   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_128                |     1|
|804   |                \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_93                             |     3|
|805   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_123                   |     1|
|806   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_124                   |     1|
|807   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_125                |     1|
|808   |                \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_94                             |     3|
|809   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_120                   |     1|
|810   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_121                   |     1|
|811   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_122                |     1|
|812   |                \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_95                             |     3|
|813   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_117                   |     1|
|814   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_118                   |     1|
|815   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_119                |     1|
|816   |                \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_96                             |     3|
|817   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_114                   |     1|
|818   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_115                   |     1|
|819   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_116                |     1|
|820   |                \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_97                             |     3|
|821   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_111                   |     1|
|822   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_112                   |     1|
|823   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_113                |     1|
|824   |                \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_98                             |     3|
|825   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_108                   |     1|
|826   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_109                   |     1|
|827   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_110                |     1|
|828   |                \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_99                             |     3|
|829   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_105                   |     1|
|830   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_106                   |     1|
|831   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_107                |     1|
|832   |                \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_100                            |     3|
|833   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_102                   |     1|
|834   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_103                   |     1|
|835   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_104                |     1|
|836   |                \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_101                            |     3|
|837   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15                       |     1|
|838   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17                       |     1|
|839   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7                    |     1|
|840   |              Zero_Detect_I                                                                    |Zero_Detect                                    |    12|
|841   |                Part_Of_Zero_Carry_Start                                                       |microblaze_v10_0_7_MB_MUXCY_64                 |     1|
|842   |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_65                 |     1|
|843   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_66                 |     1|
|844   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_67                 |     1|
|845   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_68                 |     1|
|846   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_69                 |     1|
|847   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_70                 |     1|
|848   |            Decode_I                                                                           |Decode                                         |   342|
|849   |              PreFetch_Buffer_I                                                                |PreFetch_Buffer                                |   152|
|850   |                \Buffer_DFFs[1].FDS_I                                                          |MB_FDS                                         |     3|
|851   |                \Buffer_DFFs[1].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY              |     1|
|852   |                \Buffer_DFFs[2].FDS_I                                                          |MB_FDS_29                                      |     1|
|853   |                \Buffer_DFFs[2].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_30           |     2|
|854   |                \Buffer_DFFs[3].FDS_I                                                          |MB_FDS_31                                      |     1|
|855   |                \Buffer_DFFs[3].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_32           |     2|
|856   |                \PreFetch_Buffers[0].SRL16E_I                                                  |MB_SRL16E                                      |    38|
|857   |                \PreFetch_Buffers[10].SRL16E_I                                                 |MB_SRL16E_33                                   |     1|
|858   |                \PreFetch_Buffers[11].SRL16E_I                                                 |MB_SRL16E_34                                   |     4|
|859   |                \PreFetch_Buffers[12].SRL16E_I                                                 |MB_SRL16E_35                                   |     2|
|860   |                \PreFetch_Buffers[13].SRL16E_I                                                 |MB_SRL16E_36                                   |     2|
|861   |                \PreFetch_Buffers[14].SRL16E_I                                                 |MB_SRL16E_37                                   |     1|
|862   |                \PreFetch_Buffers[15].SRL16E_I                                                 |MB_SRL16E_38                                   |     1|
|863   |                \PreFetch_Buffers[16].SRL16E_I                                                 |MB_SRL16E_39                                   |    17|
|864   |                \PreFetch_Buffers[17].SRL16E_I                                                 |MB_SRL16E_40                                   |     1|
|865   |                \PreFetch_Buffers[18].SRL16E_I                                                 |MB_SRL16E_41                                   |     1|
|866   |                \PreFetch_Buffers[19].SRL16E_I                                                 |MB_SRL16E_42                                   |     1|
|867   |                \PreFetch_Buffers[1].SRL16E_I                                                  |MB_SRL16E_43                                   |     5|
|868   |                \PreFetch_Buffers[20].SRL16E_I                                                 |MB_SRL16E_44                                   |     1|
|869   |                \PreFetch_Buffers[21].SRL16E_I                                                 |MB_SRL16E_45                                   |     1|
|870   |                \PreFetch_Buffers[22].SRL16E_I                                                 |MB_SRL16E_46                                   |     1|
|871   |                \PreFetch_Buffers[23].SRL16E_I                                                 |MB_SRL16E_47                                   |     1|
|872   |                \PreFetch_Buffers[24].SRL16E_I                                                 |MB_SRL16E_48                                   |     1|
|873   |                \PreFetch_Buffers[25].SRL16E_I                                                 |MB_SRL16E_49                                   |     4|
|874   |                \PreFetch_Buffers[26].SRL16E_I                                                 |MB_SRL16E_50                                   |     1|
|875   |                \PreFetch_Buffers[27].SRL16E_I                                                 |MB_SRL16E_51                                   |     1|
|876   |                \PreFetch_Buffers[28].SRL16E_I                                                 |MB_SRL16E_52                                   |     2|
|877   |                \PreFetch_Buffers[29].SRL16E_I                                                 |MB_SRL16E_53                                   |     1|
|878   |                \PreFetch_Buffers[2].SRL16E_I                                                  |MB_SRL16E_54                                   |     2|
|879   |                \PreFetch_Buffers[30].SRL16E_I                                                 |MB_SRL16E_55                                   |     1|
|880   |                \PreFetch_Buffers[31].SRL16E_I                                                 |MB_SRL16E_56                                   |     2|
|881   |                \PreFetch_Buffers[3].SRL16E_I                                                  |MB_SRL16E_57                                   |     7|
|882   |                \PreFetch_Buffers[4].SRL16E_I                                                  |MB_SRL16E_58                                   |    16|
|883   |                \PreFetch_Buffers[5].SRL16E_I                                                  |MB_SRL16E_59                                   |    12|
|884   |                \PreFetch_Buffers[6].SRL16E_I                                                  |MB_SRL16E_60                                   |     2|
|885   |                \PreFetch_Buffers[7].SRL16E_I                                                  |MB_SRL16E_61                                   |     1|
|886   |                \PreFetch_Buffers[8].SRL16E_I                                                  |MB_SRL16E_62                                   |     1|
|887   |                \PreFetch_Buffers[9].SRL16E_I                                                  |MB_SRL16E_63                                   |     3|
|888   |                of_valid_FDR_I                                                                 |microblaze_v10_0_7_MB_FDR                      |     6|
|889   |              \Using_FPGA.ALU_Carry_FDRE                                                       |microblaze_v10_0_7_MB_FDRE                     |     1|
|890   |              \Using_FPGA.ALU_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY                    |     1|
|891   |              \Using_FPGA.ALU_OP0_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_3                   |     1|
|892   |              \Using_FPGA.ALU_OP1_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_4                   |     1|
|893   |              \Using_FPGA.Correct_Carry_MUXCY                                                  |microblaze_v10_0_7_MB_MUXCY_5                  |     3|
|894   |              \Using_FPGA.Force1_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_6                   |     1|
|895   |              \Using_FPGA.Force2_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_7                   |     1|
|896   |              \Using_FPGA.Force_Val1_FDRE                                                      |microblaze_v10_0_7_MB_FDRE_8                   |     1|
|897   |              \Using_FPGA.Force_Val2_FDRSE                                                     |MB_FDRSE                                       |     1|
|898   |              \Using_FPGA.I_correct_Carry_Select                                               |MB_LUT4__parameterized9                        |     1|
|899   |              \Using_FPGA.Intr_Carry_MUXCY                                                     |microblaze_v10_0_7_MB_MUXCY_9                  |     1|
|900   |              \Using_FPGA.MULT_AND_I                                                           |microblaze_v10_0_7_MB_MULT_AND                 |     1|
|901   |              \Using_FPGA.MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_7_MB_MUXCY_10                 |     1|
|902   |              \Using_FPGA.MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_7_MB_MUXCY_11                 |     2|
|903   |              \Using_FPGA.MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_7_MB_MUXCY_12                 |     8|
|904   |              \Using_FPGA.New_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY_13                 |     2|
|905   |              \Using_FPGA.OpSel1_SPR_Select_LUT_1                                              |MB_LUT4__parameterized1                        |     1|
|906   |              \Using_FPGA.OpSel1_SPR_Select_LUT_2                                              |MB_LUT4__parameterized3                        |     1|
|907   |              \Using_FPGA.OpSel1_SPR_Select_LUT_3                                              |microblaze_v10_0_7_MB_LUT3                     |     1|
|908   |              \Using_FPGA.OpSel1_SPR_Select_LUT_4                                              |microblaze_v10_0_7_MB_LUT3__parameterized0     |     1|
|909   |              \Using_FPGA.Reg_Test_Equal_FDSE                                                  |microblaze_v10_0_7_MB_FDSE                     |     1|
|910   |              \Using_FPGA.Reg_Test_Equal_N_FDRE                                                |microblaze_v10_0_7_MB_FDRE_14                  |     1|
|911   |              \Using_FPGA.Res_Forward1_LUT1                                                    |MB_LUT4__parameterized5                        |     1|
|912   |              \Using_FPGA.Res_Forward1_LUT2                                                    |MB_LUT4__parameterized5_15                     |     1|
|913   |              \Using_FPGA.Res_Forward1_LUT3                                                    |microblaze_v10_0_7_MB_LUT3__parameterized1     |     1|
|914   |              \Using_FPGA.Res_Forward1_LUT4                                                    |MB_LUT4__parameterized7                        |     1|
|915   |              \Using_FPGA.Res_Forward2_LUT1                                                    |MB_LUT4__parameterized5_16                     |     1|
|916   |              \Using_FPGA.Res_Forward2_LUT2                                                    |MB_LUT4__parameterized5_17                     |     1|
|917   |              \Using_FPGA.Res_Forward2_LUT3                                                    |microblaze_v10_0_7_MB_LUT3__parameterized1_18  |     1|
|918   |              \Using_FPGA.Res_Forward2_LUT4                                                    |MB_LUT4__parameterized7_19                     |     1|
|919   |              \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                  |microblaze_v10_0_7_MB_FDRE_20                  |     1|
|920   |              \Using_FPGA.Use_Reg_Neg_S_FDRE                                                   |microblaze_v10_0_7_MB_FDRE_21                  |     1|
|921   |              \Using_FPGA.clean_iReady_MuxCY                                                   |microblaze_v10_0_7_MB_MUXCY_22                 |     1|
|922   |              \Using_FPGA.force_di1_LUT3                                                       |microblaze_v10_0_7_MB_LUT3__parameterized2     |     1|
|923   |              \Using_FPGA.force_di2_LUT4                                                       |MB_LUT4__parameterized11                       |     1|
|924   |              \Using_FPGA.force_jump1_LUT3                                                     |microblaze_v10_0_7_MB_LUT3__parameterized2_23  |     1|
|925   |              \Using_FPGA.force_jump2_LUT4                                                     |MB_LUT4__parameterized3_24                     |     1|
|926   |              \Using_FPGA.iFetch_MuxCY_1                                                       |microblaze_v10_0_7_MB_MUXCY_25                 |     1|
|927   |              \Using_FPGA.iFetch_MuxCY_2                                                       |microblaze_v10_0_7_MB_MUXCY_26                 |     6|
|928   |              \Using_FPGA.iFetch_MuxCY_3                                                       |microblaze_v10_0_7_MB_MUXCY_27                 |     2|
|929   |              \Using_FPGA.of_PipeRun_MuxCY_1                                                   |microblaze_v10_0_7_MB_MUXCY_28                 |    13|
|930   |              \Using_FPGA.of_PipeRun_Select_LUT5                                               |MB_LUT5                                        |     1|
|931   |              \Using_FPGA.of_PipeRun_without_dready_LUT5                                       |MB_LUT5__parameterized1                        |     1|
|932   |              write_Reg_I_LUT                                                                  |MB_LUT4                                        |     2|
|933   |          Reset_DFF                                                                            |microblaze_v10_0_7_mb_sync_bit                 |     3|
|934   |          \Using_Async_Wakeup_0.Wakeup_DFF                                                     |microblaze_v10_0_7_mb_sync_bit_1               |     2|
|935   |          \Using_Async_Wakeup_1.Wakeup_DFF                                                     |microblaze_v10_0_7_mb_sync_bit_2               |     3|
|936   |    rst_0                                                                                      |bd_3914_rst_0_0                                |    66|
|937   |      U0                                                                                       |proc_sys_reset                                 |    66|
|938   |        EXT_LPF                                                                                |lpf                                            |    23|
|939   |          \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                          |cdc_sync                                       |     6|
|940   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync_0                                     |     6|
|941   |        SEQ                                                                                    |sequence_psr                                   |    38|
|942   |          SEQ_COUNTER                                                                          |upcnt_n                                        |    13|
+------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:42 ; elapsed = 00:04:02 . Memory (MB): peak = 914.207 ; gain = 622.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11784 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:03:40 . Memory (MB): peak = 914.207 ; gain = 483.289
Synthesis Optimization Complete : Time (s): cpu = 00:03:42 ; elapsed = 00:04:02 . Memory (MB): peak = 914.207 ; gain = 622.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'cpu'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 261 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 9 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
458 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:47 ; elapsed = 00:04:08 . Memory (MB): peak = 914.207 ; gain = 632.195
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/cpu.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.srcs/sources_1/ip/cpu/cpu.xci
INFO: [Coretcl 2-1174] Renamed 941 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/runne/Desktop/Soc_FPGA/nexys4_sv_vanilla/nexys4_sv_vanilla.runs/cpu_synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 914.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 20 20:27:53 2018...
