# do ReciprocalLUT.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 22:47:49 on Dec 06,2025
# vlog ReciprocalLUT_tb.sv ReciprocalLUT.sv 
# -- Compiling module testbench
# -- Compiling module ReciprocalLUT
# 
# Top level modules:
# 	testbench
# End time: 22:47:49 on Dec 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vopt 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 22:47:49 on Dec 06,2025
# vopt "+acc" work.testbench -o workopt 
# 
# Top level modules:
# 	testbench
# 
# Analyzing design...
# -- Loading module testbench
# -- Loading module ReciprocalLUT
# Incremental compilation check found no design-units have changed.
# Optimized design name is workopt
# End time: 22:47:49 on Dec 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim workopt 
# Start time: 22:47:49 on Dec 06,2025
# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.ReciprocalLUT(fast)
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 1  Process: /testbench/dut1/#implicit#priority__14 File: ReciprocalLUT.sv Line: 14
# || Output |         16 tests completed with          0 errors ||
# ** Note: $stop    : ReciprocalLUT_tb.sv(51)
#    Time: 175 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ReciprocalLUT_tb.sv line 51
# Stopped at ReciprocalLUT_tb.sv line 51
