INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sources_1/new/counter controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Eastonco/Documents/EE214/assignment8.5/assignment8.5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
