set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/vscode/.ciel/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/vscode/.ciel/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/spm"
set ::env(DESIGN_NAME) "spm"
set ::env(VERILOG_FILES) "/openlane/designs/spm/src/spm.v"
set ::env(CLOCK_PERIOD) "10"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_NET) "clk"
set ::env(FP_PDN_VOFFSET) "7"
set ::env(FP_PDN_HOFFSET) "7"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/spm/pin_order.cfg"
set ::env(FP_PDN_SKIPTRIM) "1"
set ::env(FP_CORE_UTIL) "45"
