{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736174591457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736174591457 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_rgb_char EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"lcd_rgb_char\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736174591476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736174591523 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736174591523 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736174591603 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736174591835 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736174591835 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736174591835 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736174591835 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174591842 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174591842 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174591842 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174591842 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736174591842 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736174591842 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736174591845 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1736174591862 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_rgb_char.sdc " "Synopsys Design Constraints File file not found: 'lcd_rgb_char.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736174592272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736174592272 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736174592286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736174592286 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736174592286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\|clk_12_5m " "Destination node lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\|clk_12_5m" {  } { { "../rtl/LCD/clk_div.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/clk_div.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[9\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[9\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[8\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[8\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[14\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[14\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[12\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[12\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[3\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[3\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[13\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[13\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[4\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[4\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[6\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[6\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[1\] " "Destination node lcd_rgb_char:u_lcd_rgb_char\|rd_id:u_rd_id\|lcd_id\[1\]" {  } { { "../rtl/LCD/rd_id.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/rd_id.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1736174592386 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736174592386 ""}  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736174592386 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\|Selector0  " "Automatically promoted node lcd_rgb_char:u_lcd_rgb_char\|clk_div:u_clk_div\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736174592387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_clk~output " "Destination node lcd_clk~output" {  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592387 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736174592387 ""}  } { { "../rtl/LCD/clk_div.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/LCD/clk_div.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736174592387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk  " "Automatically promoted node seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736174592387 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk~0 " "Destination node seg_led_top:u_seg_led_top\|seg_led:u_seg_led\|dri_clk~0" {  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736174592387 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736174592387 ""}  } { { "../rtl/SEG_LED/seg_led.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/SEG_LED/seg_led.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736174592387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736174592387 ""}  } { { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 4125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736174592387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736174592595 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736174592595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736174592595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736174592598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736174592600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736174592602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736174592602 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736174592603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736174592647 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736174592647 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736174592647 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174592685 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736174592691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736174593089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174593274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736174593288 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736174595707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174595707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736174596002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736174596712 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736174596712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736174597665 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736174597665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174597669 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736174597758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736174597768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736174597930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736174597930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736174598156 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736174598518 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1736174598698 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "23 Cyclone IV E " "23 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[0\] 3.3-V LVCMOS T6 " "Pin lcd_rgb\[0\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[0] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[0\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[1\] 3.3-V LVCMOS R5 " "Pin lcd_rgb\[1\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[1] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[1\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[2\] 3.3-V LVCMOS T5 " "Pin lcd_rgb\[2\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[2] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[2\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[3\] 3.3-V LVCMOS R4 " "Pin lcd_rgb\[3\] uses I/O standard 3.3-V LVCMOS at R4" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[3] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[3\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[4\] 3.3-V LVCMOS T4 " "Pin lcd_rgb\[4\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[4] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[4\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[5\] 3.3-V LVCMOS T9 " "Pin lcd_rgb\[5\] uses I/O standard 3.3-V LVCMOS at T9" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[5] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[5\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[6\] 3.3-V LVCMOS R8 " "Pin lcd_rgb\[6\] uses I/O standard 3.3-V LVCMOS at R8" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[6] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[6\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[7\] 3.3-V LVCMOS T8 " "Pin lcd_rgb\[7\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[7] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[7\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[8\] 3.3-V LVCMOS R7 " "Pin lcd_rgb\[8\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[8] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[8\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[9\] 3.3-V LVCMOS T7 " "Pin lcd_rgb\[9\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[9] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[9\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[10\] 3.3-V LVCMOS R6 " "Pin lcd_rgb\[10\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[10] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[10\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[11\] 3.3-V LVCMOS R11 " "Pin lcd_rgb\[11\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[11] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[11\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[12\] 3.3-V LVCMOS T11 " "Pin lcd_rgb\[12\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[12] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[12\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[13\] 3.3-V LVCMOS R10 " "Pin lcd_rgb\[13\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[13] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[13\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[14\] 3.3-V LVCMOS T10 " "Pin lcd_rgb\[14\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[14] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[14\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lcd_rgb\[15\] 3.3-V LVCMOS R9 " "Pin lcd_rgb\[15\] uses I/O standard 3.3-V LVCMOS at R9" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { lcd_rgb[15] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rgb\[15\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS M2 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at M2" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS M1 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[0\] 3.3-V LVCMOS E16 " "Pin key\[0\] uses I/O standard 3.3-V LVCMOS at E16" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { key[0] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 3.3-V LVCMOS M15 " "Pin key\[2\] uses I/O standard 3.3-V LVCMOS at M15" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { key[2] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVCMOS E15 " "Pin key\[1\] uses I/O standard 3.3-V LVCMOS at E15" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { key[1] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[3\] 3.3-V LVCMOS M16 " "Pin key\[3\] uses I/O standard 3.3-V LVCMOS at M16" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { key[3] } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rs485_uart_rxd 3.3-V LVCMOS B8 " "Pin rs485_uart_rxd uses I/O standard 3.3-V LVCMOS at B8" {  } { { "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus180/quartus18/quartus/bin64/pin_planner.ppl" { rs485_uart_rxd } } } { "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus180/quartus18/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rs485_uart_rxd" } } } } { "../rtl/top_file.v" "" { Text "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/rtl/top_file.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1736174598705 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1736174598705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/output_files/lcd_rgb_char.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/exercisefile/FPGA_exercise/lcd_rgb_rx485_3/prj/output_files/lcd_rgb_char.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736174598793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6359 " "Peak virtual memory: 6359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736174599255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 06 22:43:19 2025 " "Processing ended: Mon Jan 06 22:43:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736174599255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736174599255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736174599255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736174599255 ""}
