/* Performance events and their associated numbers

  From Table C12-6. ARM reference manual (PMU event numbers)
*/
#define EVENT_instructions_retired 0x08
#define EVENT_L2D_access 0x16
#define EVENT_L2_misses 0x17
#define EVENT_branch_instructions 0x12
#define EVENT_branch_misses 0x10
#define EVENT_L1D_miss 0x03
#define EVENT_L1D_access 0x04
#define EVENT_L1I_miss 0x01
#define CPU_CYCLES 0x11
