{
	"author": ["Arash Saifhashemi", "Hossein Pedram"],
	"booktitle": "Proceedings of the 40th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2003",
	"dblpkey": "conf/dac/SaifhashemiP03",
	"doi": "10.1145/775832.775917",
	"pages": "330-333",
	"publisher": "ACM",
	"stemmed": ["verilog", "hdl", "power", "by", "pli", "a", "suitabl", "framework", "for", "describ", "and", "model", "asynchron", "circuit", "at", "all", "level", "of", "abstract"],
	"tag": ["abstraction", "framework", "modelling"],
	"title": "Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2003
}
