22:59:28 INFO  : Registering command handlers for Vitis TCF services
22:59:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Xilinx_projects\gyro2tester\vitis\temp_xsdb_launch_script.tcl
22:59:28 INFO  : Platform repository initialization has completed.
22:59:30 INFO  : XSCT server has started successfully.
22:59:30 INFO  : plnx-install-location is set to ''
22:59:30 INFO  : Successfully done setting XSCT server connection channel  
22:59:30 INFO  : Successfully done query RDI_DATADIR 
22:59:30 INFO  : Successfully done setting workspace for the tool. 
23:00:45 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:00:45 INFO  : Result from executing command 'getPlatforms': 
23:02:23 INFO  : Result from executing command 'getProjects': design_2_wrapper
23:02:23 INFO  : Result from executing command 'getPlatforms': design_2_wrapper|C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/design_2_wrapper.xpfm
23:12:05 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:12:59 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:13:44 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:13:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:13:59 INFO  : 'jtag frequency' command is executed.
23:13:59 INFO  : Context for 'APU' is selected.
23:14:00 INFO  : System reset is completed.
23:14:03 INFO  : 'after 3000' command is executed.
23:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:14:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:14:06 INFO  : Context for 'APU' is selected.
23:14:06 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:14:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:06 INFO  : Context for 'APU' is selected.
23:14:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:14:09 INFO  : 'ps7_init' command is executed.
23:14:09 INFO  : 'ps7_post_config' command is executed.
23:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:10 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:08 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:28:14 INFO  : Disconnected from the channel tcfchan#2.
23:42:20 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
23:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:37 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
23:42:38 INFO  : 'jtag frequency' command is executed.
23:42:38 INFO  : Context for 'APU' is selected.
23:42:38 INFO  : System reset is completed.
23:42:41 INFO  : 'after 3000' command is executed.
23:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
23:42:43 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
23:42:43 INFO  : Context for 'APU' is selected.
23:42:44 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
23:42:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:44 INFO  : Context for 'APU' is selected.
23:42:44 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
23:42:46 INFO  : 'ps7_init' command is executed.
23:42:46 INFO  : 'ps7_post_config' command is executed.
23:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:47 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:01 INFO  : Disconnected from the channel tcfchan#3.
00:59:04 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
00:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:31 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
00:59:31 INFO  : 'jtag frequency' command is executed.
00:59:31 INFO  : Context for 'APU' is selected.
00:59:31 INFO  : System reset is completed.
00:59:34 INFO  : 'after 3000' command is executed.
00:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
00:59:37 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
00:59:37 INFO  : Context for 'APU' is selected.
00:59:37 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
00:59:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:37 INFO  : Context for 'APU' is selected.
00:59:37 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
00:59:39 INFO  : 'ps7_init' command is executed.
00:59:39 INFO  : 'ps7_post_config' command is executed.
00:59:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:40 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:12 INFO  : Disconnected from the channel tcfchan#4.
01:13:49 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:59 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:13:59 INFO  : 'jtag frequency' command is executed.
01:13:59 INFO  : Context for 'APU' is selected.
01:13:59 INFO  : System reset is completed.
01:14:02 INFO  : 'after 3000' command is executed.
01:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:14:05 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:14:05 INFO  : Context for 'APU' is selected.
01:14:05 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:14:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:06 INFO  : Context for 'APU' is selected.
01:14:06 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:14:08 INFO  : 'ps7_init' command is executed.
01:14:08 INFO  : 'ps7_post_config' command is executed.
01:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:09 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:53 INFO  : Disconnected from the channel tcfchan#5.
01:19:42 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:20:55 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:22:25 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
01:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:40 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
01:22:41 INFO  : 'jtag frequency' command is executed.
01:22:41 INFO  : Context for 'APU' is selected.
01:22:41 INFO  : System reset is completed.
01:22:44 INFO  : 'after 3000' command is executed.
01:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
01:22:46 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
01:22:46 INFO  : Context for 'APU' is selected.
01:22:46 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
01:22:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:47 INFO  : Context for 'APU' is selected.
01:22:47 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
01:22:49 INFO  : 'ps7_init' command is executed.
01:22:49 INFO  : 'ps7_post_config' command is executed.
01:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:49 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:32 INFO  : Disconnected from the channel tcfchan#6.
02:03:51 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:07 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:04:07 INFO  : 'jtag frequency' command is executed.
02:04:07 INFO  : Context for 'APU' is selected.
02:04:07 INFO  : System reset is completed.
02:04:10 INFO  : 'after 3000' command is executed.
02:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:04:12 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:04:12 INFO  : Context for 'APU' is selected.
02:04:13 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:04:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:13 INFO  : Context for 'APU' is selected.
02:04:13 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:04:15 INFO  : 'ps7_init' command is executed.
02:04:15 INFO  : 'ps7_post_config' command is executed.
02:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:16 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:16 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:20 INFO  : Disconnected from the channel tcfchan#7.
02:17:00 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:18:24 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
02:18:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:43 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:18:43 INFO  : 'jtag frequency' command is executed.
02:18:43 INFO  : Context for 'APU' is selected.
02:18:43 INFO  : System reset is completed.
02:18:46 INFO  : 'after 3000' command is executed.
02:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:18:49 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:18:49 INFO  : Context for 'APU' is selected.
02:18:49 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:49 INFO  : Context for 'APU' is selected.
02:18:49 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:18:52 INFO  : 'ps7_init' command is executed.
02:18:52 INFO  : 'ps7_post_config' command is executed.
02:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:53 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:58 INFO  : Disconnected from the channel tcfchan#8.
02:44:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:44:12 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
02:44:12 INFO  : 'jtag frequency' command is executed.
02:44:12 INFO  : Context for 'APU' is selected.
02:44:12 INFO  : System reset is completed.
02:44:15 INFO  : 'after 3000' command is executed.
02:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
02:44:18 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
02:44:18 INFO  : Context for 'APU' is selected.
02:44:18 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
02:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:44:18 INFO  : Context for 'APU' is selected.
02:44:18 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
02:44:20 INFO  : 'ps7_init' command is executed.
02:44:20 INFO  : 'ps7_post_config' command is executed.
02:44:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:21 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:44:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:44:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:18 INFO  : Disconnected from the channel tcfchan#9.
03:16:53 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:17:55 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:17:55 INFO  : 'jtag frequency' command is executed.
03:17:55 INFO  : Context for 'APU' is selected.
03:17:55 INFO  : System reset is completed.
03:17:58 INFO  : 'after 3000' command is executed.
03:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:18:00 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:18:01 INFO  : Context for 'APU' is selected.
03:18:01 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
03:18:01 INFO  : Context for 'APU' is selected.
03:18:01 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:18:03 INFO  : 'ps7_init' command is executed.
03:18:03 INFO  : 'ps7_post_config' command is executed.
03:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:18:04 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:18:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:18:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:22 INFO  : Disconnected from the channel tcfchan#10.
03:36:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:10 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:36:10 INFO  : 'jtag frequency' command is executed.
03:36:10 INFO  : Context for 'APU' is selected.
03:36:10 INFO  : System reset is completed.
03:36:13 INFO  : 'after 3000' command is executed.
03:36:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:36:16 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:36:16 INFO  : Context for 'APU' is selected.
03:36:16 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:36:16 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:17 INFO  : Context for 'APU' is selected.
03:36:17 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:36:19 INFO  : 'ps7_init' command is executed.
03:36:19 INFO  : 'ps7_post_config' command is executed.
03:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:20 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:20 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:21 INFO  : 'con' command is executed.
03:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:36:21 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
03:37:39 INFO  : Disconnected from the channel tcfchan#11.
03:39:00 INFO  : Checking for BSP changes to sync application flags for project 'dmaTest'...
03:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:39:13 INFO  : Jtag cable 'Digilent Zed 210248AA59A3' is selected.
03:39:13 INFO  : 'jtag frequency' command is executed.
03:39:13 INFO  : Context for 'APU' is selected.
03:39:13 INFO  : System reset is completed.
03:39:16 INFO  : 'after 3000' command is executed.
03:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}' command is executed.
03:39:19 INFO  : Device configured successfully with "C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit"
03:39:19 INFO  : Context for 'APU' is selected.
03:39:19 INFO  : Hardware design and registers information is loaded from 'C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa'.
03:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
03:39:19 INFO  : Context for 'APU' is selected.
03:39:19 INFO  : Sourcing of 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl' is done.
03:39:22 INFO  : 'ps7_init' command is executed.
03:39:22 INFO  : 'ps7_post_config' command is executed.
03:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:23 INFO  : The application 'C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
03:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA59A3" && level==0 && jtag_device_ctx=="jsn-Zed-210248AA59A3-23727093-0"}
fpga -file C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Xilinx_projects/gyro2tester/vitis/design_2_wrapper/export/design_2_wrapper/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Xilinx_projects/gyro2tester/vitis/dmaTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Xilinx_projects/gyro2tester/vitis/dmaTest/Debug/dmaTest.elf
configparams force-mem-access 0
----------------End of Script----------------

03:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:39:24 INFO  : 'con' command is executed.
03:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:39:24 INFO  : Launch script is exported to file 'C:\Xilinx_projects\gyro2tester\vitis\dmaTest_system\_ide\scripts\debugger_dmatest-default.tcl'
03:41:26 INFO  : Disconnected from the channel tcfchan#12.
