<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ADC_Controller</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ADC_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="ADC_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.ADC_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.ADC_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.ADC_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ADC_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ADC_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_AXI_CLK.ASSOCIATED_BUSIF">ADC_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_AXI_CLK.ASSOCIATED_RESET">adc_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>ADC_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>ADC_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.ADC_AXI.ADC_AXI_REG.OFFSET_BASE_PARAM">C_ADC_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.ADC_AXI.ADC_AXI_REG.OFFSET_HIGH_PARAM">C_ADC_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ADC_Controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>42017121</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ADC_Controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>42017121</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6251922f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e6c1d5b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DRDY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_ADC_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_ADC_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C ADC AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADC_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_ADC_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C ADC AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_ADC_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ADC_Controller_v1_0_ADC_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ADC_Controller_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_52e3edc3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ADC_Controller_v1_0_ADC_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ADC_Controller_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ADC_Controller_v1_0/data/ADC_Controller.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADC_Controller_v1_0/data/ADC_Controller.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADC_Controller_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADC_Controller_v1_0/src/ADC_Controller.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADC_Controller_v1_0/src/ADC_Controller.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ADC_Controller_v1_0/src/ADC_Controller_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ADC_Controller_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e6c1d5b7</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_ADC_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C ADC AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADC_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_ADC_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ADC_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C ADC AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADC_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_ADC_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ADC_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C ADC AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADC_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_ADC_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_ADC_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C ADC AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_ADC_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_ADC_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ADC_Controller_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ADC_Controller_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-11-25T16:57:56Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4325c08b_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9e250b_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283e0f2c_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1707d0_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28422d44_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a025ed7_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59bd418f_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7e7ec6_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ac8bce_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dee29ed_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8153b5_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc9f7d0_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f4443d_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f46185_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243a4f38_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7c2def_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d18728_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f65988_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b55ecd8_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609cd6f0_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a595ec9_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744e08e0_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32eb4608_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5960dcfe_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a0c8b1_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5216e6ab_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5fcf77_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53edbe5_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4df39d_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4277d9b_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234a7db6_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13697e46_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23729d77_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a45a3a1_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7551b7c4_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eaa95b3_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9b0a20_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df97312_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78aff537_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0efc07_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da17740_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca099a1_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f48dce_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7346b163_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d6e0c0_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22689ca9_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d76f58e_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d35000_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551c83b8_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ed74fe_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74671318_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b9fea7_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747dc055_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0a826c_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa1de76_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cfe1dba_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f20380_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4062a90c_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e91c06e_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3e11c1_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319ba1ae_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4ae05c_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@269c357c_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2e9258_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdc00cb_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507b2ffc_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b02a4a_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c7dcd3_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3670a711_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a36fa9e_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4ca2a2_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254ce721_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570434eb_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e988323_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5208_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa51117_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa48754_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f211414_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1780e39f_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fdca94_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206137bf_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e5ec5c_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f051b9a_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e42ffda_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3817b9b6_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375ef123_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b078395_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6037091f_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57df30b9_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d9aad6_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406c2971_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9db13e_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5837e210_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbd406_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b33c279_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126c2cc3_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d49b73_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed4b04b_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbc48cb_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f455ab6_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d448e2d_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5cd7d1_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b03e89b_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32629b41_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9bbefa_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c30739c_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3107d453_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f59534_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3e7f2b_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2725d20e_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ba312b_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea6b2d5_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d157334_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583408ed_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b675720_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305a6053_ARCHIVE_LOCATION">c:/Users/Miguel/Desktop/DCSE/ip_repo/ADC_Controller_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="bbe2ca40"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="1991898f"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="efb08074"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="05eeb03a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7ac65cda"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="490d5796"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
