
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:17:51
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:18:19
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:18:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:19:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:22:52
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:25:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:33:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:51:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:52:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:53:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:54:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] net 'period[2]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0256 WARNING] The primary output port 'led[3]' wire 'led[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'led[2]' wire 'led[2]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led[3]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led[2]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] Input/inout port Button2 is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:2)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:57:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:14)
[EFX-0011 VERI-WARNING] net 'period[2]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:01:17
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:14)
[EFX-0011 VERI-WARNING] net 'period[2]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:05:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:14)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:16)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:06:40
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:16)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:12:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:16:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:16:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:18:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:42)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:19:51
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:20:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:23:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:24:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:25:56
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:27:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:27:57
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:32:55
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:34:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:34:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:35:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:37:44
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:20)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:31)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:40:52
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:43:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:29:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:30:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:31:01
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:31:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:50:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 12:03:05
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[63]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[62]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[61]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[60]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[59]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[58]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[57]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[56]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[55]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[54]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0200 WARNING] Removing redundant signal : incoming. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:88)
[EFX-0011 VERI-WARNING] Input/inout port sda_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port sda_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 12:07:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[63]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[62]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[61]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[60]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[59]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[58]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[57]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[56]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[55]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[54]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0200 WARNING] Removing redundant signal : incoming. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:88)
[EFX-0011 VERI-WARNING] Input/inout port sda_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port sda_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 14:41:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 14:58:02
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:30:22
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:105)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:44)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:33:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:105)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:44)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:46:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:107)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:46)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:48:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:105)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:44)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:52:39
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:52:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] net 'led[3]' is already driven by input port 'CS' (VDB-1003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:54)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:53:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:110)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:49)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:00:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] net 'led[3]' is already driven by input port 'CS' (VDB-1003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:54)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:00:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:54)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:04:29
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:54)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:08:28
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:10:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:17:26
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:18:08
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:18:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:25:23
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:146)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:154)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:148)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] 'load' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:151)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_loaded[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:154)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:96)
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/n400, driver: comms/i253, type PRIM_INV
2. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_8/i1, type PRIM_MUX (C:\Users\caleb\.efinity\project\test_project\top_level.sv:109)
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_8/i2, type PRIM_MUX
2. comms/n298, driver: comms/i151, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_8/i3, type PRIM_MUX
2. comms/n303, driver: comms/i156, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_8/i4, type PRIM_MUX
2. comms/n308, driver: comms/i161, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_8/i5, type PRIM_MUX
2. comms/n313, driver: comms/i166, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_8/i6, type PRIM_MUX (C:\Users\caleb\.efinity\project\test_project\top_level.sv:109)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:32:16
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:146)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0011 VERI-WARNING] 'load' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:153)
[EFX-0011 VERI-WARNING] latch inferred for net 'outgoing' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:96)
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_8/i2, type PRIM_MUX
2. comms/n302, driver: comms/i155, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_8/i1, type PRIM_MUX
2. comms/n302, driver: comms/i155, type PRIM_XOR
3. comms/n404, driver: comms/i257, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_8/i3, type PRIM_MUX
2. comms/n307, driver: comms/i160, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_8/i4, type PRIM_MUX
2. comms/n312, driver: comms/i165, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_8/i5, type PRIM_MUX
2. comms/n317, driver: comms/i170, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_8/i6, type PRIM_MUX
2. comms/n322, driver: comms/i175, type PRIM_XOR 
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:34:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:146)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:158)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] 'load' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_in[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:158)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:96)
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_8/i3, type PRIM_MUX
2. comms/n434, driver: comms/i287, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_8/i2, type PRIM_MUX
2. comms/n429, driver: comms/i282, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_8/i1, type PRIM_MUX
2. comms/n429, driver: comms/i282, type PRIM_XOR
3. comms/n531, driver: comms/i384, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_8/i4, type PRIM_MUX
2. comms/n439, driver: comms/i292, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_8/i5, type PRIM_MUX
2. comms/n444, driver: comms/i297, type PRIM_XOR
3. comms/n530, driver: comms/i383, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_8/i6, type PRIM_MUX
2. comms/n529, driver: comms/i382, type PRIM_INV 
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:36:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:38:58
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:146)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:158)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] 'load' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_in[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:158)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:96)
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_8/i3, type PRIM_MUX
2. comms/n434, driver: comms/i287, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_8/i2, type PRIM_MUX
2. comms/n429, driver: comms/i282, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_8/i1, type PRIM_MUX
2. comms/n429, driver: comms/i282, type PRIM_XOR
3. comms/n531, driver: comms/i384, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_8/i4, type PRIM_MUX
2. comms/n439, driver: comms/i292, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_8/i5, type PRIM_MUX
2. comms/n444, driver: comms/i297, type PRIM_XOR
3. comms/n530, driver: comms/i383, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_8/i6, type PRIM_MUX
2. comms/n529, driver: comms/i382, type PRIM_INV 
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:41:14
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:35)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:49)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:43:21
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:53:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:02:12
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:04:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:08:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] illegal multiple concatenation without { (VERI-2281) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:11:12
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:25:03
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:27:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:33:19
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:38:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:39:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:45:32
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:159)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0011 VERI-WARNING] 'data_loaded' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:153)
[EFX-0011 VERI-WARNING] 'data_loaded' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_in[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:159)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_10/i2, type PRIM_MUX
2. comms/n334, driver: comms/i155, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_10/i1, type PRIM_MUX
2. comms/n334, driver: comms/i155, type PRIM_XOR
3. comms/n441, driver: comms/i262, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_10/i3, type PRIM_MUX
2. comms/n339, driver: comms/i160, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_10/i4, type PRIM_MUX
2. comms/n344, driver: comms/i165, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_10/i5, type PRIM_MUX
2. comms/n349, driver: comms/i170, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_10/i6, type PRIM_MUX
2. comms/n354, driver: comms/i175, type PRIM_XOR 
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:01:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:03:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:13:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:14:15
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:162)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:173)
[EFX-0011 VERI-WARNING] 'negedge_CS' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:163)
[EFX-0011 VERI-WARNING] 'data_loaded' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:164)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:168)
[EFX-0011 VERI-WARNING] 'data_loaded' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:169)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:170)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_in[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:173)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[5] (bit 5 of bus comms/addr), driver: comms/mux_11/i6, type PRIM_MUX
2. comms/n422, driver: comms/i241, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[4] (bit 4 of bus comms/addr), driver: comms/mux_11/i5, type PRIM_MUX
2. comms/n417, driver: comms/i236, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[3] (bit 3 of bus comms/addr), driver: comms/mux_11/i4, type PRIM_MUX
2. comms/n412, driver: comms/i231, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[2] (bit 2 of bus comms/addr), driver: comms/mux_11/i3, type PRIM_MUX
2. comms/n407, driver: comms/i226, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[1] (bit 1 of bus comms/addr), driver: comms/mux_11/i2, type PRIM_MUX
2. comms/n402, driver: comms/i221, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[0] (bit 0 of bus comms/addr), driver: comms/mux_17/i1, type PRIM_MUX
2. comms/n402, driver: comms/i221, type PRIM_XOR
3. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_11/i1, type PRIM_MUX
4. comms/n575, driver: comms/i394, type PRIM_INV 
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:20:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 22:12:48
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 18:59:53
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'data_ready' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:143)
[EFX-0011 VERI-WARNING] second declaration of 'data_ready' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:143)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:00:54
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'data_ready' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:142)
[EFX-0011 VERI-WARNING] second declaration of 'data_ready' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:142)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:01:36
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'data_ready' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:142)
[EFX-0011 VERI-WARNING] second declaration of 'data_ready' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:142)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:02:32
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:65)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:29:46
///////////////////////////////////

[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:65)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:34:07
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:35:38
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 20:00:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 20:02:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 20:04:50
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0011 VERI-WARNING] expression size 44 truncated to fit in target size 32 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:33)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 20:07:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] illegal multiple concatenation without { (VERI-2281) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:33)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
