Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: TAMBOR_JUGUETE.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TAMBOR_JUGUETE.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TAMBOR_JUGUETE"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : TAMBOR_JUGUETE
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Documents/TAMBOR/TAMBOR_JUGUETE.v" into library work
Parsing module <TAMBOR_JUGUETE>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TAMBOR_JUGUETE>.
WARNING:HDLCompiler:413 - "/home/ise/Documents/TAMBOR/TAMBOR_JUGUETE.v" Line 44: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Documents/TAMBOR/TAMBOR_JUGUETE.v" Line 56: Result of 12-bit expression is truncated to fit in 11-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TAMBOR_JUGUETE>.
    Related source file is "/home/ise/Documents/TAMBOR/TAMBOR_JUGUETE.v".
        N = 11
    Found 4-bit register for signal <CONTADOR>.
    Found 1-bit register for signal <DFF2>.
    Found 11-bit register for signal <q_reg>.
    Found 1-bit register for signal <DFF3>.
    Found 1-bit register for signal <DFF4>.
    Found 11-bit register for signal <q_reg_p>.
    Found 1-bit register for signal <BOTON_PRES>.
    Found 1-bit register for signal <DELAY_1SEG>.
    Found 1-bit register for signal <UP_OR_DOWN>.
    Found 18-bit register for signal <CONT_FREC_120>.
    Found 1-bit register for signal <CONTADOR_DISP>.
    Found 16-bit register for signal <CONT_FREC_440>.
    Found 1-bit register for signal <LA>.
    Found 25-bit register for signal <CONT_DELAY>.
    Found 1-bit register for signal <BUZZER>.
    Found 1-bit register for signal <DFF1>.
    Found 4-bit subtractor for signal <CONTADOR[3]_GND_1_o_sub_25_OUT> created at line 109.
    Found 11-bit adder for signal <q_reg[10]_GND_1_o_add_0_OUT> created at line 44.
    Found 11-bit adder for signal <q_reg_p[10]_GND_1_o_add_5_OUT> created at line 56.
    Found 4-bit adder for signal <CONTADOR[3]_GND_1_o_add_23_OUT> created at line 108.
    Found 18-bit adder for signal <CONT_FREC_120[17]_GND_1_o_add_30_OUT> created at line 127.
    Found 16-bit adder for signal <CONT_FREC_440[15]_GND_1_o_add_35_OUT> created at line 140.
    Found 25-bit adder for signal <CONT_DELAY[24]_GND_1_o_add_41_OUT> created at line 160.
    Found 16x3-bit Read Only RAM for signal <_n0207>
    Found 16-bit 12-to-1 multiplexer for signal <SIETE_SEG> created at line 168.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDS_R<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDS_G<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LEDS_B<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  95 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   2 Multiplexer(s).
Unit <TAMBOR_JUGUETE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x3-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 11-bit adder                                          : 2
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 25-bit adder                                          : 1
 4-bit addsub                                          : 1
# Registers                                            : 14
 1-bit register                                        : 6
 11-bit register                                       : 2
 16-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 2
 25-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 12-to-1 multiplexer                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <TAMBOR_JUGUETE>.
The following registers are absorbed into counter <CONT_FREC_120>: 1 register on signal <CONT_FREC_120>.
The following registers are absorbed into counter <CONT_FREC_440>: 1 register on signal <CONT_FREC_440>.
The following registers are absorbed into counter <CONTADOR>: 1 register on signal <CONTADOR>.
The following registers are absorbed into counter <CONT_DELAY>: 1 register on signal <CONT_DELAY>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0207> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CONTADOR>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TAMBOR_JUGUETE> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x3-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 2
# Counters                                             : 4
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 25-bit up counter                                     : 1
 4-bit updown counter                                  : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 12-to-1 multiplexer                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TAMBOR_JUGUETE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TAMBOR_JUGUETE, actual ratio is 2.
Latch LEDS_R_7 has been replicated 7 time(s) to handle iob=true attribute.
Latch LEDS_G_7 has been replicated 7 time(s) to handle iob=true attribute.
Latch LEDS_B_7 has been replicated 7 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TAMBOR_JUGUETE.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 304
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 56
#      LUT2                        : 24
#      LUT3                        : 7
#      LUT4                        : 9
#      LUT5                        : 16
#      LUT6                        : 70
#      MUXCY                       : 56
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 119
#      FD                          : 65
#      FDC                         : 4
#      FDR                         : 26
#      LD                          : 24
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 3
#      OBUF                        : 41

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              95  out of  11440     0%  
 Number of Slice LUTs:                  187  out of   5720     3%  
    Number used as Logic:               187  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    190
   Number with an unused Flip Flop:      95  out of    190    50%  
   Number with an unused LUT:             3  out of    190     1%  
   Number of fully used LUT-FF pairs:    92  out of    190    48%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  45  out of    160    28%  
    IOB Flip Flops/Latches:              24

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 65    |
SIETE_SEG_7_OBUF(SIETE_SEG<7>1:O)  | NONE(*)(LEDS_G_7)      | 24    |
PIEZO_PRES                         | BUFG                   | 30    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.554ns (Maximum Frequency: 219.587MHz)
   Minimum input arrival time before clock: 4.142ns
   Maximum output required time after clock: 6.496ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.554ns (frequency: 219.587MHz)
  Total number of paths / destination ports: 1130 / 63
-------------------------------------------------------------------------
Delay:               4.554ns (Levels of Logic = 3)
  Source:            CONT_FREC_440_12 (FF)
  Destination:       CONT_FREC_440_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CONT_FREC_440_12 to CONT_FREC_440_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  CONT_FREC_440_12 (CONT_FREC_440_12)
     LUT6:I0->O            2   0.254   0.834  CONT_FREC_440[15]_PWR_1_o_equal_35_o<15>4_SW0 (N16)
     LUT6:I4->O           16   0.250   1.182  CONT_FREC_440[15]_PWR_1_o_equal_35_o<15>4 (CONT_FREC_440[15]_PWR_1_o_equal_35_o)
     LUT2:I1->O            1   0.254   0.000  CONT_FREC_440_0_rstpot (CONT_FREC_440_0_rstpot)
     FD:D                      0.074          CONT_FREC_440_0
    ----------------------------------------
    Total                      4.554ns (1.357ns logic, 3.197ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PIEZO_PRES'
  Clock period: 4.076ns (frequency: 245.312MHz)
  Total number of paths / destination ports: 1001 / 34
-------------------------------------------------------------------------
Delay:               4.076ns (Levels of Logic = 4)
  Source:            CONT_DELAY_23 (FF)
  Destination:       CONT_DELAY_24 (FF)
  Source Clock:      PIEZO_PRES rising
  Destination Clock: PIEZO_PRES rising

  Data Path: CONT_DELAY_23 to CONT_DELAY_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              27   0.525   1.436  CONT_DELAY_23 (CONT_DELAY_23)
     LUT1:I0->O            1   0.254   0.000  Mcount_CONT_DELAY_cy<23>_rt (Mcount_CONT_DELAY_cy<23>_rt)
     MUXCY:S->O            0   0.215   0.000  Mcount_CONT_DELAY_cy<23> (Mcount_CONT_DELAY_cy<23>)
     XORCY:CI->O           1   0.206   1.112  Mcount_CONT_DELAY_xor<24> (Result<24>)
     LUT6:I1->O            1   0.254   0.000  CONT_DELAY_24_rstpot (CONT_DELAY_24_rstpot)
     FD:D                      0.074          CONT_DELAY_24
    ----------------------------------------
    Total                      4.076ns (1.528ns logic, 2.548ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              4.142ns (Levels of Logic = 2)
  Source:            n_reset (PAD)
  Destination:       q_reg_0 (FF)
  Destination Clock: CLK rising

  Data Path: n_reset to q_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  n_reset_IBUF (n_reset_IBUF)
     INV:I->O             26   0.255   1.419  n_reset_inv1_INV_0 (n_reset_inv)
     FDR:R                     0.459          q_reg_0
    ----------------------------------------
    Total                      4.142ns (2.042ns logic, 2.100ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PIEZO_PRES'
  Total number of paths / destination ports: 35 / 10
-------------------------------------------------------------------------
Offset:              6.496ns (Levels of Logic = 2)
  Source:            CONTADOR_3 (FF)
  Destination:       SIETE_SEG<7> (PAD)
  Source Clock:      PIEZO_PRES rising

  Data Path: CONTADOR_3 to SIETE_SEG<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.525   1.403  CONTADOR_3 (CONTADOR_3)
     LUT4:I0->O           25   0.254   1.402  SIETE_SEG<7>1 (SIETE_SEG_7_OBUF)
     OBUF:I->O                 2.912          SIETE_SEG_7_OBUF (SIETE_SEG<7>)
    ----------------------------------------
    Total                      6.496ns (3.691ns logic, 2.805ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.101ns (Levels of Logic = 2)
  Source:            CONTADOR_DISP (FF)
  Destination:       SIETE_SEG<7> (PAD)
  Source Clock:      CLK rising

  Data Path: CONTADOR_DISP to SIETE_SEG<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.008  CONTADOR_DISP (CONTADOR_DISP)
     LUT4:I3->O           25   0.254   1.402  SIETE_SEG<7>1 (SIETE_SEG_7_OBUF)
     OBUF:I->O                 2.912          SIETE_SEG_7_OBUF (SIETE_SEG<7>)
    ----------------------------------------
    Total                      6.101ns (3.691ns logic, 2.410ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SIETE_SEG_7_OBUF'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            LEDS_R_7_1 (LATCH)
  Destination:       LEDS_R<7> (PAD)
  Source Clock:      SIETE_SEG_7_OBUF falling

  Data Path: LEDS_R_7_1 to LEDS_R<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  LEDS_R_7_1 (LEDS_R_7_1)
     OBUF:I->O                 2.912          LEDS_R_7_OBUF (LEDS_R<7>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.554|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PIEZO_PRES
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.034|         |         |         |
PIEZO_PRES     |    4.076|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SIETE_SEG_7_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PIEZO_PRES     |         |         |    2.273|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.28 secs
 
--> 


Total memory usage is 387248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

