============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 16 2024  12:33:28 am
  Module:                 EX_MEM_data_reg
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6 ps) Setup Check with Pin InstWord_M_reg[0]/CK->D
          Group: clk
     Startpoint: (R) WEN
          Clock: (R) clk
       Endpoint: (F) InstWord_M_reg[0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      41                  
       Uncertainty:-      30                  
     Required Time:=     429                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     223                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_10_line_7 

#----------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  WEN                 -       -      R     (arrival)      1   1.1     0     0     200    (-,-) 
  drc_buf_sp1705/Z    -       A->Z   R     CLKBUF_X1      1   3.6    12    31     231    (-,-) 
  drc_bufs1201/ZN     -       A->ZN  F     INV_X2         1  23.3    14    22     253    (-,-) 
  drc_bufs1197/ZN     -       A->ZN  R     INV_X16      166 317.8    48    60     313    (-,-) 
  g738__2391/Z        -       S->Z   F     MUX2_X1        1   1.2    10    61     374    (-,-) 
  g675__7114/ZN       -       A2->ZN F     OR2_X1         1   1.4     9    49     423    (-,-) 
  InstWord_M_reg[0]/D <<<     -      F     DFFR_X1        1     -     -     0     423    (-,-) 
#----------------------------------------------------------------------------------------------

