# MIPS-Implementation
Digital Computer Architecture. Assign3_mips.v - Verilog implementation of a given MIPS design; single clock cycle implementation, no pipelining. Details in "MIPS Implementation.pdf"
