<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synlog\full_vga_impl_1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock</data>
<data>200.0 MHz</data>
<data>92.5 MHz</data>
<data>-5.816</data>
</row>
<row>
<data>top|CAMERA_PCLOCK</data>
<data>200.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>200.0 MHz</data>
<data>49.8 MHz</data>
<data>-15.075</data>
</row>
</report_table>
