digraph "CFG for '_Z40FullyConnectedUpdateMovingAveragesKernelPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_ii' function" {
	label="CFG for '_Z40FullyConnectedUpdateMovingAveragesKernelPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_ii' function";

	Node0x56521f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%17:\l  %18 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %19 = getelementptr i8, i8 addrspace(4)* %18, i64 4\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 4, !range !4, !invariant.load !5\l  %22 = zext i16 %21 to i32\l  %23 = getelementptr inbounds i8, i8 addrspace(4)* %18, i64 12\l  %24 = bitcast i8 addrspace(4)* %23 to i32 addrspace(4)*\l  %25 = load i32, i32 addrspace(4)* %24, align 4, !tbaa !6\l  %26 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %27 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %28 = udiv i32 %25, %22\l  %29 = mul i32 %28, %22\l  %30 = icmp ugt i32 %25, %29\l  %31 = zext i1 %30 to i32\l  %32 = add i32 %28, %31\l  %33 = mul i32 %32, %27\l  %34 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %35 = add i32 %33, %26\l  %36 = mul i32 %35, %22\l  %37 = add i32 %36, %34\l  %38 = icmp slt i32 %37, %16\l  br i1 %38, label %39, label %136\l|{<s0>T|<s1>F}}"];
	Node0x56521f0:s0 -> Node0x5655780;
	Node0x56521f0:s1 -> Node0x5655810;
	Node0x5655780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%39:\l39:                                               \l  %40 = sext i32 %37 to i64\l  %41 = getelementptr inbounds float, float addrspace(1)* %14, i64 %40\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %43 = fcmp contract une float %42, 0.000000e+00\l  br i1 %43, label %136, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5655780:s0 -> Node0x5655810;
	Node0x5655780:s1 -> Node0x5656d40;
	Node0x5656d40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%44:\l44:                                               \l  %45 = icmp sgt i32 %15, 0\l  br i1 %45, label %46, label %94\l|{<s0>T|<s1>F}}"];
	Node0x5656d40:s0 -> Node0x5656f10;
	Node0x5656d40:s1 -> Node0x5656f60;
	Node0x5656f10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  %47 = phi i32 [ %91, %46 ], [ %37, %44 ]\l  %48 = phi i32 [ %92, %46 ], [ 0, %44 ]\l  %49 = sext i32 %47 to i64\l  %50 = getelementptr inbounds float, float addrspace(1)* %12, i64 %49\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !16\l  %52 = fdiv contract float 1.000000e+00, %51\l  %53 = fsub contract float 1.000000e+00, %52\l  %54 = getelementptr inbounds float, float addrspace(1)* %4, i64 %49\l  %55 = load float, float addrspace(1)* %54, align 4, !tbaa !16\l  %56 = fmul contract float %55, %53\l  %57 = getelementptr inbounds float, float addrspace(1)* %0, i64 %49\l  %58 = load float, float addrspace(1)* %57, align 4, !tbaa !16\l  %59 = fmul contract float %52, %58\l  %60 = fadd contract float %56, %59\l  store float %60, float addrspace(1)* %54, align 4, !tbaa !16\l  %61 = load float, float addrspace(1)* %50, align 4, !tbaa !16\l  %62 = fdiv contract float 1.000000e+00, %61\l  %63 = fsub contract float 1.000000e+00, %62\l  %64 = getelementptr inbounds float, float addrspace(1)* %6, i64 %49\l  %65 = load float, float addrspace(1)* %64, align 4, !tbaa !16\l  %66 = fmul contract float %65, %63\l  %67 = load float, float addrspace(1)* %57, align 4, !tbaa !16\l  %68 = fmul contract float %62, %67\l  %69 = fmul contract float %67, %68\l  %70 = fadd contract float %66, %69\l  store float %70, float addrspace(1)* %64, align 4, !tbaa !16\l  %71 = load float, float addrspace(1)* %50, align 4, !tbaa !16\l  %72 = fdiv contract float 1.000000e+00, %71\l  %73 = fsub contract float 1.000000e+00, %72\l  %74 = getelementptr inbounds float, float addrspace(1)* %8, i64 %49\l  %75 = load float, float addrspace(1)* %74, align 4, !tbaa !16\l  %76 = fmul contract float %75, %73\l  %77 = getelementptr inbounds float, float addrspace(1)* %2, i64 %49\l  %78 = load float, float addrspace(1)* %77, align 4, !tbaa !16\l  %79 = fmul contract float %72, %78\l  %80 = fadd contract float %76, %79\l  store float %80, float addrspace(1)* %74, align 4, !tbaa !16\l  %81 = load float, float addrspace(1)* %50, align 4, !tbaa !16\l  %82 = fdiv contract float 1.000000e+00, %81\l  %83 = fsub contract float 1.000000e+00, %82\l  %84 = getelementptr inbounds float, float addrspace(1)* %10, i64 %49\l  %85 = load float, float addrspace(1)* %84, align 4, !tbaa !16\l  %86 = fmul contract float %85, %83\l  %87 = load float, float addrspace(1)* %77, align 4, !tbaa !16\l  %88 = fmul contract float %82, %87\l  %89 = fmul contract float %87, %88\l  %90 = fadd contract float %86, %89\l  store float %90, float addrspace(1)* %84, align 4, !tbaa !16\l  %91 = add nsw i32 %47, %16\l  %92 = add nuw nsw i32 %48, 1\l  %93 = icmp eq i32 %92, %15\l  br i1 %93, label %94, label %46, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x5656f10:s0 -> Node0x5656f60;
	Node0x5656f10:s1 -> Node0x5656f10;
	Node0x5656f60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%94:\l94:                                               \l  %95 = getelementptr inbounds float, float addrspace(1)* %13, i64 %40\l  %96 = load float, float addrspace(1)* %95, align 4, !tbaa !16\l  %97 = fdiv contract float 1.000000e+00, %96\l  %98 = fsub contract float 1.000000e+00, %97\l  %99 = getelementptr inbounds float, float addrspace(1)* %5, i64 %40\l  %100 = load float, float addrspace(1)* %99, align 4, !tbaa !16\l  %101 = fmul contract float %100, %98\l  %102 = getelementptr inbounds float, float addrspace(1)* %1, i64 %40\l  %103 = load float, float addrspace(1)* %102, align 4, !tbaa !16\l  %104 = fmul contract float %97, %103\l  %105 = fadd contract float %101, %104\l  store float %105, float addrspace(1)* %99, align 4, !tbaa !16\l  %106 = load float, float addrspace(1)* %95, align 4, !tbaa !16\l  %107 = fdiv contract float 1.000000e+00, %106\l  %108 = fsub contract float 1.000000e+00, %107\l  %109 = getelementptr inbounds float, float addrspace(1)* %7, i64 %40\l  %110 = load float, float addrspace(1)* %109, align 4, !tbaa !16\l  %111 = fmul contract float %110, %108\l  %112 = load float, float addrspace(1)* %102, align 4, !tbaa !16\l  %113 = fmul contract float %107, %112\l  %114 = fmul contract float %112, %113\l  %115 = fadd contract float %111, %114\l  store float %115, float addrspace(1)* %109, align 4, !tbaa !16\l  %116 = load float, float addrspace(1)* %95, align 4, !tbaa !16\l  %117 = fdiv contract float 1.000000e+00, %116\l  %118 = fsub contract float 1.000000e+00, %117\l  %119 = getelementptr inbounds float, float addrspace(1)* %9, i64 %40\l  %120 = load float, float addrspace(1)* %119, align 4, !tbaa !16\l  %121 = fmul contract float %120, %118\l  %122 = getelementptr inbounds float, float addrspace(1)* %3, i64 %40\l  %123 = load float, float addrspace(1)* %122, align 4, !tbaa !16\l  %124 = fmul contract float %117, %123\l  %125 = fadd contract float %121, %124\l  store float %125, float addrspace(1)* %119, align 4, !tbaa !16\l  %126 = load float, float addrspace(1)* %95, align 4, !tbaa !16\l  %127 = fdiv contract float 1.000000e+00, %126\l  %128 = fsub contract float 1.000000e+00, %127\l  %129 = getelementptr inbounds float, float addrspace(1)* %11, i64 %40\l  %130 = load float, float addrspace(1)* %129, align 4, !tbaa !16\l  %131 = fmul contract float %130, %128\l  %132 = load float, float addrspace(1)* %122, align 4, !tbaa !16\l  %133 = fmul contract float %127, %132\l  %134 = fmul contract float %132, %133\l  %135 = fadd contract float %131, %134\l  store float %135, float addrspace(1)* %129, align 4, !tbaa !16\l  br label %136\l}"];
	Node0x5656f60 -> Node0x5655810;
	Node0x5655810 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%136:\l136:                                              \l  ret void\l}"];
}
