// Seed: 858467504
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(id_2);
  wire id_9;
  wire id_10;
  assign id_3 = id_3;
  wire id_11;
  wire id_12;
  wire id_13;
  always @(1'd0 || 1 || 1 or posedge 1);
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
