// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of mem_ddr_V
//        bit 31~0 - mem_ddr_V[31:0] (Read/Write)
// 0x14 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XIM_LOAD_MM_AXILITES_ADDR_MEM_DDR_V_DATA 0x10
#define XIM_LOAD_MM_AXILITES_BITS_MEM_DDR_V_DATA 32

