
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.143980                       # Number of seconds simulated
sim_ticks                                1143979924500                       # Number of ticks simulated
final_tick                               1143979924500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1319737                       # Simulator instruction rate (inst/s)
host_op_rate                                  2363552                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2721929838                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672152                       # Number of bytes of host memory used
host_seconds                                   420.28                       # Real time elapsed on the host
sim_insts                                   554662505                       # Number of instructions simulated
sim_ops                                     993359811                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           18624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1004736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1023360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        18624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            15699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15990                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              16280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             878281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                894561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         16280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            16280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             16280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            878281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               894561                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   296149506                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    45121529                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       6085189                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           252                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   786619032                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            33                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2287959849                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   554662505                       # Number of instructions committed
system.cpu.committedOps                     993359811                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             992854342                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1440391                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     23230431                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    992854342                       # number of integer instructions
system.cpu.num_fp_insts                             6                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2118180002                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1032018647                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    2                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   4                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            127313505                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           403798573                       # number of times the CC registers were written
system.cpu.num_mem_refs                     341271035                       # number of memory refs
system.cpu.num_load_insts                   296149506                       # Number of load instructions
system.cpu.num_store_insts                   45121529                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2287959849                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          25094613                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505466      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                 545269088     54.89%     54.94% # Class of executed instruction
system.cpu.op_class::IntMult                103753445     10.44%     65.39% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560775      0.26%     65.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.64% # Class of executed instruction
system.cpu.op_class::MemRead                296149504     29.81%     95.46% # Class of executed instruction
system.cpu.op_class::MemWrite                45121527      4.54%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  993359811                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.002478                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           341271035                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1314363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            259.647476                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            749500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.002478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1366398503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1366398503                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    294850782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       294850782                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     45105890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45105890                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     339956672                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        339956672                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    339956672                       # number of overall hits
system.cpu.dcache.overall_hits::total       339956672                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1298724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1298724                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        15639                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15639                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1314363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1314363                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1314363                       # number of overall misses
system.cpu.dcache.overall_misses::total       1314363                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16896816000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16896816000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    458778000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    458778000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  17355594000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17355594000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  17355594000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17355594000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    296149506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    296149506                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     45121529                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45121529                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    341271035                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    341271035                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    341271035                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    341271035                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004385                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000347                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000347                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003851                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003851                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003851                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003851                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13010.320900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13010.320900                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29335.507385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29335.507385                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13204.566775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13204.566775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13204.566775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13204.566775                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1313299                       # number of writebacks
system.cpu.dcache.writebacks::total           1313299                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1298724                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1298724                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        15639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15639                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1314363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1314363                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1314363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1314363                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  15598092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15598092000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    443139000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    443139000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  16041231000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16041231000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  16041231000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16041231000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003851                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003851                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003851                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12010.320900                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12010.320900                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28335.507385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28335.507385                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12204.566775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12204.566775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12204.566775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12204.566775                       # average overall mshr miss latency
system.cpu.dcache.replacements                1313339                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           274.888336                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           786619032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               293                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2684706.593857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            429500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   274.888336                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.536891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.536891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.537109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3146476421                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3146476421                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    786618739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       786618739                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     786618739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        786618739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    786618739                       # number of overall hits
system.cpu.icache.overall_hits::total       786618739                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          293                       # number of overall misses
system.cpu.icache.overall_misses::total           293                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     48920500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48920500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     48920500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48920500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     48920500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48920500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    786619032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    786619032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    786619032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    786619032                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    786619032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    786619032                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 166964.163823                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 166964.163823                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 166964.163823                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 166964.163823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 166964.163823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 166964.163823                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           18                       # number of writebacks
system.cpu.icache.writebacks::total                18                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          293                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48627500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48627500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 165964.163823                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 165964.163823                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 165964.163823                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 165964.163823                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 165964.163823                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 165964.163823                       # average overall mshr miss latency
system.cpu.icache.replacements                     18                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13636.525552                       # Cycle average of tags in use
system.l2.tags.total_refs                     2628012                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15990                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    164.353471                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    419000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        290.887444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      13345.638107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.008877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.407277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.416154                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15990                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15951                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.487976                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10528038                       # Number of tag accesses
system.l2.tags.data_accesses                 10528038                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1313299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1313299                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           18                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               18                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1298663                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1298663                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1298664                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1298666                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              1298664                       # number of overall hits
system.l2.overall_hits::total                 1298666                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            15638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15638                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              291                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           61                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              61                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 291                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               15699                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15990                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                291                       # number of overall misses
system.l2.overall_misses::cpu.data              15699                       # number of overall misses
system.l2.overall_misses::total                 15990                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    419670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     419670000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     48165500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48165500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     14044000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14044000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      48165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     433714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        481879500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     48165500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    433714000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       481879500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1313299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1313299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           18                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           18                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          15639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1298724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1298724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1314363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1314656                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1314363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1314656                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999936                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.993174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993174                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.000047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000047                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993174                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.011944                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012163                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993174                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.011944                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012163                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 26836.551989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 26836.551989                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 165517.182131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 165517.182131                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 230229.508197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 230229.508197                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 165517.182131                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 27626.855214                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 30136.303940                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 165517.182131                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 27626.855214                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 30136.303940                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data        15638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15638                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          291                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           61                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           61                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          15699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         15699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15990                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    263290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    263290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45255500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     13434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45255500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    276724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    321979500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45255500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    276724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    321979500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.993174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.000047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.011944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012163                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.011944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012163                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 16836.551989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 16836.551989                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 155517.182131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 155517.182131                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 220229.508197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 220229.508197                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 155517.182131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 17626.855214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 20136.303940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 155517.182131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 17626.855214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 20136.303940                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         15990                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                352                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15638                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15638                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           352                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        31980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        31980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1023360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1023360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1023360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15990                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15990    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15990                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15991500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           79951500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2628013                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1313357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1143979924500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1299017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1313299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           18                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              40                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15639                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           293                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1298724                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3942065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3942669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    168170368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              168190272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1314656                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000872                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1314655    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1314656                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2627323500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            439500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1971544500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------