

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_s'
================================================================
* Date:           Sun Jul 21 20:36:39 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  4147205|  4147205|  41.472 ms|  41.472 ms|  4147202|  4147202|  loop auto-rewind stp(delay=2 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- MMIterInLoopRow  |  4147203|  4147203|         5|          2|          1|  2073600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.81>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rem = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 8 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1050]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%val = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 11 'alloca' 'val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln1049 = store i32 0, i32 %val" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 14 'store' 'store_ln1049' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 0, i32 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 15 'store' 'store_ln1051' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln1050 = store i21 0, i21 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1050]   --->   Operation 16 'store' 'store_ln1050' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 0, i32 %rem" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 17 'store' 'store_ln1048' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.body" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 18 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rem_1 = load i32 %rem" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 19 'load' 'rem_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = load i21 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 20 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.22ns)   --->   "%icmp_ln1054 = icmp_eq  i21 %i_3, i21 2073600" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 21 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.22ns)   --->   "%i_4 = add i21 %i_3, i21 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 22 'add' 'i_4' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void %for.body.split, void %for.end" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 23 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln1065 = icmp_slt  i32 %rem_1, i32 24" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065]   --->   Operation 24 'icmp' 'icmp_ln1065' <Predicate = (!icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1065 = br i1 %icmp_ln1065, void %if.else, void %if.then_ifconv" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065]   --->   Operation 25 'br' 'br_ln1065' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%sub_ln1074 = sub i32 55, i32 %rem_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 26 'sub' 'sub_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.55ns)   --->   "%sub_ln1074_1 = sub i32 32, i32 %rem_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 27 'sub' 'sub_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln1074 = icmp_ugt  i32 %sub_ln1074_1, i32 %sub_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 28 'icmp' 'icmp_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1074 = trunc i32 %sub_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 29 'trunc' 'trunc_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1074_1 = trunc i32 %sub_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 30 'trunc' 'trunc_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1050 = store i21 %i_4, i21 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1050]   --->   Operation 31 'store' 'store_ln1050' <Predicate = (!icmp_ln1054)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.20>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%val_load = load i32 %val" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 32 'load' 'val_load' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%tmp = partselect i32 @llvm.part.select.i32, i32 %val_load, i32 31, i32 0" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%xor_ln1074 = xor i5 %trunc_ln1074, i5 31" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 34 'xor' 'xor_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_1 = select i1 %icmp_ln1074, i32 %tmp, i32 %val_load" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 35 'select' 'select_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_2 = select i1 %icmp_ln1074, i5 %xor_ln1074, i5 %trunc_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 36 'select' 'select_ln1074_2' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%zext_ln1074 = zext i5 %select_ln1074_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 37 'zext' 'zext_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (4.42ns) (out node of the LUT)   --->   "%lshr_ln1074 = lshr i32 %select_ln1074_1, i32 %zext_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 38 'lshr' 'lshr_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1074_2 = trunc i32 %lshr_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 39 'trunc' 'trunc_ln1074_2' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%rem_3 = add i32 %rem_1, i32 4294967272" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1075]   --->   Operation 40 'add' 'rem_3' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_3, i32 %rem" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 41 'store' 'store_ln1048' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 1.70>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%icmp_ln1066 = icmp_eq  i32 %rem_1, i32 0" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066]   --->   Operation 42 'icmp' 'icmp_ln1066' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1067 = trunc i32 %rem_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 43 'trunc' 'trunc_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%sub_ln1067 = sub i5 0, i5 %trunc_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 44 'sub' 'sub_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i5 %sub_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 45 'zext' 'zext_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (4.42ns)   --->   "%lshr_ln1067 = lshr i32 %val_load, i32 %zext_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 46 'lshr' 'lshr_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (3.63ns)   --->   "%val_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ldata" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1069]   --->   Operation 47 'read' 'val_1' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%rem_2 = add i32 %rem_1, i32 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1072]   --->   Operation 48 'add' 'rem_2' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln1049 = store i32 %val_1, i32 %val" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 49 'store' 'store_ln1049' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_2, i32 %rem" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 50 'store' 'store_ln1048' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.70>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 51 [1/1] (2.66ns)   --->   "%lshr_ln1067_1 = lshr i32 4294967295, i32 %zext_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 51 'lshr' 'lshr_ln1067_1' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.78ns)   --->   "%sub_ln1067_1 = sub i5 24, i5 %trunc_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 52 'sub' 'sub_ln1067_1' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i5 %sub_ln1067_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 53 'zext' 'zext_ln1067_1' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.66ns)   --->   "%lshr_ln1067_2 = lshr i24 16777215, i24 %zext_ln1067_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 54 'lshr' 'lshr_ln1067_2' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln1071 = add i5 %trunc_ln1067, i5 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 55 'add' 'add_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1071 = zext i5 %add_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 56 'zext' 'zext_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.66ns)   --->   "%lshr_ln1071 = lshr i32 4294967295, i32 %zext_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 57 'lshr' 'lshr_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1071_1 = zext i5 %trunc_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 58 'zext' 'zext_ln1071_1' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.66ns)   --->   "%shl_ln1071 = shl i24 16777215, i24 %zext_ln1071_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 59 'shl' 'shl_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%j_3 = load i32 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 60 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2073600, i64 2073600, i64 2073600"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.78ns)   --->   "%sub_ln1074_2 = sub i5 %trunc_ln1074, i5 %trunc_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 62 'sub' 'sub_ln1074_2' <Predicate = (!icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.78ns)   --->   "%sub_ln1074_3 = sub i5 %trunc_ln1074_1, i5 %trunc_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 63 'sub' 'sub_ln1074_3' <Predicate = (!icmp_ln1054 & !icmp_ln1065 & !icmp_ln1074)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%select_ln1074 = select i1 %icmp_ln1074, i5 %sub_ln1074_2, i5 %sub_ln1074_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 64 'select' 'select_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%xor_ln1074_1 = xor i5 %select_ln1074, i5 31" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 65 'xor' 'xor_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%zext_ln1074_1 = zext i5 %xor_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 66 'zext' 'zext_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.66ns) (out node of the LUT)   --->   "%lshr_ln1074_1 = lshr i32 4294967295, i32 %zext_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 67 'lshr' 'lshr_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1074_3 = trunc i32 %lshr_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 68 'trunc' 'trunc_ln1074_3' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.03ns)   --->   "%localbuffer_5 = and i24 %trunc_ln1074_2, i24 %trunc_ln1074_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 69 'and' 'localbuffer_5' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end30"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 1.58>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%trunc_ln1067_1 = trunc i32 %lshr_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 71 'trunc' 'trunc_ln1067_1' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%trunc_ln1067_2 = trunc i32 %lshr_ln1067_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 72 'trunc' 'trunc_ln1067_2' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%and_ln1067 = and i24 %trunc_ln1067_1, i24 %trunc_ln1067_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 73 'and' 'and_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%localbuffer = and i24 %and_ln1067, i24 %lshr_ln1067_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 74 'and' 'localbuffer' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%localbuffer_3 = select i1 %icmp_ln1066, i24 0, i24 %localbuffer" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066]   --->   Operation 75 'select' 'localbuffer_3' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%trunc_ln1049 = trunc i32 %val_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 76 'trunc' 'trunc_ln1049' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%trunc_ln1071 = trunc i32 %lshr_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 77 'trunc' 'trunc_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%and_ln1071 = and i24 %trunc_ln1049, i24 %trunc_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 78 'and' 'and_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%xor_ln1071 = xor i24 %shl_ln1071, i24 16777215" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 79 'xor' 'xor_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%and_ln1071_1 = and i24 %localbuffer_3, i24 %xor_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 80 'and' 'and_ln1071_1' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (4.20ns) (out node of the LUT)   --->   "%shl_ln1071_1 = shl i24 %and_ln1071, i24 %zext_ln1071_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 81 'shl' 'shl_ln1071_1' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.03ns) (out node of the LUT)   --->   "%localbuffer_4 = or i24 %and_ln1071_1, i24 %shl_ln1071_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 82 'or' 'localbuffer_4' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln1073 = br void %if.end30" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073]   --->   Operation 83 'br' 'br_ln1073' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (2.55ns)   --->   "%icmp_ln1084 = icmp_slt  i32 %j_3, i32 1080" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 84 'icmp' 'icmp_ln1084' <Predicate = (!icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %icmp_ln1084, void %if.end42, void %if.then41" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 85 'br' 'br_ln1084' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.58ns)   --->   "%ret_ln1088 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1088]   --->   Operation 96 'ret' 'ret_ln1088' <Predicate = (icmp_ln1054)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.83>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln1057 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1057]   --->   Operation 86 'specpipeline' 'specpipeline_ln1057' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln1054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 87 'specloopname' 'specloopname_ln1054' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.55ns)   --->   "%bLast = icmp_eq  i32 %j_3, i32 1079" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059]   --->   Operation 88 'icmp' 'bLast' <Predicate = (!icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%localbuffer2 = phi i24 %localbuffer_4, void %if.then_ifconv, i24 %localbuffer_5, void %if.else"   --->   Operation 89 'phi' 'localbuffer2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.63ns)   --->   "%write_ln1084 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgInput1_data, i24 %localbuffer2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 90 'write' 'write_ln1084' <Predicate = (icmp_ln1084)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln1084 = br void %if.end42" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 91 'br' 'br_ln1084' <Predicate = (icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln1086 = add i32 %j_3, i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 92 'add' 'add_ln1086' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.69ns)   --->   "%j_4 = select i1 %bLast, i32 0, i32 %add_ln1086" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 93 'select' 'j_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 %j_4, i32 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 94 'store' 'store_ln1051' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.body" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 95 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.811ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln1048', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048) of constant 0 on local variable 'rem', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048 [12]  (1.707 ns)
	'load' operation 32 bit ('rem', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067) on local variable 'rem', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048 [15]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln1074', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [30]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln1074', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [32]  (2.552 ns)

 <State 2>: 6.200ns
The critical path consists of the following:
	'sub' operation 5 bit ('sub_ln1067', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067) [56]  (1.780 ns)
	'lshr' operation 32 bit ('lshr_ln1067', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067) [58]  (4.420 ns)

 <State 3>: 4.449ns
The critical path consists of the following:
	'sub' operation 5 bit ('sub_ln1067_1', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067) [63]  (1.780 ns)
	'lshr' operation 24 bit ('lshr_ln1067_2', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067) [65]  (2.669 ns)

 <State 4>: 5.483ns
The critical path consists of the following:
	'sub' operation 5 bit ('sub_ln1074_2', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [36]  (1.780 ns)
	'select' operation 5 bit ('select_ln1074', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [39]  (0.000 ns)
	'xor' operation 5 bit ('xor_ln1074_1', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [42]  (0.000 ns)
	'lshr' operation 32 bit ('lshr_ln1074_1', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [47]  (2.669 ns)
	'and' operation 24 bit ('localbuffer', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074) [49]  (1.034 ns)

 <State 5>: 4.838ns
The critical path consists of the following:
	'icmp' operation 1 bit ('bLast', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059) [25]  (2.552 ns)
	'select' operation 32 bit ('j', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086) [94]  (0.698 ns)
	'store' operation 0 bit ('store_ln1051', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051) of variable 'j', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086 on local variable 'j', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051 [95]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
