
---------- Begin Simulation Statistics ----------
final_tick                                32779748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92504                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724352                       # Number of bytes of host memory used
host_op_rate                                   143499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1081.04                       # Real time elapsed on the host
host_tick_rate                               30322457                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032780                       # Number of seconds simulated
sim_ticks                                 32779748000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  87474079                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85330450                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.655595                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.655595                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7458300                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5707931                       # number of floating regfile writes
system.cpu.idleCycles                          135206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               637299                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11973834                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.636518                       # Inst execution rate
system.cpu.iew.exec_refs                     45912397                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13824507                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4297683                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35017591                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                926                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2395                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14245322                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           186940427                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32087890                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1605873                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             172848811                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11326                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2351195                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 559998                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2367596                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1930                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       321685                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         315614                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 229698502                       # num instructions consuming a value
system.cpu.iew.wb_count                     171719316                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561540                       # average fanout of values written-back
system.cpu.iew.wb_producers                 128984980                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.619290                       # insts written-back per cycle
system.cpu.iew.wb_sent                      172204225                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                291291854                       # number of integer regfile reads
system.cpu.int_regfile_writes               138728081                       # number of integer regfile writes
system.cpu.ipc                               1.525332                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.525332                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2121987      1.22%      1.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120819049     69.26%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   48      0.00%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44906      0.03%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677264      0.96%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1393      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9031      0.01%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               110976      0.06%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20016      0.01%     71.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3357345      1.92%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4826      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           38284      0.02%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          18830      0.01%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32197307     18.46%     91.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12792626      7.33%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           90987      0.05%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1149804      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              174454685                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7314941                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14215133                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6858553                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7281658                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2880480                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016511                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1186595     41.19%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    166      0.01%     41.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    977      0.03%     41.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412588     14.32%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   72      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1267644     44.01%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10936      0.38%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               623      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              879      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              167898237                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          403109696                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    164860763                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         211472880                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  186939067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 174454685                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1360                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31812221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            110689                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            157                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     58385052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      65424291                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.666512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.204895                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13625046     20.83%     20.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9884681     15.11%     35.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10811057     16.52%     52.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10755092     16.44%     68.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5778705      8.83%     77.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5310253      8.12%     85.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5695530      8.71%     94.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1668067      2.55%     97.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1895860      2.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        65424291                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.661013                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2963157                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1026464                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35017591                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14245322                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                71476450                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         65559497                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91487                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        93157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       187335                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            895                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                18136549                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13215923                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            558568                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9223439                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9187999                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.615762                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2176841                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22003                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11083                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10920                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1865                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        31803173                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            557741                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     61156491                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.536577                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.502728                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12621343     20.64%     20.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14256261     23.31%     43.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12795365     20.92%     64.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7000981     11.45%     76.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1545314      2.53%     78.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3948315      6.46%     85.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1363075      2.23%     87.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          829781      1.36%     88.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6796056     11.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     61156491                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6796056                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34605977                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34605977                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34605977                       # number of overall hits
system.cpu.dcache.overall_hits::total        34605977                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       159054                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         159054                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       159054                       # number of overall misses
system.cpu.dcache.overall_misses::total        159054                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6439902494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6439902494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6439902494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6439902494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34765031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34765031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34765031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34765031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004575                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40488.780502                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40488.780502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40488.780502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40488.780502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29508                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          193                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               785                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.589809                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.041667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        72785                       # number of writebacks
system.cpu.dcache.writebacks::total             72785                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67462                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67462                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91592                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        91592                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91592                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4080982994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4080982994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4080982994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4080982994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44556.107455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44556.107455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44556.107455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44556.107455                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91080                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21308799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21308799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       118558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        118558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3521730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3521730000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21427357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21427357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29704.701496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29704.701496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        67450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        67450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        51108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        51108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1203755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1203755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23553.161932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23553.161932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2918172494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2918172494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72060.758939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72060.758939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40484                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40484                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2877227994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2877227994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71070.743849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71070.743849                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.487359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34697569                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            378.827507                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.487359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69621654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69621654                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10230504                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27793480                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19549990                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7290319                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 559998                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8750499                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1786                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              195862481                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9173                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32086534                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13824521                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3245                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16752                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10976115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      125275247                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    18136549                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11375923                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53878906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1123468                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  993                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6511                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10626863                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                131564                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           65424291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.079085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.497808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32704914     49.99%     49.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1337924      2.04%     52.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3140282      4.80%     56.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2048090      3.13%     59.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1528618      2.34%     62.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2290564      3.50%     65.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3923602      6.00%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1027087      1.57%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17423210     26.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             65424291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.276643                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.910863                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10623549                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10623549                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10623549                       # number of overall hits
system.cpu.icache.overall_hits::total        10623549                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3313                       # number of overall misses
system.cpu.icache.overall_misses::total          3313                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    202638500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    202638500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    202638500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    202638500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10626862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10626862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10626862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10626862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61164.654392                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61164.654392                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61164.654392                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61164.654392                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          255                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2077                       # number of writebacks
system.cpu.icache.writebacks::total              2077                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          727                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          727                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          727                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          727                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2586                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2586                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2586                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161273500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161273500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161273500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161273500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000243                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000243                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62364.075793                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62364.075793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62364.075793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62364.075793                       # average overall mshr miss latency
system.cpu.icache.replacements                   2077                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10623549                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10623549                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3313                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    202638500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    202638500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10626862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10626862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61164.654392                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61164.654392                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          727                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          727                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161273500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161273500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000243                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62364.075793                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62364.075793                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.595527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10626135                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2586                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4109.100928                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.595527                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21256310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21256310                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10627895                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1346                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10657257                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5465604                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                27449                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1930                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 907657                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    624                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32779748000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 559998                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13251035                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7253556                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13134                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23674122                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20672446                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              192671229                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 18160                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7171579                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10029748                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3969153                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             131                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           254730285                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   528908333                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                326716852                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7676650                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 42980028                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     743                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  36736974                       # count of insts added to the skid buffer
system.cpu.rob.reads                        241279206                       # The number of ROB reads
system.cpu.rob.writes                       378139237                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  464                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43652                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44116                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 464                       # number of overall hits
system.l2.overall_hits::.cpu.data               43652                       # number of overall hits
system.l2.overall_hits::total                   44116                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47940                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50059                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2119                       # number of overall misses
system.l2.overall_misses::.cpu.data             47940                       # number of overall misses
system.l2.overall_misses::total                 50059                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3477517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3629779500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152262000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3477517500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3629779500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                94175                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               94175                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820364                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.523408                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.531553                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820364                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.523408                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.531553                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71855.592261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72538.954944                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72510.028167                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71855.592261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72538.954944                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72510.028167                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31279                       # number of writebacks
system.l2.writebacks::total                     31279                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50059                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50059                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130619000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2987654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3118273000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130619000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2987654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3118273000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.523408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.531553                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.523408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.531553                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61641.812176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62320.692532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62291.955493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61641.812176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62320.692532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62291.955493                       # average overall mshr miss latency
system.l2.replacements                          42322                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        72785                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            72785                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        72785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        72785                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2072                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2072                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2072                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1677                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2796684500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2796684500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.958577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72064.638734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72064.638734                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2399972250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2399972250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61842.203927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61842.203927                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                464                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152262000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152262000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820364                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71855.592261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71855.592261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130619000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130619000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61641.812176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61641.812176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         41975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41975                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    680833000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    680833000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        51107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         51107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.178684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.178684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74554.643014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74554.643014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    587681750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    587681750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.178684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.178684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64354.111914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64354.111914                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8099.202647                       # Cycle average of tags in use
system.l2.tags.total_refs                      187299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50514                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.707863                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.219144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       116.733346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7915.250156                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1548914                       # Number of tag accesses
system.l2.tags.data_accesses                  1548914                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002801176250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137700                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29373                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50059                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31279                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50059                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31279                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50059                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.061979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.158860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.242948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1910     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.47%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.277083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.708980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1661     86.51%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.16%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              239     12.45%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3203776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     97.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32778284500                       # Total gap between requests
system.mem_ctrls.avgGap                     402988.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4137188.608039329760                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 93583635.847353070974                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61017186.587279446423                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2119                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47940                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31279                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60690500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1405713000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 743362974500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28641.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29322.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23765560.74                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3203776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2119                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50059                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4137189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     93599255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         97736444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4137189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4137189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     61069902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        61069902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     61069902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4137189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     93599255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       158806346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50051                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31252                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3411                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1631                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               527947250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250255000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1466403500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10548.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29298.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40003                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28201                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13098                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   397.261261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   203.787333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   407.336173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5873     44.84%     44.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1563     11.93%     56.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          683      5.21%     61.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          467      3.57%     65.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          406      3.10%     68.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          343      2.62%     71.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          256      1.95%     73.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          377      2.88%     76.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3130     23.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13098                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3203264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               97.720824                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.017187                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50786820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26993835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187360740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83582640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2587019760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3829824870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9362307840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16127876505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.007337                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24279397000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1094340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7406011000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42740040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22713075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      170003400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79552800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2587019760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3173379240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9915104160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15990512475                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.816821                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25727618250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1094340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5957789750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31279                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10149                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38808                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11251                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141546                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141546                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141546                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5205632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5205632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5205632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50059                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54150750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62573750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             53693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       104064                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40485                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40485                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2586                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        51107                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7246                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       274264                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                281510                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       298240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10520128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10818368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42325                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           136500                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006813                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082261                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135570     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    930      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             136500                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32779748000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          168529500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3879998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137388000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
