// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : sipeed_tang_primer_20k.v
// Device     : GW2A-LV18PG256C8/I7
// LiteX sha1 : ca43b003
// Date       : 2023-10-07 11:57:30
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module sipeed_tang_primer_20k (
    input  wire          btn_n0,
    input  wire          btn_n1,
    input  wire          btn_n2,
    input  wire          btn_n3,
    input  wire          btn_n4,
    input  wire          clk27,
    output wire   [13:0] ddram_a,
    output wire    [2:0] ddram_ba,
    output wire          ddram_cas_n,
    output wire          ddram_cke,
    output wire          ddram_clk_n,
    output wire          ddram_clk_p,
    output wire          ddram_cs_n,
    output wire    [1:0] ddram_dm,
    inout  wire   [15:0] ddram_dq,
    inout  wire    [1:0] ddram_dqs_n,
    inout  wire    [1:0] ddram_dqs_p,
    output wire          ddram_odt,
    output wire          ddram_ras_n,
    output wire          ddram_reset_n,
    output wire          ddram_we_n,
    output wire          led0,
    output wire          led1,
    output wire          led2,
    output wire          led3,
    output wire          led4,
    output wire          led5,
    input  wire          serial_rx,
    output reg           serial_tx,
    output reg           spisdcard_clk,
    output reg           spisdcard_cs_n,
    input  wire          spisdcard_miso,
    output reg           spisdcard_mosi
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg    [29:0] builder_comb_rhs_array_muxed0 = 30'd0;
reg    [31:0] builder_comb_rhs_array_muxed1 = 32'd0;
reg     [2:0] builder_comb_rhs_array_muxed10 = 3'd0;
reg           builder_comb_rhs_array_muxed11 = 1'd0;
reg           builder_comb_rhs_array_muxed12 = 1'd0;
reg           builder_comb_rhs_array_muxed13 = 1'd0;
reg           builder_comb_rhs_array_muxed14 = 1'd0;
reg    [12:0] builder_comb_rhs_array_muxed15 = 13'd0;
reg     [2:0] builder_comb_rhs_array_muxed16 = 3'd0;
reg           builder_comb_rhs_array_muxed17 = 1'd0;
reg           builder_comb_rhs_array_muxed18 = 1'd0;
reg           builder_comb_rhs_array_muxed19 = 1'd0;
reg     [3:0] builder_comb_rhs_array_muxed2 = 4'd0;
reg    [19:0] builder_comb_rhs_array_muxed20 = 20'd0;
reg           builder_comb_rhs_array_muxed21 = 1'd0;
reg           builder_comb_rhs_array_muxed22 = 1'd0;
reg    [19:0] builder_comb_rhs_array_muxed23 = 20'd0;
reg           builder_comb_rhs_array_muxed24 = 1'd0;
reg           builder_comb_rhs_array_muxed25 = 1'd0;
reg    [19:0] builder_comb_rhs_array_muxed26 = 20'd0;
reg           builder_comb_rhs_array_muxed27 = 1'd0;
reg           builder_comb_rhs_array_muxed28 = 1'd0;
reg    [19:0] builder_comb_rhs_array_muxed29 = 20'd0;
reg           builder_comb_rhs_array_muxed3 = 1'd0;
reg           builder_comb_rhs_array_muxed30 = 1'd0;
reg           builder_comb_rhs_array_muxed31 = 1'd0;
reg    [19:0] builder_comb_rhs_array_muxed32 = 20'd0;
reg           builder_comb_rhs_array_muxed33 = 1'd0;
reg           builder_comb_rhs_array_muxed34 = 1'd0;
reg    [19:0] builder_comb_rhs_array_muxed35 = 20'd0;
reg           builder_comb_rhs_array_muxed36 = 1'd0;
reg           builder_comb_rhs_array_muxed37 = 1'd0;
reg    [19:0] builder_comb_rhs_array_muxed38 = 20'd0;
reg           builder_comb_rhs_array_muxed39 = 1'd0;
reg           builder_comb_rhs_array_muxed4 = 1'd0;
reg           builder_comb_rhs_array_muxed40 = 1'd0;
reg    [19:0] builder_comb_rhs_array_muxed41 = 20'd0;
reg           builder_comb_rhs_array_muxed42 = 1'd0;
reg           builder_comb_rhs_array_muxed43 = 1'd0;
reg           builder_comb_rhs_array_muxed5 = 1'd0;
reg     [2:0] builder_comb_rhs_array_muxed6 = 3'd0;
reg     [1:0] builder_comb_rhs_array_muxed7 = 2'd0;
reg           builder_comb_rhs_array_muxed8 = 1'd0;
reg    [12:0] builder_comb_rhs_array_muxed9 = 13'd0;
reg           builder_comb_t_array_muxed0 = 1'd0;
reg           builder_comb_t_array_muxed1 = 1'd0;
reg           builder_comb_t_array_muxed2 = 1'd0;
reg           builder_comb_t_array_muxed3 = 1'd0;
reg           builder_comb_t_array_muxed4 = 1'd0;
reg           builder_comb_t_array_muxed5 = 1'd0;
reg    [19:0] builder_count = 20'd1000000;
wire    [4:0] builder_csr_bankarray_adr;
wire    [4:0] builder_csr_bankarray_csrbank0_in_r;
reg           builder_csr_bankarray_csrbank0_in_re = 1'd0;
wire    [4:0] builder_csr_bankarray_csrbank0_in_w;
reg           builder_csr_bankarray_csrbank0_in_we = 1'd0;
wire          builder_csr_bankarray_csrbank0_sel;
wire   [31:0] builder_csr_bankarray_csrbank1_bus_errors_r;
reg           builder_csr_bankarray_csrbank1_bus_errors_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_bus_errors_w;
reg           builder_csr_bankarray_csrbank1_bus_errors_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_reset0_r;
reg           builder_csr_bankarray_csrbank1_reset0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_reset0_w;
reg           builder_csr_bankarray_csrbank1_reset0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_scratch0_r;
reg           builder_csr_bankarray_csrbank1_scratch0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank1_scratch0_w;
reg           builder_csr_bankarray_csrbank1_scratch0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_sel;
wire    [1:0] builder_csr_bankarray_csrbank2_burstdet_seen_r;
reg           builder_csr_bankarray_csrbank2_burstdet_seen_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank2_burstdet_seen_w;
reg           builder_csr_bankarray_csrbank2_burstdet_seen_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank2_dly_sel0_r;
reg           builder_csr_bankarray_csrbank2_dly_sel0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank2_dly_sel0_w;
reg           builder_csr_bankarray_csrbank2_dly_sel0_we = 1'd0;
wire          builder_csr_bankarray_csrbank2_sel;
wire    [5:0] builder_csr_bankarray_csrbank3_out0_r;
reg           builder_csr_bankarray_csrbank3_out0_re = 1'd0;
wire    [5:0] builder_csr_bankarray_csrbank3_out0_w;
reg           builder_csr_bankarray_csrbank3_out0_we = 1'd0;
wire          builder_csr_bankarray_csrbank3_sel;
wire    [3:0] builder_csr_bankarray_csrbank4_dfii_control0_r;
reg           builder_csr_bankarray_csrbank4_dfii_control0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank4_dfii_control0_w;
reg           builder_csr_bankarray_csrbank4_dfii_control0_we = 1'd0;
wire   [12:0] builder_csr_bankarray_csrbank4_dfii_pi0_address0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_address0_re = 1'd0;
wire   [12:0] builder_csr_bankarray_csrbank4_dfii_pi0_address0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank4_dfii_pi0_command0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank4_dfii_pi0_command0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_we = 1'd0;
wire   [12:0] builder_csr_bankarray_csrbank4_dfii_pi1_address0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_address0_re = 1'd0;
wire   [12:0] builder_csr_bankarray_csrbank4_dfii_pi1_address0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_address0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank4_dfii_pi1_command0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank4_dfii_pi1_command0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_command0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_r;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_w;
reg           builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_sel;
wire   [15:0] builder_csr_bankarray_csrbank5_clk_divider0_r;
reg           builder_csr_bankarray_csrbank5_clk_divider0_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank5_clk_divider0_w;
reg           builder_csr_bankarray_csrbank5_clk_divider0_we = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank5_control0_r;
reg           builder_csr_bankarray_csrbank5_control0_re = 1'd0;
wire   [15:0] builder_csr_bankarray_csrbank5_control0_w;
reg           builder_csr_bankarray_csrbank5_control0_we = 1'd0;
wire   [16:0] builder_csr_bankarray_csrbank5_cs0_r;
reg           builder_csr_bankarray_csrbank5_cs0_re = 1'd0;
wire   [16:0] builder_csr_bankarray_csrbank5_cs0_w;
reg           builder_csr_bankarray_csrbank5_cs0_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_loopback0_r;
reg           builder_csr_bankarray_csrbank5_loopback0_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_loopback0_w;
reg           builder_csr_bankarray_csrbank5_loopback0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank5_miso_r;
reg           builder_csr_bankarray_csrbank5_miso_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank5_miso_w;
reg           builder_csr_bankarray_csrbank5_miso_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank5_mosi0_r;
reg           builder_csr_bankarray_csrbank5_mosi0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank5_mosi0_w;
reg           builder_csr_bankarray_csrbank5_mosi0_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_sel;
wire    [1:0] builder_csr_bankarray_csrbank5_status_r;
reg           builder_csr_bankarray_csrbank5_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_status_w;
reg           builder_csr_bankarray_csrbank5_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_en0_r;
reg           builder_csr_bankarray_csrbank6_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_en0_w;
reg           builder_csr_bankarray_csrbank6_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_ev_enable0_r;
reg           builder_csr_bankarray_csrbank6_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_ev_enable0_w;
reg           builder_csr_bankarray_csrbank6_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_ev_pending_r;
reg           builder_csr_bankarray_csrbank6_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_ev_pending_w;
reg           builder_csr_bankarray_csrbank6_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_ev_status_r;
reg           builder_csr_bankarray_csrbank6_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_ev_status_w;
reg           builder_csr_bankarray_csrbank6_ev_status_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_load0_r;
reg           builder_csr_bankarray_csrbank6_load0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_load0_w;
reg           builder_csr_bankarray_csrbank6_load0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_reload0_r;
reg           builder_csr_bankarray_csrbank6_reload0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_reload0_w;
reg           builder_csr_bankarray_csrbank6_reload0_we = 1'd0;
wire          builder_csr_bankarray_csrbank6_sel;
wire          builder_csr_bankarray_csrbank6_update_value0_r;
reg           builder_csr_bankarray_csrbank6_update_value0_re = 1'd0;
wire          builder_csr_bankarray_csrbank6_update_value0_w;
reg           builder_csr_bankarray_csrbank6_update_value0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_value_r;
reg           builder_csr_bankarray_csrbank6_value_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank6_value_w;
reg           builder_csr_bankarray_csrbank6_value_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank7_ev_enable0_r;
reg           builder_csr_bankarray_csrbank7_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank7_ev_enable0_w;
reg           builder_csr_bankarray_csrbank7_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank7_ev_pending_r;
reg           builder_csr_bankarray_csrbank7_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank7_ev_pending_w;
reg           builder_csr_bankarray_csrbank7_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank7_ev_status_r;
reg           builder_csr_bankarray_csrbank7_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank7_ev_status_w;
reg           builder_csr_bankarray_csrbank7_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank7_rxempty_r;
reg           builder_csr_bankarray_csrbank7_rxempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank7_rxempty_w;
reg           builder_csr_bankarray_csrbank7_rxempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank7_rxfull_r;
reg           builder_csr_bankarray_csrbank7_rxfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank7_rxfull_w;
reg           builder_csr_bankarray_csrbank7_rxfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank7_sel;
wire          builder_csr_bankarray_csrbank7_txempty_r;
reg           builder_csr_bankarray_csrbank7_txempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank7_txempty_w;
reg           builder_csr_bankarray_csrbank7_txempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank7_txfull_r;
reg           builder_csr_bankarray_csrbank7_txfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank7_txfull_w;
reg           builder_csr_bankarray_csrbank7_txfull_we = 1'd0;
wire    [7:0] builder_csr_bankarray_dat_r;
wire   [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
wire          builder_csr_bankarray_interface0_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
wire          builder_csr_bankarray_interface1_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
wire          builder_csr_bankarray_interface2_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
wire          builder_csr_bankarray_interface3_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
wire          builder_csr_bankarray_interface4_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
wire          builder_csr_bankarray_interface5_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface6_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface6_bank_bus_dat_w;
wire          builder_csr_bankarray_interface6_bank_bus_we;
wire   [13:0] builder_csr_bankarray_interface7_bank_bus_adr;
reg    [31:0] builder_csr_bankarray_interface7_bank_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_interface7_bank_bus_dat_w;
wire          builder_csr_bankarray_interface7_bank_bus_we;
wire          builder_csr_bankarray_sel;
reg           builder_csr_bankarray_sel_r = 1'd0;
wire   [13:0] builder_csr_bankarray_sram_bus_adr;
reg    [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] builder_csr_bankarray_sram_bus_dat_w;
wire          builder_csr_bankarray_sram_bus_we;
wire   [13:0] builder_csr_interconnect_adr;
wire   [31:0] builder_csr_interconnect_dat_r;
wire   [31:0] builder_csr_interconnect_dat_w;
wire          builder_csr_interconnect_we;
wire          builder_done;
reg           builder_error = 1'd0;
wire          builder_grant;
reg           builder_multiregimpl0_regs0 = 1'd0;
reg           builder_multiregimpl0_regs1 = 1'd0;
reg           builder_multiregimpl1_regs0 = 1'd0;
reg           builder_multiregimpl1_regs1 = 1'd0;
reg     [4:0] builder_multiregimpl2_regs0 = 5'd0;
reg     [4:0] builder_multiregimpl2_regs1 = 5'd0;
wire          builder_request;
wire          builder_rst10;
wire          builder_rst11;
reg           builder_shared_ack = 1'd0;
wire   [29:0] builder_shared_adr;
wire    [1:0] builder_shared_bte;
wire    [2:0] builder_shared_cti;
wire          builder_shared_cyc;
reg    [31:0] builder_shared_dat_r = 32'd0;
wire   [31:0] builder_shared_dat_w;
wire          builder_shared_err;
wire    [3:0] builder_shared_sel;
wire          builder_shared_stb;
wire          builder_shared_we;
reg     [5:0] builder_slave_sel = 6'd0;
reg     [5:0] builder_slave_sel_r = 6'd0;
reg    [13:0] builder_soclinux_adr = 14'd0;
reg    [13:0] builder_soclinux_adr_wishbone2csr_next_value1 = 14'd0;
reg           builder_soclinux_adr_wishbone2csr_next_value_ce1 = 1'd0;
reg     [2:0] builder_soclinux_bankmachine0_next_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine0_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine1_next_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine1_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine2_next_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine2_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine3_next_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine3_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine4_next_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine4_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine5_next_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine5_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine6_next_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine6_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine7_next_state = 3'd0;
reg     [2:0] builder_soclinux_bankmachine7_state = 3'd0;
wire   [31:0] builder_soclinux_dat_r;
reg    [31:0] builder_soclinux_dat_w = 32'd0;
reg    [31:0] builder_soclinux_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           builder_soclinux_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg     [1:0] builder_soclinux_fullmemorywe_next_state = 2'd0;
reg     [1:0] builder_soclinux_fullmemorywe_state = 2'd0;
wire          builder_soclinux_gw2apll0;
wire          builder_soclinux_gw2apll1;
wire          builder_soclinux_gw2apll2;
reg     [1:0] builder_soclinux_litedramwishbone2native_next_state = 2'd0;
reg     [1:0] builder_soclinux_litedramwishbone2native_state = 2'd0;
reg           builder_soclinux_locked0 = 1'd0;
reg           builder_soclinux_locked1 = 1'd0;
reg           builder_soclinux_locked2 = 1'd0;
reg           builder_soclinux_locked3 = 1'd0;
reg           builder_soclinux_locked4 = 1'd0;
reg           builder_soclinux_locked5 = 1'd0;
reg           builder_soclinux_locked6 = 1'd0;
reg           builder_soclinux_locked7 = 1'd0;
reg     [3:0] builder_soclinux_multiplexer_next_state = 4'd0;
reg     [3:0] builder_soclinux_multiplexer_state = 4'd0;
reg           builder_soclinux_new_master_rdata_valid0 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid1 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid10 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid11 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid12 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid2 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid3 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid4 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid5 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid6 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid7 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid8 = 1'd0;
reg           builder_soclinux_new_master_rdata_valid9 = 1'd0;
reg           builder_soclinux_new_master_wdata_ready0 = 1'd0;
reg           builder_soclinux_new_master_wdata_ready1 = 1'd0;
reg           builder_soclinux_new_master_wdata_ready2 = 1'd0;
reg     [1:0] builder_soclinux_refresher_next_state = 2'd0;
reg     [1:0] builder_soclinux_refresher_state = 2'd0;
wire          builder_soclinux_roundrobin0_ce;
wire          builder_soclinux_roundrobin0_grant;
wire          builder_soclinux_roundrobin0_request;
wire          builder_soclinux_roundrobin1_ce;
wire          builder_soclinux_roundrobin1_grant;
wire          builder_soclinux_roundrobin1_request;
wire          builder_soclinux_roundrobin2_ce;
wire          builder_soclinux_roundrobin2_grant;
wire          builder_soclinux_roundrobin2_request;
wire          builder_soclinux_roundrobin3_ce;
wire          builder_soclinux_roundrobin3_grant;
wire          builder_soclinux_roundrobin3_request;
wire          builder_soclinux_roundrobin4_ce;
wire          builder_soclinux_roundrobin4_grant;
wire          builder_soclinux_roundrobin4_request;
wire          builder_soclinux_roundrobin5_ce;
wire          builder_soclinux_roundrobin5_grant;
wire          builder_soclinux_roundrobin5_request;
wire          builder_soclinux_roundrobin6_ce;
wire          builder_soclinux_roundrobin6_grant;
wire          builder_soclinux_roundrobin6_request;
wire          builder_soclinux_roundrobin7_ce;
wire          builder_soclinux_roundrobin7_grant;
wire          builder_soclinux_roundrobin7_request;
reg           builder_soclinux_rs232phyrx_next_state = 1'd0;
reg           builder_soclinux_rs232phyrx_state = 1'd0;
reg           builder_soclinux_rs232phytx_next_state = 1'd0;
reg           builder_soclinux_rs232phytx_state = 1'd0;
reg     [1:0] builder_soclinux_spimaster_next_state = 2'd0;
reg     [1:0] builder_soclinux_spimaster_state = 2'd0;
reg           builder_soclinux_we = 1'd0;
reg           builder_soclinux_we_wishbone2csr_next_value2 = 1'd0;
reg           builder_soclinux_we_wishbone2csr_next_value_ce2 = 1'd0;
reg     [1:0] builder_soclinux_wishbone2csr_next_state = 2'd0;
reg     [1:0] builder_soclinux_wishbone2csr_state = 2'd0;
reg           builder_soclinux_wishbone_ack = 1'd0;
wire   [29:0] builder_soclinux_wishbone_adr;
wire    [1:0] builder_soclinux_wishbone_bte;
wire    [2:0] builder_soclinux_wishbone_cti;
wire          builder_soclinux_wishbone_cyc;
reg    [31:0] builder_soclinux_wishbone_dat_r = 32'd0;
wire   [31:0] builder_soclinux_wishbone_dat_w;
reg           builder_soclinux_wishbone_err = 1'd0;
wire    [3:0] builder_soclinux_wishbone_sel;
wire          builder_soclinux_wishbone_stb;
wire          builder_soclinux_wishbone_we;
reg           builder_sync_f_array_muxed = 1'd0;
reg     [2:0] builder_sync_rhs_array_muxed0 = 3'd0;
reg    [12:0] builder_sync_rhs_array_muxed1 = 13'd0;
reg           builder_sync_rhs_array_muxed10 = 1'd0;
reg           builder_sync_rhs_array_muxed11 = 1'd0;
reg           builder_sync_rhs_array_muxed12 = 1'd0;
reg           builder_sync_rhs_array_muxed13 = 1'd0;
reg           builder_sync_rhs_array_muxed2 = 1'd0;
reg           builder_sync_rhs_array_muxed3 = 1'd0;
reg           builder_sync_rhs_array_muxed4 = 1'd0;
reg           builder_sync_rhs_array_muxed5 = 1'd0;
reg           builder_sync_rhs_array_muxed6 = 1'd0;
reg     [2:0] builder_sync_rhs_array_muxed7 = 3'd0;
reg    [12:0] builder_sync_rhs_array_muxed8 = 13'd0;
reg           builder_sync_rhs_array_muxed9 = 1'd0;
wire          builder_wait;
reg           buttons_re = 1'd0;
wire    [4:0] buttons_status;
wire          buttons_we;
wire          crg_clkin;
wire          crg_clkout;
wire          crg_locked;
reg    [15:0] crg_por_count = 16'd65535;
wire          crg_por_done;
wire          crg_reset0;
wire          crg_reset1;
reg           crg_rst = 1'd0;
wire          crg_stop;
wire          gw2ddrphy0;
wire          gw2ddrphy1;
wire          gw2ddrphy10;
wire          gw2ddrphy11;
wire          gw2ddrphy12;
wire          gw2ddrphy13;
wire          gw2ddrphy14;
wire          gw2ddrphy15;
wire          gw2ddrphy16;
wire          gw2ddrphy17;
wire          gw2ddrphy18;
wire          gw2ddrphy19;
wire          gw2ddrphy2;
wire          gw2ddrphy20;
wire          gw2ddrphy21;
wire          gw2ddrphy22;
wire          gw2ddrphy23;
wire          gw2ddrphy24;
wire          gw2ddrphy25;
wire          gw2ddrphy26;
wire          gw2ddrphy27;
wire          gw2ddrphy28;
wire          gw2ddrphy29;
wire          gw2ddrphy3;
wire          gw2ddrphy30;
wire          gw2ddrphy31;
wire          gw2ddrphy32;
wire          gw2ddrphy33;
wire          gw2ddrphy34;
wire          gw2ddrphy35;
wire          gw2ddrphy36;
wire          gw2ddrphy37;
wire          gw2ddrphy38;
wire          gw2ddrphy39;
wire          gw2ddrphy4;
wire          gw2ddrphy40;
wire          gw2ddrphy41;
wire          gw2ddrphy42;
wire          gw2ddrphy43;
wire          gw2ddrphy44;
wire          gw2ddrphy45;
wire          gw2ddrphy46;
wire          gw2ddrphy47;
wire          gw2ddrphy48;
wire          gw2ddrphy49;
wire          gw2ddrphy5;
wire          gw2ddrphy50;
wire          gw2ddrphy51;
wire          gw2ddrphy52;
wire          gw2ddrphy53;
wire          gw2ddrphy54;
wire          gw2ddrphy55;
wire          gw2ddrphy6;
wire          gw2ddrphy7;
wire          gw2ddrphy8;
wire          gw2ddrphy9;
wire    [3:0] gw2ddrphy_bitslip0_i;
reg     [3:0] gw2ddrphy_bitslip0_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip0_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip0_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip10_i;
reg     [3:0] gw2ddrphy_bitslip10_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip10_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip10_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip11_i;
reg     [3:0] gw2ddrphy_bitslip11_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip11_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip11_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip12_i;
reg     [3:0] gw2ddrphy_bitslip12_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip12_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip12_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip13_i;
reg     [3:0] gw2ddrphy_bitslip13_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip13_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip13_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip14_i;
reg     [3:0] gw2ddrphy_bitslip14_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip14_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip14_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip15_i;
reg     [3:0] gw2ddrphy_bitslip15_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip15_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip15_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip1_i;
reg     [3:0] gw2ddrphy_bitslip1_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip1_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip1_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip2_i;
reg     [3:0] gw2ddrphy_bitslip2_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip2_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip2_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip3_i;
reg     [3:0] gw2ddrphy_bitslip3_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip3_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip3_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip4_i;
reg     [3:0] gw2ddrphy_bitslip4_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip4_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip4_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip5_i;
reg     [3:0] gw2ddrphy_bitslip5_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip5_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip5_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip6_i;
reg     [3:0] gw2ddrphy_bitslip6_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip6_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip6_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip7_i;
reg     [3:0] gw2ddrphy_bitslip7_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip7_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip7_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip8_i;
reg     [3:0] gw2ddrphy_bitslip8_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip8_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip8_value = 2'd0;
wire    [3:0] gw2ddrphy_bitslip9_i;
reg     [3:0] gw2ddrphy_bitslip9_o = 4'd0;
reg     [7:0] gw2ddrphy_bitslip9_r = 8'd0;
reg     [1:0] gw2ddrphy_bitslip9_value = 2'd0;
wire          gw2ddrphy_bl8_chunk;
wire          gw2ddrphy_burstdet0;
wire          gw2ddrphy_burstdet1;
wire          gw2ddrphy_burstdet_clr_r;
reg           gw2ddrphy_burstdet_clr_re = 1'd0;
reg           gw2ddrphy_burstdet_clr_w = 1'd0;
reg           gw2ddrphy_burstdet_clr_we = 1'd0;
reg           gw2ddrphy_burstdet_d0 = 1'd0;
reg           gw2ddrphy_burstdet_d1 = 1'd0;
reg           gw2ddrphy_burstdet_seen_re = 1'd0;
reg     [1:0] gw2ddrphy_burstdet_seen_status = 2'd0;
wire          gw2ddrphy_burstdet_seen_we;
reg     [6:0] gw2ddrphy_counter = 7'd0;
wire    [1:0] gw2ddrphy_datavalid;
wire    [7:0] gw2ddrphy_delay0;
wire    [7:0] gw2ddrphy_delay1;
wire          gw2ddrphy_dfi_p0_act_n;
wire   [13:0] gw2ddrphy_dfi_p0_address;
wire    [2:0] gw2ddrphy_dfi_p0_bank;
wire          gw2ddrphy_dfi_p0_cas_n;
wire          gw2ddrphy_dfi_p0_cke;
wire          gw2ddrphy_dfi_p0_cs_n;
wire          gw2ddrphy_dfi_p0_odt;
wire          gw2ddrphy_dfi_p0_ras_n;
reg    [63:0] gw2ddrphy_dfi_p0_rddata = 64'd0;
wire          gw2ddrphy_dfi_p0_rddata_en;
wire          gw2ddrphy_dfi_p0_rddata_valid;
wire          gw2ddrphy_dfi_p0_reset_n;
wire          gw2ddrphy_dfi_p0_we_n;
wire   [63:0] gw2ddrphy_dfi_p0_wrdata;
wire          gw2ddrphy_dfi_p0_wrdata_en;
wire    [7:0] gw2ddrphy_dfi_p0_wrdata_mask;
wire          gw2ddrphy_dfi_p1_act_n;
wire   [13:0] gw2ddrphy_dfi_p1_address;
wire    [2:0] gw2ddrphy_dfi_p1_bank;
wire          gw2ddrphy_dfi_p1_cas_n;
wire          gw2ddrphy_dfi_p1_cke;
wire          gw2ddrphy_dfi_p1_cs_n;
wire          gw2ddrphy_dfi_p1_odt;
wire          gw2ddrphy_dfi_p1_ras_n;
reg    [63:0] gw2ddrphy_dfi_p1_rddata = 64'd0;
wire          gw2ddrphy_dfi_p1_rddata_en;
wire          gw2ddrphy_dfi_p1_rddata_valid;
wire          gw2ddrphy_dfi_p1_reset_n;
wire          gw2ddrphy_dfi_p1_we_n;
wire   [63:0] gw2ddrphy_dfi_p1_wrdata;
wire          gw2ddrphy_dfi_p1_wrdata_en;
wire    [7:0] gw2ddrphy_dfi_p1_wrdata_mask;
reg           gw2ddrphy_dly_sel_re = 1'd0;
reg     [1:0] gw2ddrphy_dly_sel_storage = 2'd0;
reg     [7:0] gw2ddrphy_dm_o_data0 = 8'd0;
reg     [7:0] gw2ddrphy_dm_o_data1 = 8'd0;
reg     [7:0] gw2ddrphy_dm_o_data_d0 = 8'd0;
reg     [7:0] gw2ddrphy_dm_o_data_d1 = 8'd0;
reg     [3:0] gw2ddrphy_dm_o_data_muxed0 = 4'd0;
reg     [3:0] gw2ddrphy_dm_o_data_muxed1 = 4'd0;
wire          gw2ddrphy_dq_i0;
wire          gw2ddrphy_dq_i1;
wire          gw2ddrphy_dq_i10;
wire          gw2ddrphy_dq_i11;
wire          gw2ddrphy_dq_i12;
wire          gw2ddrphy_dq_i13;
wire          gw2ddrphy_dq_i14;
wire          gw2ddrphy_dq_i15;
wire          gw2ddrphy_dq_i2;
wire          gw2ddrphy_dq_i3;
wire          gw2ddrphy_dq_i4;
wire          gw2ddrphy_dq_i5;
wire          gw2ddrphy_dq_i6;
wire          gw2ddrphy_dq_i7;
wire          gw2ddrphy_dq_i8;
wire          gw2ddrphy_dq_i9;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d0 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d1 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d10 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d11 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d12 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d13 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d14 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d15 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d2 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d3 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d4 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d5 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d6 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d7 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d8 = 4'd0;
reg     [3:0] gw2ddrphy_dq_i_bitslip_o_d9 = 4'd0;
wire    [7:0] gw2ddrphy_dq_i_data0;
wire    [7:0] gw2ddrphy_dq_i_data1;
wire    [7:0] gw2ddrphy_dq_i_data10;
wire    [7:0] gw2ddrphy_dq_i_data11;
wire    [7:0] gw2ddrphy_dq_i_data12;
wire    [7:0] gw2ddrphy_dq_i_data13;
wire    [7:0] gw2ddrphy_dq_i_data14;
wire    [7:0] gw2ddrphy_dq_i_data15;
wire    [7:0] gw2ddrphy_dq_i_data2;
wire    [7:0] gw2ddrphy_dq_i_data3;
wire    [7:0] gw2ddrphy_dq_i_data4;
wire    [7:0] gw2ddrphy_dq_i_data5;
wire    [7:0] gw2ddrphy_dq_i_data6;
wire    [7:0] gw2ddrphy_dq_i_data7;
wire    [7:0] gw2ddrphy_dq_i_data8;
wire    [7:0] gw2ddrphy_dq_i_data9;
wire          gw2ddrphy_dq_o0;
wire          gw2ddrphy_dq_o1;
wire          gw2ddrphy_dq_o10;
wire          gw2ddrphy_dq_o11;
wire          gw2ddrphy_dq_o12;
wire          gw2ddrphy_dq_o13;
wire          gw2ddrphy_dq_o14;
wire          gw2ddrphy_dq_o15;
wire          gw2ddrphy_dq_o2;
wire          gw2ddrphy_dq_o3;
wire          gw2ddrphy_dq_o4;
wire          gw2ddrphy_dq_o5;
wire          gw2ddrphy_dq_o6;
wire          gw2ddrphy_dq_o7;
wire          gw2ddrphy_dq_o8;
wire          gw2ddrphy_dq_o9;
reg     [7:0] gw2ddrphy_dq_o_data0 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data1 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data10 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data11 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data12 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data13 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data14 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data15 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data2 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data3 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data4 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data5 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data6 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data7 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data8 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data9 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d0 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d1 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d10 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d11 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d12 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d13 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d14 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d15 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d2 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d3 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d4 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d5 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d6 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d7 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d8 = 8'd0;
reg     [7:0] gw2ddrphy_dq_o_data_d9 = 8'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed0 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed1 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed10 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed11 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed12 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed13 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed14 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed15 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed2 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed3 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed4 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed5 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed6 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed7 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed8 = 4'd0;
reg     [3:0] gw2ddrphy_dq_o_data_muxed9 = 4'd0;
wire          gw2ddrphy_dq_o_oen0;
wire          gw2ddrphy_dq_o_oen1;
wire          gw2ddrphy_dq_o_oen10;
wire          gw2ddrphy_dq_o_oen11;
wire          gw2ddrphy_dq_o_oen12;
wire          gw2ddrphy_dq_o_oen13;
wire          gw2ddrphy_dq_o_oen14;
wire          gw2ddrphy_dq_o_oen15;
wire          gw2ddrphy_dq_o_oen2;
wire          gw2ddrphy_dq_o_oen3;
wire          gw2ddrphy_dq_o_oen4;
wire          gw2ddrphy_dq_o_oen5;
wire          gw2ddrphy_dq_o_oen6;
wire          gw2ddrphy_dq_o_oen7;
wire          gw2ddrphy_dq_o_oen8;
wire          gw2ddrphy_dq_o_oen9;
wire          gw2ddrphy_dq_oe;
wire          gw2ddrphy_dqs_i0;
wire          gw2ddrphy_dqs_i1;
wire          gw2ddrphy_dqs_o0;
wire          gw2ddrphy_dqs_o1;
wire          gw2ddrphy_dqs_o_oen0;
wire          gw2ddrphy_dqs_o_oen1;
wire          gw2ddrphy_dqs_oe;
wire          gw2ddrphy_dqs_postamble;
wire          gw2ddrphy_dqs_preamble;
wire          gw2ddrphy_dqs_re;
wire          gw2ddrphy_dqsr900;
wire          gw2ddrphy_dqsr901;
wire          gw2ddrphy_dqsw0;
wire          gw2ddrphy_dqsw1;
wire          gw2ddrphy_dqsw2700;
wire          gw2ddrphy_dqsw2701;
reg           gw2ddrphy_freeze = 1'd0;
wire          gw2ddrphy_lock0;
wire          gw2ddrphy_lock1;
reg           gw2ddrphy_lock_d = 1'd0;
wire          gw2ddrphy_new_lock;
wire          gw2ddrphy_pad_clk;
wire          gw2ddrphy_pad_oddrx2f0;
wire          gw2ddrphy_pad_oddrx2f1;
wire          gw2ddrphy_pad_oddrx2f10;
wire          gw2ddrphy_pad_oddrx2f11;
wire          gw2ddrphy_pad_oddrx2f12;
wire          gw2ddrphy_pad_oddrx2f13;
wire          gw2ddrphy_pad_oddrx2f14;
wire          gw2ddrphy_pad_oddrx2f15;
wire          gw2ddrphy_pad_oddrx2f16;
wire          gw2ddrphy_pad_oddrx2f17;
wire          gw2ddrphy_pad_oddrx2f18;
wire          gw2ddrphy_pad_oddrx2f19;
wire          gw2ddrphy_pad_oddrx2f2;
wire          gw2ddrphy_pad_oddrx2f20;
wire          gw2ddrphy_pad_oddrx2f21;
wire          gw2ddrphy_pad_oddrx2f22;
wire          gw2ddrphy_pad_oddrx2f23;
wire          gw2ddrphy_pad_oddrx2f24;
wire          gw2ddrphy_pad_oddrx2f3;
wire          gw2ddrphy_pad_oddrx2f4;
wire          gw2ddrphy_pad_oddrx2f5;
wire          gw2ddrphy_pad_oddrx2f6;
wire          gw2ddrphy_pad_oddrx2f7;
wire          gw2ddrphy_pad_oddrx2f8;
wire          gw2ddrphy_pad_oddrx2f9;
wire          gw2ddrphy_pause0;
reg           gw2ddrphy_pause1 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline10 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline11 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline7 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline8 = 1'd0;
reg           gw2ddrphy_rddata_en_tappeddelayline9 = 1'd0;
reg     [2:0] gw2ddrphy_rdly0 = 3'd0;
reg     [2:0] gw2ddrphy_rdly1 = 3'd0;
wire          gw2ddrphy_rdly_dq_bitslip_r;
reg           gw2ddrphy_rdly_dq_bitslip_re = 1'd0;
wire          gw2ddrphy_rdly_dq_bitslip_rst_r;
reg           gw2ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
reg           gw2ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           gw2ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           gw2ddrphy_rdly_dq_bitslip_w = 1'd0;
reg           gw2ddrphy_rdly_dq_bitslip_we = 1'd0;
wire          gw2ddrphy_rdly_dq_inc_r;
reg           gw2ddrphy_rdly_dq_inc_re = 1'd0;
reg           gw2ddrphy_rdly_dq_inc_w = 1'd0;
reg           gw2ddrphy_rdly_dq_inc_we = 1'd0;
wire          gw2ddrphy_rdly_dq_rst_r;
reg           gw2ddrphy_rdly_dq_rst_re = 1'd0;
reg           gw2ddrphy_rdly_dq_rst_w = 1'd0;
reg           gw2ddrphy_rdly_dq_rst_we = 1'd0;
wire    [2:0] gw2ddrphy_rdpntr0;
wire    [2:0] gw2ddrphy_rdpntr1;
wire          gw2ddrphy_reset0;
reg           gw2ddrphy_reset1 = 1'd0;
wire          gw2ddrphy_stop0;
reg           gw2ddrphy_stop1 = 1'd0;
reg           gw2ddrphy_update = 1'd0;
reg           gw2ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           gw2ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           gw2ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
reg           gw2ddrphy_wrdata_en_tappeddelayline3 = 1'd0;
reg           gw2ddrphy_wrdata_en_tappeddelayline4 = 1'd0;
reg           gw2ddrphy_wrdata_en_tappeddelayline5 = 1'd0;
wire    [2:0] gw2ddrphy_wrpntr0;
wire    [2:0] gw2ddrphy_wrpntr1;
wire          init_clk;
wire          init_rst;
reg     [5:0] leds_chaser = 6'd0;
reg    [21:0] leds_count = 22'd4000000;
wire          leds_done;
reg     [5:0] leds_leds = 6'd0;
reg           leds_mode = 1'd0;
reg           leds_re = 1'd0;
reg     [5:0] leds_storage = 6'd0;
wire          leds_wait;
wire          por_clk;
reg           por_rst = 1'd0;
reg           soclinux_aborted = 1'd0;
reg           soclinux_aborted_litedramwishbone2native_next_value = 1'd0;
reg           soclinux_aborted_litedramwishbone2native_next_value_ce = 1'd0;
reg     [1:0] soclinux_adr_offset_r = 2'd0;
wire          soclinux_bus_error;
reg    [31:0] soclinux_bus_errors = 32'd0;
reg           soclinux_bus_errors_re = 1'd0;
wire   [31:0] soclinux_bus_errors_status;
wire          soclinux_bus_errors_we;
wire          soclinux_clintbus_ack;
wire   [29:0] soclinux_clintbus_adr;
wire    [1:0] soclinux_clintbus_bte;
wire    [2:0] soclinux_clintbus_cti;
wire          soclinux_clintbus_cyc;
wire   [31:0] soclinux_clintbus_dat_r;
wire   [31:0] soclinux_clintbus_dat_w;
reg           soclinux_clintbus_err = 1'd0;
wire    [3:0] soclinux_clintbus_sel;
wire          soclinux_clintbus_stb;
wire          soclinux_clintbus_we;
wire   [15:0] soclinux_clk_divider0;
reg    [15:0] soclinux_clk_divider1 = 16'd0;
reg           soclinux_clk_enable = 1'd0;
wire          soclinux_clk_fall;
wire          soclinux_clk_rise;
reg           soclinux_control_re = 1'd0;
reg    [15:0] soclinux_control_storage = 16'd0;
reg     [2:0] soclinux_count = 3'd0;
reg     [2:0] soclinux_count_spimaster_next_value = 3'd0;
reg           soclinux_count_spimaster_next_value_ce = 1'd0;
wire          soclinux_cpu_rst;
wire          soclinux_cs;
wire          soclinux_cs_mode;
reg           soclinux_cs_re = 1'd0;
reg    [16:0] soclinux_cs_storage = 17'd1;
wire    [4:0] soclinux_data_port_adr;
wire  [127:0] soclinux_data_port_dat_r;
reg   [127:0] soclinux_data_port_dat_w = 128'd0;
reg    [15:0] soclinux_data_port_we = 16'd0;
reg           soclinux_done0 = 1'd0;
wire          soclinux_done1;
reg           soclinux_interface_ack = 1'd0;
wire   [29:0] soclinux_interface_adr;
reg           soclinux_interface_cyc = 1'd0;
reg   [127:0] soclinux_interface_dat_r = 128'd0;
wire  [127:0] soclinux_interface_dat_w;
wire   [15:0] soclinux_interface_sel;
reg           soclinux_interface_stb = 1'd0;
reg           soclinux_interface_we = 1'd0;
reg    [31:0] soclinux_interrupt = 32'd0;
reg           soclinux_irq = 1'd0;
reg           soclinux_is_ongoing = 1'd0;
reg           soclinux_jtag_capture = 1'd0;
reg           soclinux_jtag_clk = 1'd0;
reg           soclinux_jtag_enable = 1'd0;
reg           soclinux_jtag_reset = 1'd0;
reg           soclinux_jtag_shift = 1'd0;
reg           soclinux_jtag_tdi = 1'd0;
wire          soclinux_jtag_tdo;
reg           soclinux_jtag_update = 1'd0;
wire    [7:0] soclinux_length0;
wire    [7:0] soclinux_length1;
wire          soclinux_loopback;
reg           soclinux_loopback_re = 1'd0;
reg           soclinux_loopback_storage = 1'd0;
reg     [7:0] soclinux_miso = 8'd0;
reg     [7:0] soclinux_miso_data = 8'd0;
reg           soclinux_miso_latch = 1'd0;
reg           soclinux_miso_re = 1'd0;
wire    [7:0] soclinux_miso_status;
wire          soclinux_miso_we;
wire          soclinux_mode0;
wire          soclinux_mode1;
wire          soclinux_mode2;
wire    [7:0] soclinux_mosi;
reg     [7:0] soclinux_mosi_data = 8'd0;
reg           soclinux_mosi_latch = 1'd0;
reg           soclinux_mosi_re = 1'd0;
reg     [2:0] soclinux_mosi_sel = 3'd0;
reg     [7:0] soclinux_mosi_storage = 8'd0;
wire          soclinux_pbus_ack;
wire   [29:0] soclinux_pbus_adr;
wire    [1:0] soclinux_pbus_bte;
wire    [2:0] soclinux_pbus_cti;
wire          soclinux_pbus_cyc;
wire   [31:0] soclinux_pbus_dat_r;
wire   [31:0] soclinux_pbus_dat_w;
wire          soclinux_pbus_err;
wire    [3:0] soclinux_pbus_sel;
wire          soclinux_pbus_stb;
wire          soclinux_pbus_we;
wire          soclinux_plicbus_ack;
wire   [29:0] soclinux_plicbus_adr;
wire    [1:0] soclinux_plicbus_bte;
wire    [2:0] soclinux_plicbus_cti;
wire          soclinux_plicbus_cyc;
wire   [31:0] soclinux_plicbus_dat_r;
wire   [31:0] soclinux_plicbus_dat_w;
reg           soclinux_plicbus_err = 1'd0;
wire    [3:0] soclinux_plicbus_sel;
wire          soclinux_plicbus_stb;
wire          soclinux_plicbus_we;
wire          soclinux_port_cmd_last;
wire   [22:0] soclinux_port_cmd_payload_addr;
wire          soclinux_port_cmd_payload_we;
wire          soclinux_port_cmd_ready;
reg           soclinux_port_cmd_valid = 1'd0;
wire          soclinux_port_flush;
wire  [127:0] soclinux_port_rdata_payload_data;
wire          soclinux_port_rdata_ready;
wire          soclinux_port_rdata_valid;
wire  [127:0] soclinux_port_wdata_payload_data;
wire   [15:0] soclinux_port_wdata_payload_we;
wire          soclinux_port_wdata_ready;
reg           soclinux_port_wdata_valid = 1'd0;
wire   [10:0] soclinux_ram_adr;
reg           soclinux_ram_adr_burst = 1'd0;
reg           soclinux_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] soclinux_ram_bus_ram_bus_adr;
wire    [1:0] soclinux_ram_bus_ram_bus_bte;
wire    [2:0] soclinux_ram_bus_ram_bus_cti;
wire          soclinux_ram_bus_ram_bus_cyc;
wire   [31:0] soclinux_ram_bus_ram_bus_dat_r;
wire   [31:0] soclinux_ram_bus_ram_bus_dat_w;
reg           soclinux_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] soclinux_ram_bus_ram_bus_sel;
wire          soclinux_ram_bus_ram_bus_stb;
wire          soclinux_ram_bus_ram_bus_we;
wire   [31:0] soclinux_ram_dat_r;
wire   [31:0] soclinux_ram_dat_w;
reg     [3:0] soclinux_ram_we = 4'd0;
reg           soclinux_re = 1'd0;
wire          soclinux_reset;
reg           soclinux_reset_re = 1'd0;
reg     [1:0] soclinux_reset_storage = 2'd0;
reg     [3:0] soclinux_rx_count = 4'd0;
reg     [3:0] soclinux_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           soclinux_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] soclinux_rx_data = 8'd0;
reg     [7:0] soclinux_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           soclinux_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           soclinux_rx_enable = 1'd0;
reg    [31:0] soclinux_rx_phase = 32'd0;
wire          soclinux_rx_rx;
reg           soclinux_rx_rx_d = 1'd0;
reg           soclinux_rx_source_first = 1'd0;
reg           soclinux_rx_source_last = 1'd0;
reg     [7:0] soclinux_rx_source_payload_data = 8'd0;
wire          soclinux_rx_source_ready;
reg           soclinux_rx_source_valid = 1'd0;
reg           soclinux_rx_tick = 1'd0;
reg           soclinux_scratch_re = 1'd0;
reg    [31:0] soclinux_scratch_storage = 32'd305419896;
reg           soclinux_sdram_bankmachine0_auto_precharge = 1'd0;
reg    [12:0] soclinux_sdram_bankmachine0_cmd_payload_a = 13'd0;
wire    [2:0] soclinux_sdram_bankmachine0_cmd_payload_ba;
reg           soclinux_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           soclinux_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           soclinux_sdram_bankmachine0_cmd_ready = 1'd0;
reg           soclinux_sdram_bankmachine0_cmd_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine0_consume = 3'd0;
wire          soclinux_sdram_bankmachine0_do_read;
wire          soclinux_sdram_bankmachine0_fifo_in_first;
wire          soclinux_sdram_bankmachine0_fifo_in_last;
wire   [19:0] soclinux_sdram_bankmachine0_fifo_in_payload_addr;
wire          soclinux_sdram_bankmachine0_fifo_in_payload_we;
wire          soclinux_sdram_bankmachine0_fifo_out_first;
wire          soclinux_sdram_bankmachine0_fifo_out_last;
wire   [19:0] soclinux_sdram_bankmachine0_fifo_out_payload_addr;
wire          soclinux_sdram_bankmachine0_fifo_out_payload_we;
reg     [3:0] soclinux_sdram_bankmachine0_level = 4'd0;
wire          soclinux_sdram_bankmachine0_pipe_valid_sink_first;
wire          soclinux_sdram_bankmachine0_pipe_valid_sink_last;
wire   [19:0] soclinux_sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          soclinux_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          soclinux_sdram_bankmachine0_pipe_valid_sink_ready;
wire          soclinux_sdram_bankmachine0_pipe_valid_sink_valid;
reg           soclinux_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           soclinux_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [19:0] soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr = 20'd0;
reg           soclinux_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          soclinux_sdram_bankmachine0_pipe_valid_source_ready;
reg           soclinux_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine0_produce = 3'd0;
wire    [2:0] soclinux_sdram_bankmachine0_rdport_adr;
wire   [22:0] soclinux_sdram_bankmachine0_rdport_dat_r;
reg           soclinux_sdram_bankmachine0_refresh_gnt = 1'd0;
wire          soclinux_sdram_bankmachine0_refresh_req;
reg           soclinux_sdram_bankmachine0_replace = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine0_req_addr;
wire          soclinux_sdram_bankmachine0_req_lock;
reg           soclinux_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          soclinux_sdram_bankmachine0_req_ready;
wire          soclinux_sdram_bankmachine0_req_valid;
reg           soclinux_sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          soclinux_sdram_bankmachine0_req_we;
reg    [12:0] soclinux_sdram_bankmachine0_row = 13'd0;
reg           soclinux_sdram_bankmachine0_row_close = 1'd0;
reg           soclinux_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          soclinux_sdram_bankmachine0_row_hit;
reg           soclinux_sdram_bankmachine0_row_open = 1'd0;
reg           soclinux_sdram_bankmachine0_row_opened = 1'd0;
reg           soclinux_sdram_bankmachine0_sink_first = 1'd0;
reg           soclinux_sdram_bankmachine0_sink_last = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine0_sink_payload_addr;
wire          soclinux_sdram_bankmachine0_sink_payload_we;
wire          soclinux_sdram_bankmachine0_sink_ready;
wire          soclinux_sdram_bankmachine0_sink_sink_first;
wire          soclinux_sdram_bankmachine0_sink_sink_last;
wire   [19:0] soclinux_sdram_bankmachine0_sink_sink_payload_addr;
wire          soclinux_sdram_bankmachine0_sink_sink_payload_we;
wire          soclinux_sdram_bankmachine0_sink_sink_ready;
wire          soclinux_sdram_bankmachine0_sink_sink_valid;
wire          soclinux_sdram_bankmachine0_sink_valid;
wire          soclinux_sdram_bankmachine0_source_first;
wire          soclinux_sdram_bankmachine0_source_last;
wire   [19:0] soclinux_sdram_bankmachine0_source_payload_addr;
wire          soclinux_sdram_bankmachine0_source_payload_we;
wire          soclinux_sdram_bankmachine0_source_ready;
wire          soclinux_sdram_bankmachine0_source_source_first;
wire          soclinux_sdram_bankmachine0_source_source_last;
wire   [19:0] soclinux_sdram_bankmachine0_source_source_payload_addr;
wire          soclinux_sdram_bankmachine0_source_source_payload_we;
wire          soclinux_sdram_bankmachine0_source_source_ready;
wire          soclinux_sdram_bankmachine0_source_source_valid;
wire          soclinux_sdram_bankmachine0_source_valid;
wire   [22:0] soclinux_sdram_bankmachine0_syncfifo0_din;
wire   [22:0] soclinux_sdram_bankmachine0_syncfifo0_dout;
wire          soclinux_sdram_bankmachine0_syncfifo0_re;
wire          soclinux_sdram_bankmachine0_syncfifo0_readable;
wire          soclinux_sdram_bankmachine0_syncfifo0_we;
wire          soclinux_sdram_bankmachine0_syncfifo0_writable;
reg     [1:0] soclinux_sdram_bankmachine0_trascon_count = 2'd0;
reg           soclinux_sdram_bankmachine0_trascon_ready = 1'd0;
wire          soclinux_sdram_bankmachine0_trascon_valid;
reg     [1:0] soclinux_sdram_bankmachine0_trccon_count = 2'd0;
reg           soclinux_sdram_bankmachine0_trccon_ready = 1'd0;
wire          soclinux_sdram_bankmachine0_trccon_valid;
reg     [2:0] soclinux_sdram_bankmachine0_twtpcon_count = 3'd0;
reg           soclinux_sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          soclinux_sdram_bankmachine0_twtpcon_valid;
reg     [2:0] soclinux_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [22:0] soclinux_sdram_bankmachine0_wrport_dat_r;
wire   [22:0] soclinux_sdram_bankmachine0_wrport_dat_w;
wire          soclinux_sdram_bankmachine0_wrport_we;
reg           soclinux_sdram_bankmachine1_auto_precharge = 1'd0;
reg    [12:0] soclinux_sdram_bankmachine1_cmd_payload_a = 13'd0;
wire    [2:0] soclinux_sdram_bankmachine1_cmd_payload_ba;
reg           soclinux_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           soclinux_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           soclinux_sdram_bankmachine1_cmd_ready = 1'd0;
reg           soclinux_sdram_bankmachine1_cmd_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine1_consume = 3'd0;
wire          soclinux_sdram_bankmachine1_do_read;
wire          soclinux_sdram_bankmachine1_fifo_in_first;
wire          soclinux_sdram_bankmachine1_fifo_in_last;
wire   [19:0] soclinux_sdram_bankmachine1_fifo_in_payload_addr;
wire          soclinux_sdram_bankmachine1_fifo_in_payload_we;
wire          soclinux_sdram_bankmachine1_fifo_out_first;
wire          soclinux_sdram_bankmachine1_fifo_out_last;
wire   [19:0] soclinux_sdram_bankmachine1_fifo_out_payload_addr;
wire          soclinux_sdram_bankmachine1_fifo_out_payload_we;
reg     [3:0] soclinux_sdram_bankmachine1_level = 4'd0;
wire          soclinux_sdram_bankmachine1_pipe_valid_sink_first;
wire          soclinux_sdram_bankmachine1_pipe_valid_sink_last;
wire   [19:0] soclinux_sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          soclinux_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          soclinux_sdram_bankmachine1_pipe_valid_sink_ready;
wire          soclinux_sdram_bankmachine1_pipe_valid_sink_valid;
reg           soclinux_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           soclinux_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [19:0] soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr = 20'd0;
reg           soclinux_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          soclinux_sdram_bankmachine1_pipe_valid_source_ready;
reg           soclinux_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine1_produce = 3'd0;
wire    [2:0] soclinux_sdram_bankmachine1_rdport_adr;
wire   [22:0] soclinux_sdram_bankmachine1_rdport_dat_r;
reg           soclinux_sdram_bankmachine1_refresh_gnt = 1'd0;
wire          soclinux_sdram_bankmachine1_refresh_req;
reg           soclinux_sdram_bankmachine1_replace = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine1_req_addr;
wire          soclinux_sdram_bankmachine1_req_lock;
reg           soclinux_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          soclinux_sdram_bankmachine1_req_ready;
wire          soclinux_sdram_bankmachine1_req_valid;
reg           soclinux_sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          soclinux_sdram_bankmachine1_req_we;
reg    [12:0] soclinux_sdram_bankmachine1_row = 13'd0;
reg           soclinux_sdram_bankmachine1_row_close = 1'd0;
reg           soclinux_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          soclinux_sdram_bankmachine1_row_hit;
reg           soclinux_sdram_bankmachine1_row_open = 1'd0;
reg           soclinux_sdram_bankmachine1_row_opened = 1'd0;
reg           soclinux_sdram_bankmachine1_sink_first = 1'd0;
reg           soclinux_sdram_bankmachine1_sink_last = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine1_sink_payload_addr;
wire          soclinux_sdram_bankmachine1_sink_payload_we;
wire          soclinux_sdram_bankmachine1_sink_ready;
wire          soclinux_sdram_bankmachine1_sink_sink_first;
wire          soclinux_sdram_bankmachine1_sink_sink_last;
wire   [19:0] soclinux_sdram_bankmachine1_sink_sink_payload_addr;
wire          soclinux_sdram_bankmachine1_sink_sink_payload_we;
wire          soclinux_sdram_bankmachine1_sink_sink_ready;
wire          soclinux_sdram_bankmachine1_sink_sink_valid;
wire          soclinux_sdram_bankmachine1_sink_valid;
wire          soclinux_sdram_bankmachine1_source_first;
wire          soclinux_sdram_bankmachine1_source_last;
wire   [19:0] soclinux_sdram_bankmachine1_source_payload_addr;
wire          soclinux_sdram_bankmachine1_source_payload_we;
wire          soclinux_sdram_bankmachine1_source_ready;
wire          soclinux_sdram_bankmachine1_source_source_first;
wire          soclinux_sdram_bankmachine1_source_source_last;
wire   [19:0] soclinux_sdram_bankmachine1_source_source_payload_addr;
wire          soclinux_sdram_bankmachine1_source_source_payload_we;
wire          soclinux_sdram_bankmachine1_source_source_ready;
wire          soclinux_sdram_bankmachine1_source_source_valid;
wire          soclinux_sdram_bankmachine1_source_valid;
wire   [22:0] soclinux_sdram_bankmachine1_syncfifo1_din;
wire   [22:0] soclinux_sdram_bankmachine1_syncfifo1_dout;
wire          soclinux_sdram_bankmachine1_syncfifo1_re;
wire          soclinux_sdram_bankmachine1_syncfifo1_readable;
wire          soclinux_sdram_bankmachine1_syncfifo1_we;
wire          soclinux_sdram_bankmachine1_syncfifo1_writable;
reg     [1:0] soclinux_sdram_bankmachine1_trascon_count = 2'd0;
reg           soclinux_sdram_bankmachine1_trascon_ready = 1'd0;
wire          soclinux_sdram_bankmachine1_trascon_valid;
reg     [1:0] soclinux_sdram_bankmachine1_trccon_count = 2'd0;
reg           soclinux_sdram_bankmachine1_trccon_ready = 1'd0;
wire          soclinux_sdram_bankmachine1_trccon_valid;
reg     [2:0] soclinux_sdram_bankmachine1_twtpcon_count = 3'd0;
reg           soclinux_sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          soclinux_sdram_bankmachine1_twtpcon_valid;
reg     [2:0] soclinux_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [22:0] soclinux_sdram_bankmachine1_wrport_dat_r;
wire   [22:0] soclinux_sdram_bankmachine1_wrport_dat_w;
wire          soclinux_sdram_bankmachine1_wrport_we;
reg           soclinux_sdram_bankmachine2_auto_precharge = 1'd0;
reg    [12:0] soclinux_sdram_bankmachine2_cmd_payload_a = 13'd0;
wire    [2:0] soclinux_sdram_bankmachine2_cmd_payload_ba;
reg           soclinux_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           soclinux_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           soclinux_sdram_bankmachine2_cmd_ready = 1'd0;
reg           soclinux_sdram_bankmachine2_cmd_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine2_consume = 3'd0;
wire          soclinux_sdram_bankmachine2_do_read;
wire          soclinux_sdram_bankmachine2_fifo_in_first;
wire          soclinux_sdram_bankmachine2_fifo_in_last;
wire   [19:0] soclinux_sdram_bankmachine2_fifo_in_payload_addr;
wire          soclinux_sdram_bankmachine2_fifo_in_payload_we;
wire          soclinux_sdram_bankmachine2_fifo_out_first;
wire          soclinux_sdram_bankmachine2_fifo_out_last;
wire   [19:0] soclinux_sdram_bankmachine2_fifo_out_payload_addr;
wire          soclinux_sdram_bankmachine2_fifo_out_payload_we;
reg     [3:0] soclinux_sdram_bankmachine2_level = 4'd0;
wire          soclinux_sdram_bankmachine2_pipe_valid_sink_first;
wire          soclinux_sdram_bankmachine2_pipe_valid_sink_last;
wire   [19:0] soclinux_sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          soclinux_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          soclinux_sdram_bankmachine2_pipe_valid_sink_ready;
wire          soclinux_sdram_bankmachine2_pipe_valid_sink_valid;
reg           soclinux_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           soclinux_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [19:0] soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr = 20'd0;
reg           soclinux_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          soclinux_sdram_bankmachine2_pipe_valid_source_ready;
reg           soclinux_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine2_produce = 3'd0;
wire    [2:0] soclinux_sdram_bankmachine2_rdport_adr;
wire   [22:0] soclinux_sdram_bankmachine2_rdport_dat_r;
reg           soclinux_sdram_bankmachine2_refresh_gnt = 1'd0;
wire          soclinux_sdram_bankmachine2_refresh_req;
reg           soclinux_sdram_bankmachine2_replace = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine2_req_addr;
wire          soclinux_sdram_bankmachine2_req_lock;
reg           soclinux_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          soclinux_sdram_bankmachine2_req_ready;
wire          soclinux_sdram_bankmachine2_req_valid;
reg           soclinux_sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          soclinux_sdram_bankmachine2_req_we;
reg    [12:0] soclinux_sdram_bankmachine2_row = 13'd0;
reg           soclinux_sdram_bankmachine2_row_close = 1'd0;
reg           soclinux_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          soclinux_sdram_bankmachine2_row_hit;
reg           soclinux_sdram_bankmachine2_row_open = 1'd0;
reg           soclinux_sdram_bankmachine2_row_opened = 1'd0;
reg           soclinux_sdram_bankmachine2_sink_first = 1'd0;
reg           soclinux_sdram_bankmachine2_sink_last = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine2_sink_payload_addr;
wire          soclinux_sdram_bankmachine2_sink_payload_we;
wire          soclinux_sdram_bankmachine2_sink_ready;
wire          soclinux_sdram_bankmachine2_sink_sink_first;
wire          soclinux_sdram_bankmachine2_sink_sink_last;
wire   [19:0] soclinux_sdram_bankmachine2_sink_sink_payload_addr;
wire          soclinux_sdram_bankmachine2_sink_sink_payload_we;
wire          soclinux_sdram_bankmachine2_sink_sink_ready;
wire          soclinux_sdram_bankmachine2_sink_sink_valid;
wire          soclinux_sdram_bankmachine2_sink_valid;
wire          soclinux_sdram_bankmachine2_source_first;
wire          soclinux_sdram_bankmachine2_source_last;
wire   [19:0] soclinux_sdram_bankmachine2_source_payload_addr;
wire          soclinux_sdram_bankmachine2_source_payload_we;
wire          soclinux_sdram_bankmachine2_source_ready;
wire          soclinux_sdram_bankmachine2_source_source_first;
wire          soclinux_sdram_bankmachine2_source_source_last;
wire   [19:0] soclinux_sdram_bankmachine2_source_source_payload_addr;
wire          soclinux_sdram_bankmachine2_source_source_payload_we;
wire          soclinux_sdram_bankmachine2_source_source_ready;
wire          soclinux_sdram_bankmachine2_source_source_valid;
wire          soclinux_sdram_bankmachine2_source_valid;
wire   [22:0] soclinux_sdram_bankmachine2_syncfifo2_din;
wire   [22:0] soclinux_sdram_bankmachine2_syncfifo2_dout;
wire          soclinux_sdram_bankmachine2_syncfifo2_re;
wire          soclinux_sdram_bankmachine2_syncfifo2_readable;
wire          soclinux_sdram_bankmachine2_syncfifo2_we;
wire          soclinux_sdram_bankmachine2_syncfifo2_writable;
reg     [1:0] soclinux_sdram_bankmachine2_trascon_count = 2'd0;
reg           soclinux_sdram_bankmachine2_trascon_ready = 1'd0;
wire          soclinux_sdram_bankmachine2_trascon_valid;
reg     [1:0] soclinux_sdram_bankmachine2_trccon_count = 2'd0;
reg           soclinux_sdram_bankmachine2_trccon_ready = 1'd0;
wire          soclinux_sdram_bankmachine2_trccon_valid;
reg     [2:0] soclinux_sdram_bankmachine2_twtpcon_count = 3'd0;
reg           soclinux_sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          soclinux_sdram_bankmachine2_twtpcon_valid;
reg     [2:0] soclinux_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [22:0] soclinux_sdram_bankmachine2_wrport_dat_r;
wire   [22:0] soclinux_sdram_bankmachine2_wrport_dat_w;
wire          soclinux_sdram_bankmachine2_wrport_we;
reg           soclinux_sdram_bankmachine3_auto_precharge = 1'd0;
reg    [12:0] soclinux_sdram_bankmachine3_cmd_payload_a = 13'd0;
wire    [2:0] soclinux_sdram_bankmachine3_cmd_payload_ba;
reg           soclinux_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           soclinux_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           soclinux_sdram_bankmachine3_cmd_ready = 1'd0;
reg           soclinux_sdram_bankmachine3_cmd_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine3_consume = 3'd0;
wire          soclinux_sdram_bankmachine3_do_read;
wire          soclinux_sdram_bankmachine3_fifo_in_first;
wire          soclinux_sdram_bankmachine3_fifo_in_last;
wire   [19:0] soclinux_sdram_bankmachine3_fifo_in_payload_addr;
wire          soclinux_sdram_bankmachine3_fifo_in_payload_we;
wire          soclinux_sdram_bankmachine3_fifo_out_first;
wire          soclinux_sdram_bankmachine3_fifo_out_last;
wire   [19:0] soclinux_sdram_bankmachine3_fifo_out_payload_addr;
wire          soclinux_sdram_bankmachine3_fifo_out_payload_we;
reg     [3:0] soclinux_sdram_bankmachine3_level = 4'd0;
wire          soclinux_sdram_bankmachine3_pipe_valid_sink_first;
wire          soclinux_sdram_bankmachine3_pipe_valid_sink_last;
wire   [19:0] soclinux_sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          soclinux_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          soclinux_sdram_bankmachine3_pipe_valid_sink_ready;
wire          soclinux_sdram_bankmachine3_pipe_valid_sink_valid;
reg           soclinux_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           soclinux_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [19:0] soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr = 20'd0;
reg           soclinux_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          soclinux_sdram_bankmachine3_pipe_valid_source_ready;
reg           soclinux_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine3_produce = 3'd0;
wire    [2:0] soclinux_sdram_bankmachine3_rdport_adr;
wire   [22:0] soclinux_sdram_bankmachine3_rdport_dat_r;
reg           soclinux_sdram_bankmachine3_refresh_gnt = 1'd0;
wire          soclinux_sdram_bankmachine3_refresh_req;
reg           soclinux_sdram_bankmachine3_replace = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine3_req_addr;
wire          soclinux_sdram_bankmachine3_req_lock;
reg           soclinux_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          soclinux_sdram_bankmachine3_req_ready;
wire          soclinux_sdram_bankmachine3_req_valid;
reg           soclinux_sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          soclinux_sdram_bankmachine3_req_we;
reg    [12:0] soclinux_sdram_bankmachine3_row = 13'd0;
reg           soclinux_sdram_bankmachine3_row_close = 1'd0;
reg           soclinux_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          soclinux_sdram_bankmachine3_row_hit;
reg           soclinux_sdram_bankmachine3_row_open = 1'd0;
reg           soclinux_sdram_bankmachine3_row_opened = 1'd0;
reg           soclinux_sdram_bankmachine3_sink_first = 1'd0;
reg           soclinux_sdram_bankmachine3_sink_last = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine3_sink_payload_addr;
wire          soclinux_sdram_bankmachine3_sink_payload_we;
wire          soclinux_sdram_bankmachine3_sink_ready;
wire          soclinux_sdram_bankmachine3_sink_sink_first;
wire          soclinux_sdram_bankmachine3_sink_sink_last;
wire   [19:0] soclinux_sdram_bankmachine3_sink_sink_payload_addr;
wire          soclinux_sdram_bankmachine3_sink_sink_payload_we;
wire          soclinux_sdram_bankmachine3_sink_sink_ready;
wire          soclinux_sdram_bankmachine3_sink_sink_valid;
wire          soclinux_sdram_bankmachine3_sink_valid;
wire          soclinux_sdram_bankmachine3_source_first;
wire          soclinux_sdram_bankmachine3_source_last;
wire   [19:0] soclinux_sdram_bankmachine3_source_payload_addr;
wire          soclinux_sdram_bankmachine3_source_payload_we;
wire          soclinux_sdram_bankmachine3_source_ready;
wire          soclinux_sdram_bankmachine3_source_source_first;
wire          soclinux_sdram_bankmachine3_source_source_last;
wire   [19:0] soclinux_sdram_bankmachine3_source_source_payload_addr;
wire          soclinux_sdram_bankmachine3_source_source_payload_we;
wire          soclinux_sdram_bankmachine3_source_source_ready;
wire          soclinux_sdram_bankmachine3_source_source_valid;
wire          soclinux_sdram_bankmachine3_source_valid;
wire   [22:0] soclinux_sdram_bankmachine3_syncfifo3_din;
wire   [22:0] soclinux_sdram_bankmachine3_syncfifo3_dout;
wire          soclinux_sdram_bankmachine3_syncfifo3_re;
wire          soclinux_sdram_bankmachine3_syncfifo3_readable;
wire          soclinux_sdram_bankmachine3_syncfifo3_we;
wire          soclinux_sdram_bankmachine3_syncfifo3_writable;
reg     [1:0] soclinux_sdram_bankmachine3_trascon_count = 2'd0;
reg           soclinux_sdram_bankmachine3_trascon_ready = 1'd0;
wire          soclinux_sdram_bankmachine3_trascon_valid;
reg     [1:0] soclinux_sdram_bankmachine3_trccon_count = 2'd0;
reg           soclinux_sdram_bankmachine3_trccon_ready = 1'd0;
wire          soclinux_sdram_bankmachine3_trccon_valid;
reg     [2:0] soclinux_sdram_bankmachine3_twtpcon_count = 3'd0;
reg           soclinux_sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          soclinux_sdram_bankmachine3_twtpcon_valid;
reg     [2:0] soclinux_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [22:0] soclinux_sdram_bankmachine3_wrport_dat_r;
wire   [22:0] soclinux_sdram_bankmachine3_wrport_dat_w;
wire          soclinux_sdram_bankmachine3_wrport_we;
reg           soclinux_sdram_bankmachine4_auto_precharge = 1'd0;
reg    [12:0] soclinux_sdram_bankmachine4_cmd_payload_a = 13'd0;
wire    [2:0] soclinux_sdram_bankmachine4_cmd_payload_ba;
reg           soclinux_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           soclinux_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           soclinux_sdram_bankmachine4_cmd_ready = 1'd0;
reg           soclinux_sdram_bankmachine4_cmd_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine4_consume = 3'd0;
wire          soclinux_sdram_bankmachine4_do_read;
wire          soclinux_sdram_bankmachine4_fifo_in_first;
wire          soclinux_sdram_bankmachine4_fifo_in_last;
wire   [19:0] soclinux_sdram_bankmachine4_fifo_in_payload_addr;
wire          soclinux_sdram_bankmachine4_fifo_in_payload_we;
wire          soclinux_sdram_bankmachine4_fifo_out_first;
wire          soclinux_sdram_bankmachine4_fifo_out_last;
wire   [19:0] soclinux_sdram_bankmachine4_fifo_out_payload_addr;
wire          soclinux_sdram_bankmachine4_fifo_out_payload_we;
reg     [3:0] soclinux_sdram_bankmachine4_level = 4'd0;
wire          soclinux_sdram_bankmachine4_pipe_valid_sink_first;
wire          soclinux_sdram_bankmachine4_pipe_valid_sink_last;
wire   [19:0] soclinux_sdram_bankmachine4_pipe_valid_sink_payload_addr;
wire          soclinux_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire          soclinux_sdram_bankmachine4_pipe_valid_sink_ready;
wire          soclinux_sdram_bankmachine4_pipe_valid_sink_valid;
reg           soclinux_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           soclinux_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg    [19:0] soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr = 20'd0;
reg           soclinux_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
wire          soclinux_sdram_bankmachine4_pipe_valid_source_ready;
reg           soclinux_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine4_produce = 3'd0;
wire    [2:0] soclinux_sdram_bankmachine4_rdport_adr;
wire   [22:0] soclinux_sdram_bankmachine4_rdport_dat_r;
reg           soclinux_sdram_bankmachine4_refresh_gnt = 1'd0;
wire          soclinux_sdram_bankmachine4_refresh_req;
reg           soclinux_sdram_bankmachine4_replace = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine4_req_addr;
wire          soclinux_sdram_bankmachine4_req_lock;
reg           soclinux_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          soclinux_sdram_bankmachine4_req_ready;
wire          soclinux_sdram_bankmachine4_req_valid;
reg           soclinux_sdram_bankmachine4_req_wdata_ready = 1'd0;
wire          soclinux_sdram_bankmachine4_req_we;
reg    [12:0] soclinux_sdram_bankmachine4_row = 13'd0;
reg           soclinux_sdram_bankmachine4_row_close = 1'd0;
reg           soclinux_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          soclinux_sdram_bankmachine4_row_hit;
reg           soclinux_sdram_bankmachine4_row_open = 1'd0;
reg           soclinux_sdram_bankmachine4_row_opened = 1'd0;
reg           soclinux_sdram_bankmachine4_sink_first = 1'd0;
reg           soclinux_sdram_bankmachine4_sink_last = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine4_sink_payload_addr;
wire          soclinux_sdram_bankmachine4_sink_payload_we;
wire          soclinux_sdram_bankmachine4_sink_ready;
wire          soclinux_sdram_bankmachine4_sink_sink_first;
wire          soclinux_sdram_bankmachine4_sink_sink_last;
wire   [19:0] soclinux_sdram_bankmachine4_sink_sink_payload_addr;
wire          soclinux_sdram_bankmachine4_sink_sink_payload_we;
wire          soclinux_sdram_bankmachine4_sink_sink_ready;
wire          soclinux_sdram_bankmachine4_sink_sink_valid;
wire          soclinux_sdram_bankmachine4_sink_valid;
wire          soclinux_sdram_bankmachine4_source_first;
wire          soclinux_sdram_bankmachine4_source_last;
wire   [19:0] soclinux_sdram_bankmachine4_source_payload_addr;
wire          soclinux_sdram_bankmachine4_source_payload_we;
wire          soclinux_sdram_bankmachine4_source_ready;
wire          soclinux_sdram_bankmachine4_source_source_first;
wire          soclinux_sdram_bankmachine4_source_source_last;
wire   [19:0] soclinux_sdram_bankmachine4_source_source_payload_addr;
wire          soclinux_sdram_bankmachine4_source_source_payload_we;
wire          soclinux_sdram_bankmachine4_source_source_ready;
wire          soclinux_sdram_bankmachine4_source_source_valid;
wire          soclinux_sdram_bankmachine4_source_valid;
wire   [22:0] soclinux_sdram_bankmachine4_syncfifo4_din;
wire   [22:0] soclinux_sdram_bankmachine4_syncfifo4_dout;
wire          soclinux_sdram_bankmachine4_syncfifo4_re;
wire          soclinux_sdram_bankmachine4_syncfifo4_readable;
wire          soclinux_sdram_bankmachine4_syncfifo4_we;
wire          soclinux_sdram_bankmachine4_syncfifo4_writable;
reg     [1:0] soclinux_sdram_bankmachine4_trascon_count = 2'd0;
reg           soclinux_sdram_bankmachine4_trascon_ready = 1'd0;
wire          soclinux_sdram_bankmachine4_trascon_valid;
reg     [1:0] soclinux_sdram_bankmachine4_trccon_count = 2'd0;
reg           soclinux_sdram_bankmachine4_trccon_ready = 1'd0;
wire          soclinux_sdram_bankmachine4_trccon_valid;
reg     [2:0] soclinux_sdram_bankmachine4_twtpcon_count = 3'd0;
reg           soclinux_sdram_bankmachine4_twtpcon_ready = 1'd0;
wire          soclinux_sdram_bankmachine4_twtpcon_valid;
reg     [2:0] soclinux_sdram_bankmachine4_wrport_adr = 3'd0;
wire   [22:0] soclinux_sdram_bankmachine4_wrport_dat_r;
wire   [22:0] soclinux_sdram_bankmachine4_wrport_dat_w;
wire          soclinux_sdram_bankmachine4_wrport_we;
reg           soclinux_sdram_bankmachine5_auto_precharge = 1'd0;
reg    [12:0] soclinux_sdram_bankmachine5_cmd_payload_a = 13'd0;
wire    [2:0] soclinux_sdram_bankmachine5_cmd_payload_ba;
reg           soclinux_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           soclinux_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           soclinux_sdram_bankmachine5_cmd_ready = 1'd0;
reg           soclinux_sdram_bankmachine5_cmd_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine5_consume = 3'd0;
wire          soclinux_sdram_bankmachine5_do_read;
wire          soclinux_sdram_bankmachine5_fifo_in_first;
wire          soclinux_sdram_bankmachine5_fifo_in_last;
wire   [19:0] soclinux_sdram_bankmachine5_fifo_in_payload_addr;
wire          soclinux_sdram_bankmachine5_fifo_in_payload_we;
wire          soclinux_sdram_bankmachine5_fifo_out_first;
wire          soclinux_sdram_bankmachine5_fifo_out_last;
wire   [19:0] soclinux_sdram_bankmachine5_fifo_out_payload_addr;
wire          soclinux_sdram_bankmachine5_fifo_out_payload_we;
reg     [3:0] soclinux_sdram_bankmachine5_level = 4'd0;
wire          soclinux_sdram_bankmachine5_pipe_valid_sink_first;
wire          soclinux_sdram_bankmachine5_pipe_valid_sink_last;
wire   [19:0] soclinux_sdram_bankmachine5_pipe_valid_sink_payload_addr;
wire          soclinux_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire          soclinux_sdram_bankmachine5_pipe_valid_sink_ready;
wire          soclinux_sdram_bankmachine5_pipe_valid_sink_valid;
reg           soclinux_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           soclinux_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg    [19:0] soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr = 20'd0;
reg           soclinux_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
wire          soclinux_sdram_bankmachine5_pipe_valid_source_ready;
reg           soclinux_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine5_produce = 3'd0;
wire    [2:0] soclinux_sdram_bankmachine5_rdport_adr;
wire   [22:0] soclinux_sdram_bankmachine5_rdport_dat_r;
reg           soclinux_sdram_bankmachine5_refresh_gnt = 1'd0;
wire          soclinux_sdram_bankmachine5_refresh_req;
reg           soclinux_sdram_bankmachine5_replace = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine5_req_addr;
wire          soclinux_sdram_bankmachine5_req_lock;
reg           soclinux_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          soclinux_sdram_bankmachine5_req_ready;
wire          soclinux_sdram_bankmachine5_req_valid;
reg           soclinux_sdram_bankmachine5_req_wdata_ready = 1'd0;
wire          soclinux_sdram_bankmachine5_req_we;
reg    [12:0] soclinux_sdram_bankmachine5_row = 13'd0;
reg           soclinux_sdram_bankmachine5_row_close = 1'd0;
reg           soclinux_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          soclinux_sdram_bankmachine5_row_hit;
reg           soclinux_sdram_bankmachine5_row_open = 1'd0;
reg           soclinux_sdram_bankmachine5_row_opened = 1'd0;
reg           soclinux_sdram_bankmachine5_sink_first = 1'd0;
reg           soclinux_sdram_bankmachine5_sink_last = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine5_sink_payload_addr;
wire          soclinux_sdram_bankmachine5_sink_payload_we;
wire          soclinux_sdram_bankmachine5_sink_ready;
wire          soclinux_sdram_bankmachine5_sink_sink_first;
wire          soclinux_sdram_bankmachine5_sink_sink_last;
wire   [19:0] soclinux_sdram_bankmachine5_sink_sink_payload_addr;
wire          soclinux_sdram_bankmachine5_sink_sink_payload_we;
wire          soclinux_sdram_bankmachine5_sink_sink_ready;
wire          soclinux_sdram_bankmachine5_sink_sink_valid;
wire          soclinux_sdram_bankmachine5_sink_valid;
wire          soclinux_sdram_bankmachine5_source_first;
wire          soclinux_sdram_bankmachine5_source_last;
wire   [19:0] soclinux_sdram_bankmachine5_source_payload_addr;
wire          soclinux_sdram_bankmachine5_source_payload_we;
wire          soclinux_sdram_bankmachine5_source_ready;
wire          soclinux_sdram_bankmachine5_source_source_first;
wire          soclinux_sdram_bankmachine5_source_source_last;
wire   [19:0] soclinux_sdram_bankmachine5_source_source_payload_addr;
wire          soclinux_sdram_bankmachine5_source_source_payload_we;
wire          soclinux_sdram_bankmachine5_source_source_ready;
wire          soclinux_sdram_bankmachine5_source_source_valid;
wire          soclinux_sdram_bankmachine5_source_valid;
wire   [22:0] soclinux_sdram_bankmachine5_syncfifo5_din;
wire   [22:0] soclinux_sdram_bankmachine5_syncfifo5_dout;
wire          soclinux_sdram_bankmachine5_syncfifo5_re;
wire          soclinux_sdram_bankmachine5_syncfifo5_readable;
wire          soclinux_sdram_bankmachine5_syncfifo5_we;
wire          soclinux_sdram_bankmachine5_syncfifo5_writable;
reg     [1:0] soclinux_sdram_bankmachine5_trascon_count = 2'd0;
reg           soclinux_sdram_bankmachine5_trascon_ready = 1'd0;
wire          soclinux_sdram_bankmachine5_trascon_valid;
reg     [1:0] soclinux_sdram_bankmachine5_trccon_count = 2'd0;
reg           soclinux_sdram_bankmachine5_trccon_ready = 1'd0;
wire          soclinux_sdram_bankmachine5_trccon_valid;
reg     [2:0] soclinux_sdram_bankmachine5_twtpcon_count = 3'd0;
reg           soclinux_sdram_bankmachine5_twtpcon_ready = 1'd0;
wire          soclinux_sdram_bankmachine5_twtpcon_valid;
reg     [2:0] soclinux_sdram_bankmachine5_wrport_adr = 3'd0;
wire   [22:0] soclinux_sdram_bankmachine5_wrport_dat_r;
wire   [22:0] soclinux_sdram_bankmachine5_wrport_dat_w;
wire          soclinux_sdram_bankmachine5_wrport_we;
reg           soclinux_sdram_bankmachine6_auto_precharge = 1'd0;
reg    [12:0] soclinux_sdram_bankmachine6_cmd_payload_a = 13'd0;
wire    [2:0] soclinux_sdram_bankmachine6_cmd_payload_ba;
reg           soclinux_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           soclinux_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           soclinux_sdram_bankmachine6_cmd_ready = 1'd0;
reg           soclinux_sdram_bankmachine6_cmd_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine6_consume = 3'd0;
wire          soclinux_sdram_bankmachine6_do_read;
wire          soclinux_sdram_bankmachine6_fifo_in_first;
wire          soclinux_sdram_bankmachine6_fifo_in_last;
wire   [19:0] soclinux_sdram_bankmachine6_fifo_in_payload_addr;
wire          soclinux_sdram_bankmachine6_fifo_in_payload_we;
wire          soclinux_sdram_bankmachine6_fifo_out_first;
wire          soclinux_sdram_bankmachine6_fifo_out_last;
wire   [19:0] soclinux_sdram_bankmachine6_fifo_out_payload_addr;
wire          soclinux_sdram_bankmachine6_fifo_out_payload_we;
reg     [3:0] soclinux_sdram_bankmachine6_level = 4'd0;
wire          soclinux_sdram_bankmachine6_pipe_valid_sink_first;
wire          soclinux_sdram_bankmachine6_pipe_valid_sink_last;
wire   [19:0] soclinux_sdram_bankmachine6_pipe_valid_sink_payload_addr;
wire          soclinux_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire          soclinux_sdram_bankmachine6_pipe_valid_sink_ready;
wire          soclinux_sdram_bankmachine6_pipe_valid_sink_valid;
reg           soclinux_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           soclinux_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg    [19:0] soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr = 20'd0;
reg           soclinux_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
wire          soclinux_sdram_bankmachine6_pipe_valid_source_ready;
reg           soclinux_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine6_produce = 3'd0;
wire    [2:0] soclinux_sdram_bankmachine6_rdport_adr;
wire   [22:0] soclinux_sdram_bankmachine6_rdport_dat_r;
reg           soclinux_sdram_bankmachine6_refresh_gnt = 1'd0;
wire          soclinux_sdram_bankmachine6_refresh_req;
reg           soclinux_sdram_bankmachine6_replace = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine6_req_addr;
wire          soclinux_sdram_bankmachine6_req_lock;
reg           soclinux_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          soclinux_sdram_bankmachine6_req_ready;
wire          soclinux_sdram_bankmachine6_req_valid;
reg           soclinux_sdram_bankmachine6_req_wdata_ready = 1'd0;
wire          soclinux_sdram_bankmachine6_req_we;
reg    [12:0] soclinux_sdram_bankmachine6_row = 13'd0;
reg           soclinux_sdram_bankmachine6_row_close = 1'd0;
reg           soclinux_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          soclinux_sdram_bankmachine6_row_hit;
reg           soclinux_sdram_bankmachine6_row_open = 1'd0;
reg           soclinux_sdram_bankmachine6_row_opened = 1'd0;
reg           soclinux_sdram_bankmachine6_sink_first = 1'd0;
reg           soclinux_sdram_bankmachine6_sink_last = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine6_sink_payload_addr;
wire          soclinux_sdram_bankmachine6_sink_payload_we;
wire          soclinux_sdram_bankmachine6_sink_ready;
wire          soclinux_sdram_bankmachine6_sink_sink_first;
wire          soclinux_sdram_bankmachine6_sink_sink_last;
wire   [19:0] soclinux_sdram_bankmachine6_sink_sink_payload_addr;
wire          soclinux_sdram_bankmachine6_sink_sink_payload_we;
wire          soclinux_sdram_bankmachine6_sink_sink_ready;
wire          soclinux_sdram_bankmachine6_sink_sink_valid;
wire          soclinux_sdram_bankmachine6_sink_valid;
wire          soclinux_sdram_bankmachine6_source_first;
wire          soclinux_sdram_bankmachine6_source_last;
wire   [19:0] soclinux_sdram_bankmachine6_source_payload_addr;
wire          soclinux_sdram_bankmachine6_source_payload_we;
wire          soclinux_sdram_bankmachine6_source_ready;
wire          soclinux_sdram_bankmachine6_source_source_first;
wire          soclinux_sdram_bankmachine6_source_source_last;
wire   [19:0] soclinux_sdram_bankmachine6_source_source_payload_addr;
wire          soclinux_sdram_bankmachine6_source_source_payload_we;
wire          soclinux_sdram_bankmachine6_source_source_ready;
wire          soclinux_sdram_bankmachine6_source_source_valid;
wire          soclinux_sdram_bankmachine6_source_valid;
wire   [22:0] soclinux_sdram_bankmachine6_syncfifo6_din;
wire   [22:0] soclinux_sdram_bankmachine6_syncfifo6_dout;
wire          soclinux_sdram_bankmachine6_syncfifo6_re;
wire          soclinux_sdram_bankmachine6_syncfifo6_readable;
wire          soclinux_sdram_bankmachine6_syncfifo6_we;
wire          soclinux_sdram_bankmachine6_syncfifo6_writable;
reg     [1:0] soclinux_sdram_bankmachine6_trascon_count = 2'd0;
reg           soclinux_sdram_bankmachine6_trascon_ready = 1'd0;
wire          soclinux_sdram_bankmachine6_trascon_valid;
reg     [1:0] soclinux_sdram_bankmachine6_trccon_count = 2'd0;
reg           soclinux_sdram_bankmachine6_trccon_ready = 1'd0;
wire          soclinux_sdram_bankmachine6_trccon_valid;
reg     [2:0] soclinux_sdram_bankmachine6_twtpcon_count = 3'd0;
reg           soclinux_sdram_bankmachine6_twtpcon_ready = 1'd0;
wire          soclinux_sdram_bankmachine6_twtpcon_valid;
reg     [2:0] soclinux_sdram_bankmachine6_wrport_adr = 3'd0;
wire   [22:0] soclinux_sdram_bankmachine6_wrport_dat_r;
wire   [22:0] soclinux_sdram_bankmachine6_wrport_dat_w;
wire          soclinux_sdram_bankmachine6_wrport_we;
reg           soclinux_sdram_bankmachine7_auto_precharge = 1'd0;
reg    [12:0] soclinux_sdram_bankmachine7_cmd_payload_a = 13'd0;
wire    [2:0] soclinux_sdram_bankmachine7_cmd_payload_ba;
reg           soclinux_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           soclinux_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           soclinux_sdram_bankmachine7_cmd_ready = 1'd0;
reg           soclinux_sdram_bankmachine7_cmd_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine7_consume = 3'd0;
wire          soclinux_sdram_bankmachine7_do_read;
wire          soclinux_sdram_bankmachine7_fifo_in_first;
wire          soclinux_sdram_bankmachine7_fifo_in_last;
wire   [19:0] soclinux_sdram_bankmachine7_fifo_in_payload_addr;
wire          soclinux_sdram_bankmachine7_fifo_in_payload_we;
wire          soclinux_sdram_bankmachine7_fifo_out_first;
wire          soclinux_sdram_bankmachine7_fifo_out_last;
wire   [19:0] soclinux_sdram_bankmachine7_fifo_out_payload_addr;
wire          soclinux_sdram_bankmachine7_fifo_out_payload_we;
reg     [3:0] soclinux_sdram_bankmachine7_level = 4'd0;
wire          soclinux_sdram_bankmachine7_pipe_valid_sink_first;
wire          soclinux_sdram_bankmachine7_pipe_valid_sink_last;
wire   [19:0] soclinux_sdram_bankmachine7_pipe_valid_sink_payload_addr;
wire          soclinux_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire          soclinux_sdram_bankmachine7_pipe_valid_sink_ready;
wire          soclinux_sdram_bankmachine7_pipe_valid_sink_valid;
reg           soclinux_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           soclinux_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg    [19:0] soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr = 20'd0;
reg           soclinux_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
wire          soclinux_sdram_bankmachine7_pipe_valid_source_ready;
reg           soclinux_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
reg     [2:0] soclinux_sdram_bankmachine7_produce = 3'd0;
wire    [2:0] soclinux_sdram_bankmachine7_rdport_adr;
wire   [22:0] soclinux_sdram_bankmachine7_rdport_dat_r;
reg           soclinux_sdram_bankmachine7_refresh_gnt = 1'd0;
wire          soclinux_sdram_bankmachine7_refresh_req;
reg           soclinux_sdram_bankmachine7_replace = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine7_req_addr;
wire          soclinux_sdram_bankmachine7_req_lock;
reg           soclinux_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          soclinux_sdram_bankmachine7_req_ready;
wire          soclinux_sdram_bankmachine7_req_valid;
reg           soclinux_sdram_bankmachine7_req_wdata_ready = 1'd0;
wire          soclinux_sdram_bankmachine7_req_we;
reg    [12:0] soclinux_sdram_bankmachine7_row = 13'd0;
reg           soclinux_sdram_bankmachine7_row_close = 1'd0;
reg           soclinux_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          soclinux_sdram_bankmachine7_row_hit;
reg           soclinux_sdram_bankmachine7_row_open = 1'd0;
reg           soclinux_sdram_bankmachine7_row_opened = 1'd0;
reg           soclinux_sdram_bankmachine7_sink_first = 1'd0;
reg           soclinux_sdram_bankmachine7_sink_last = 1'd0;
wire   [19:0] soclinux_sdram_bankmachine7_sink_payload_addr;
wire          soclinux_sdram_bankmachine7_sink_payload_we;
wire          soclinux_sdram_bankmachine7_sink_ready;
wire          soclinux_sdram_bankmachine7_sink_sink_first;
wire          soclinux_sdram_bankmachine7_sink_sink_last;
wire   [19:0] soclinux_sdram_bankmachine7_sink_sink_payload_addr;
wire          soclinux_sdram_bankmachine7_sink_sink_payload_we;
wire          soclinux_sdram_bankmachine7_sink_sink_ready;
wire          soclinux_sdram_bankmachine7_sink_sink_valid;
wire          soclinux_sdram_bankmachine7_sink_valid;
wire          soclinux_sdram_bankmachine7_source_first;
wire          soclinux_sdram_bankmachine7_source_last;
wire   [19:0] soclinux_sdram_bankmachine7_source_payload_addr;
wire          soclinux_sdram_bankmachine7_source_payload_we;
wire          soclinux_sdram_bankmachine7_source_ready;
wire          soclinux_sdram_bankmachine7_source_source_first;
wire          soclinux_sdram_bankmachine7_source_source_last;
wire   [19:0] soclinux_sdram_bankmachine7_source_source_payload_addr;
wire          soclinux_sdram_bankmachine7_source_source_payload_we;
wire          soclinux_sdram_bankmachine7_source_source_ready;
wire          soclinux_sdram_bankmachine7_source_source_valid;
wire          soclinux_sdram_bankmachine7_source_valid;
wire   [22:0] soclinux_sdram_bankmachine7_syncfifo7_din;
wire   [22:0] soclinux_sdram_bankmachine7_syncfifo7_dout;
wire          soclinux_sdram_bankmachine7_syncfifo7_re;
wire          soclinux_sdram_bankmachine7_syncfifo7_readable;
wire          soclinux_sdram_bankmachine7_syncfifo7_we;
wire          soclinux_sdram_bankmachine7_syncfifo7_writable;
reg     [1:0] soclinux_sdram_bankmachine7_trascon_count = 2'd0;
reg           soclinux_sdram_bankmachine7_trascon_ready = 1'd0;
wire          soclinux_sdram_bankmachine7_trascon_valid;
reg     [1:0] soclinux_sdram_bankmachine7_trccon_count = 2'd0;
reg           soclinux_sdram_bankmachine7_trccon_ready = 1'd0;
wire          soclinux_sdram_bankmachine7_trccon_valid;
reg     [2:0] soclinux_sdram_bankmachine7_twtpcon_count = 3'd0;
reg           soclinux_sdram_bankmachine7_twtpcon_ready = 1'd0;
wire          soclinux_sdram_bankmachine7_twtpcon_valid;
reg     [2:0] soclinux_sdram_bankmachine7_wrport_adr = 3'd0;
wire   [22:0] soclinux_sdram_bankmachine7_wrport_dat_r;
wire   [22:0] soclinux_sdram_bankmachine7_wrport_dat_w;
wire          soclinux_sdram_bankmachine7_wrport_we;
wire          soclinux_sdram_cas_allowed;
wire          soclinux_sdram_choose_cmd_ce;
wire   [12:0] soclinux_sdram_choose_cmd_cmd_payload_a;
wire    [2:0] soclinux_sdram_choose_cmd_cmd_payload_ba;
reg           soclinux_sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          soclinux_sdram_choose_cmd_cmd_payload_is_cmd;
wire          soclinux_sdram_choose_cmd_cmd_payload_is_read;
wire          soclinux_sdram_choose_cmd_cmd_payload_is_write;
reg           soclinux_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           soclinux_sdram_choose_cmd_cmd_ready = 1'd0;
wire          soclinux_sdram_choose_cmd_cmd_valid;
reg     [2:0] soclinux_sdram_choose_cmd_grant = 3'd0;
wire    [7:0] soclinux_sdram_choose_cmd_request;
reg     [7:0] soclinux_sdram_choose_cmd_valids = 8'd0;
reg           soclinux_sdram_choose_cmd_want_activates = 1'd0;
reg           soclinux_sdram_choose_cmd_want_cmds = 1'd0;
reg           soclinux_sdram_choose_cmd_want_reads = 1'd0;
reg           soclinux_sdram_choose_cmd_want_writes = 1'd0;
wire          soclinux_sdram_choose_req_ce;
wire   [12:0] soclinux_sdram_choose_req_cmd_payload_a;
wire    [2:0] soclinux_sdram_choose_req_cmd_payload_ba;
reg           soclinux_sdram_choose_req_cmd_payload_cas = 1'd0;
wire          soclinux_sdram_choose_req_cmd_payload_is_cmd;
wire          soclinux_sdram_choose_req_cmd_payload_is_read;
wire          soclinux_sdram_choose_req_cmd_payload_is_write;
reg           soclinux_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_choose_req_cmd_payload_we = 1'd0;
reg           soclinux_sdram_choose_req_cmd_ready = 1'd0;
wire          soclinux_sdram_choose_req_cmd_valid;
reg     [2:0] soclinux_sdram_choose_req_grant = 3'd0;
wire    [7:0] soclinux_sdram_choose_req_request;
reg     [7:0] soclinux_sdram_choose_req_valids = 8'd0;
reg           soclinux_sdram_choose_req_want_activates = 1'd0;
reg           soclinux_sdram_choose_req_want_cmds = 1'd0;
reg           soclinux_sdram_choose_req_want_reads = 1'd0;
reg           soclinux_sdram_choose_req_want_writes = 1'd0;
wire          soclinux_sdram_cke;
reg           soclinux_sdram_cmd_last = 1'd0;
reg    [12:0] soclinux_sdram_cmd_payload_a = 13'd0;
reg     [2:0] soclinux_sdram_cmd_payload_ba = 3'd0;
reg           soclinux_sdram_cmd_payload_cas = 1'd0;
reg           soclinux_sdram_cmd_payload_is_read = 1'd0;
reg           soclinux_sdram_cmd_payload_is_write = 1'd0;
reg           soclinux_sdram_cmd_payload_ras = 1'd0;
reg           soclinux_sdram_cmd_payload_we = 1'd0;
reg           soclinux_sdram_cmd_ready = 1'd0;
reg           soclinux_sdram_cmd_valid = 1'd0;
reg           soclinux_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [12:0] soclinux_sdram_csr_dfi_p0_address;
wire    [2:0] soclinux_sdram_csr_dfi_p0_bank;
reg           soclinux_sdram_csr_dfi_p0_cas_n = 1'd1;
reg           soclinux_sdram_csr_dfi_p0_cke = 1'd0;
reg           soclinux_sdram_csr_dfi_p0_cs_n = 1'd1;
reg           soclinux_sdram_csr_dfi_p0_odt = 1'd0;
reg           soclinux_sdram_csr_dfi_p0_ras_n = 1'd1;
reg    [63:0] soclinux_sdram_csr_dfi_p0_rddata = 64'd0;
wire          soclinux_sdram_csr_dfi_p0_rddata_en;
reg           soclinux_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          soclinux_sdram_csr_dfi_p0_reset_n;
reg           soclinux_sdram_csr_dfi_p0_we_n = 1'd1;
wire   [63:0] soclinux_sdram_csr_dfi_p0_wrdata;
wire          soclinux_sdram_csr_dfi_p0_wrdata_en;
wire    [7:0] soclinux_sdram_csr_dfi_p0_wrdata_mask;
reg           soclinux_sdram_csr_dfi_p1_act_n = 1'd1;
wire   [12:0] soclinux_sdram_csr_dfi_p1_address;
wire    [2:0] soclinux_sdram_csr_dfi_p1_bank;
reg           soclinux_sdram_csr_dfi_p1_cas_n = 1'd1;
reg           soclinux_sdram_csr_dfi_p1_cke = 1'd0;
reg           soclinux_sdram_csr_dfi_p1_cs_n = 1'd1;
reg           soclinux_sdram_csr_dfi_p1_odt = 1'd0;
reg           soclinux_sdram_csr_dfi_p1_ras_n = 1'd1;
reg    [63:0] soclinux_sdram_csr_dfi_p1_rddata = 64'd0;
wire          soclinux_sdram_csr_dfi_p1_rddata_en;
reg           soclinux_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire          soclinux_sdram_csr_dfi_p1_reset_n;
reg           soclinux_sdram_csr_dfi_p1_we_n = 1'd1;
wire   [63:0] soclinux_sdram_csr_dfi_p1_wrdata;
wire          soclinux_sdram_csr_dfi_p1_wrdata_en;
wire    [7:0] soclinux_sdram_csr_dfi_p1_wrdata_mask;
reg           soclinux_sdram_dfi_p0_act_n = 1'd1;
reg    [12:0] soclinux_sdram_dfi_p0_address = 13'd0;
reg     [2:0] soclinux_sdram_dfi_p0_bank = 3'd0;
reg           soclinux_sdram_dfi_p0_cas_n = 1'd1;
wire          soclinux_sdram_dfi_p0_cke;
reg           soclinux_sdram_dfi_p0_cs_n = 1'd1;
wire          soclinux_sdram_dfi_p0_odt;
reg           soclinux_sdram_dfi_p0_ras_n = 1'd1;
wire   [63:0] soclinux_sdram_dfi_p0_rddata;
reg           soclinux_sdram_dfi_p0_rddata_en = 1'd0;
wire          soclinux_sdram_dfi_p0_rddata_valid;
wire          soclinux_sdram_dfi_p0_reset_n;
reg           soclinux_sdram_dfi_p0_we_n = 1'd1;
wire   [63:0] soclinux_sdram_dfi_p0_wrdata;
reg           soclinux_sdram_dfi_p0_wrdata_en = 1'd0;
wire    [7:0] soclinux_sdram_dfi_p0_wrdata_mask;
reg           soclinux_sdram_dfi_p1_act_n = 1'd1;
reg    [12:0] soclinux_sdram_dfi_p1_address = 13'd0;
reg     [2:0] soclinux_sdram_dfi_p1_bank = 3'd0;
reg           soclinux_sdram_dfi_p1_cas_n = 1'd1;
wire          soclinux_sdram_dfi_p1_cke;
reg           soclinux_sdram_dfi_p1_cs_n = 1'd1;
wire          soclinux_sdram_dfi_p1_odt;
reg           soclinux_sdram_dfi_p1_ras_n = 1'd1;
wire   [63:0] soclinux_sdram_dfi_p1_rddata;
reg           soclinux_sdram_dfi_p1_rddata_en = 1'd0;
wire          soclinux_sdram_dfi_p1_rddata_valid;
wire          soclinux_sdram_dfi_p1_reset_n;
reg           soclinux_sdram_dfi_p1_we_n = 1'd1;
wire   [63:0] soclinux_sdram_dfi_p1_wrdata;
reg           soclinux_sdram_dfi_p1_wrdata_en = 1'd0;
wire    [7:0] soclinux_sdram_dfi_p1_wrdata_mask;
reg           soclinux_sdram_en0 = 1'd0;
reg           soclinux_sdram_en1 = 1'd0;
reg           soclinux_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [12:0] soclinux_sdram_ext_dfi_p0_address = 13'd0;
reg     [2:0] soclinux_sdram_ext_dfi_p0_bank = 3'd0;
reg           soclinux_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           soclinux_sdram_ext_dfi_p0_cke = 1'd0;
reg           soclinux_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           soclinux_sdram_ext_dfi_p0_odt = 1'd0;
reg           soclinux_sdram_ext_dfi_p0_ras_n = 1'd1;
reg    [63:0] soclinux_sdram_ext_dfi_p0_rddata = 64'd0;
reg           soclinux_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           soclinux_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           soclinux_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           soclinux_sdram_ext_dfi_p0_we_n = 1'd1;
reg    [63:0] soclinux_sdram_ext_dfi_p0_wrdata = 64'd0;
reg           soclinux_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg     [7:0] soclinux_sdram_ext_dfi_p0_wrdata_mask = 8'd0;
reg           soclinux_sdram_ext_dfi_p1_act_n = 1'd1;
reg    [12:0] soclinux_sdram_ext_dfi_p1_address = 13'd0;
reg     [2:0] soclinux_sdram_ext_dfi_p1_bank = 3'd0;
reg           soclinux_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           soclinux_sdram_ext_dfi_p1_cke = 1'd0;
reg           soclinux_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           soclinux_sdram_ext_dfi_p1_odt = 1'd0;
reg           soclinux_sdram_ext_dfi_p1_ras_n = 1'd1;
reg    [63:0] soclinux_sdram_ext_dfi_p1_rddata = 64'd0;
reg           soclinux_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg           soclinux_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg           soclinux_sdram_ext_dfi_p1_reset_n = 1'd0;
reg           soclinux_sdram_ext_dfi_p1_we_n = 1'd1;
reg    [63:0] soclinux_sdram_ext_dfi_p1_wrdata = 64'd0;
reg           soclinux_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg     [7:0] soclinux_sdram_ext_dfi_p1_wrdata_mask = 8'd0;
reg           soclinux_sdram_ext_dfi_sel = 1'd0;
wire          soclinux_sdram_go_to_refresh;
wire   [19:0] soclinux_sdram_interface_bank0_addr;
wire          soclinux_sdram_interface_bank0_lock;
wire          soclinux_sdram_interface_bank0_rdata_valid;
wire          soclinux_sdram_interface_bank0_ready;
wire          soclinux_sdram_interface_bank0_valid;
wire          soclinux_sdram_interface_bank0_wdata_ready;
wire          soclinux_sdram_interface_bank0_we;
wire   [19:0] soclinux_sdram_interface_bank1_addr;
wire          soclinux_sdram_interface_bank1_lock;
wire          soclinux_sdram_interface_bank1_rdata_valid;
wire          soclinux_sdram_interface_bank1_ready;
wire          soclinux_sdram_interface_bank1_valid;
wire          soclinux_sdram_interface_bank1_wdata_ready;
wire          soclinux_sdram_interface_bank1_we;
wire   [19:0] soclinux_sdram_interface_bank2_addr;
wire          soclinux_sdram_interface_bank2_lock;
wire          soclinux_sdram_interface_bank2_rdata_valid;
wire          soclinux_sdram_interface_bank2_ready;
wire          soclinux_sdram_interface_bank2_valid;
wire          soclinux_sdram_interface_bank2_wdata_ready;
wire          soclinux_sdram_interface_bank2_we;
wire   [19:0] soclinux_sdram_interface_bank3_addr;
wire          soclinux_sdram_interface_bank3_lock;
wire          soclinux_sdram_interface_bank3_rdata_valid;
wire          soclinux_sdram_interface_bank3_ready;
wire          soclinux_sdram_interface_bank3_valid;
wire          soclinux_sdram_interface_bank3_wdata_ready;
wire          soclinux_sdram_interface_bank3_we;
wire   [19:0] soclinux_sdram_interface_bank4_addr;
wire          soclinux_sdram_interface_bank4_lock;
wire          soclinux_sdram_interface_bank4_rdata_valid;
wire          soclinux_sdram_interface_bank4_ready;
wire          soclinux_sdram_interface_bank4_valid;
wire          soclinux_sdram_interface_bank4_wdata_ready;
wire          soclinux_sdram_interface_bank4_we;
wire   [19:0] soclinux_sdram_interface_bank5_addr;
wire          soclinux_sdram_interface_bank5_lock;
wire          soclinux_sdram_interface_bank5_rdata_valid;
wire          soclinux_sdram_interface_bank5_ready;
wire          soclinux_sdram_interface_bank5_valid;
wire          soclinux_sdram_interface_bank5_wdata_ready;
wire          soclinux_sdram_interface_bank5_we;
wire   [19:0] soclinux_sdram_interface_bank6_addr;
wire          soclinux_sdram_interface_bank6_lock;
wire          soclinux_sdram_interface_bank6_rdata_valid;
wire          soclinux_sdram_interface_bank6_ready;
wire          soclinux_sdram_interface_bank6_valid;
wire          soclinux_sdram_interface_bank6_wdata_ready;
wire          soclinux_sdram_interface_bank6_we;
wire   [19:0] soclinux_sdram_interface_bank7_addr;
wire          soclinux_sdram_interface_bank7_lock;
wire          soclinux_sdram_interface_bank7_rdata_valid;
wire          soclinux_sdram_interface_bank7_ready;
wire          soclinux_sdram_interface_bank7_valid;
wire          soclinux_sdram_interface_bank7_wdata_ready;
wire          soclinux_sdram_interface_bank7_we;
wire  [127:0] soclinux_sdram_interface_rdata;
reg   [127:0] soclinux_sdram_interface_wdata = 128'd0;
reg    [15:0] soclinux_sdram_interface_wdata_we = 16'd0;
reg           soclinux_sdram_master_p0_act_n = 1'd1;
reg    [12:0] soclinux_sdram_master_p0_address = 13'd0;
reg     [2:0] soclinux_sdram_master_p0_bank = 3'd0;
reg           soclinux_sdram_master_p0_cas_n = 1'd1;
reg           soclinux_sdram_master_p0_cke = 1'd0;
reg           soclinux_sdram_master_p0_cs_n = 1'd1;
reg           soclinux_sdram_master_p0_odt = 1'd0;
reg           soclinux_sdram_master_p0_ras_n = 1'd1;
wire   [63:0] soclinux_sdram_master_p0_rddata;
reg           soclinux_sdram_master_p0_rddata_en = 1'd0;
wire          soclinux_sdram_master_p0_rddata_valid;
reg           soclinux_sdram_master_p0_reset_n = 1'd0;
reg           soclinux_sdram_master_p0_we_n = 1'd1;
reg    [63:0] soclinux_sdram_master_p0_wrdata = 64'd0;
reg           soclinux_sdram_master_p0_wrdata_en = 1'd0;
reg     [7:0] soclinux_sdram_master_p0_wrdata_mask = 8'd0;
reg           soclinux_sdram_master_p1_act_n = 1'd1;
reg    [12:0] soclinux_sdram_master_p1_address = 13'd0;
reg     [2:0] soclinux_sdram_master_p1_bank = 3'd0;
reg           soclinux_sdram_master_p1_cas_n = 1'd1;
reg           soclinux_sdram_master_p1_cke = 1'd0;
reg           soclinux_sdram_master_p1_cs_n = 1'd1;
reg           soclinux_sdram_master_p1_odt = 1'd0;
reg           soclinux_sdram_master_p1_ras_n = 1'd1;
wire   [63:0] soclinux_sdram_master_p1_rddata;
reg           soclinux_sdram_master_p1_rddata_en = 1'd0;
wire          soclinux_sdram_master_p1_rddata_valid;
reg           soclinux_sdram_master_p1_reset_n = 1'd0;
reg           soclinux_sdram_master_p1_we_n = 1'd1;
reg    [63:0] soclinux_sdram_master_p1_wrdata = 64'd0;
reg           soclinux_sdram_master_p1_wrdata_en = 1'd0;
reg     [7:0] soclinux_sdram_master_p1_wrdata_mask = 8'd0;
wire          soclinux_sdram_max_time0;
wire          soclinux_sdram_max_time1;
reg    [12:0] soclinux_sdram_nop_a = 13'd0;
reg     [2:0] soclinux_sdram_nop_ba = 3'd0;
wire          soclinux_sdram_odt;
reg           soclinux_sdram_phaseinjector0_address_re = 1'd0;
reg    [12:0] soclinux_sdram_phaseinjector0_address_storage = 13'd0;
reg           soclinux_sdram_phaseinjector0_baddress_re = 1'd0;
reg     [2:0] soclinux_sdram_phaseinjector0_baddress_storage = 3'd0;
wire          soclinux_sdram_phaseinjector0_command_issue_r;
reg           soclinux_sdram_phaseinjector0_command_issue_re = 1'd0;
reg           soclinux_sdram_phaseinjector0_command_issue_w = 1'd0;
reg           soclinux_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           soclinux_sdram_phaseinjector0_command_re = 1'd0;
reg     [7:0] soclinux_sdram_phaseinjector0_command_storage = 8'd0;
wire          soclinux_sdram_phaseinjector0_csrfield_cas;
wire          soclinux_sdram_phaseinjector0_csrfield_cs;
wire          soclinux_sdram_phaseinjector0_csrfield_cs_bottom;
wire          soclinux_sdram_phaseinjector0_csrfield_cs_top;
wire          soclinux_sdram_phaseinjector0_csrfield_ras;
wire          soclinux_sdram_phaseinjector0_csrfield_rden;
wire          soclinux_sdram_phaseinjector0_csrfield_we;
wire          soclinux_sdram_phaseinjector0_csrfield_wren;
reg           soclinux_sdram_phaseinjector0_rddata_re = 1'd0;
reg    [63:0] soclinux_sdram_phaseinjector0_rddata_status = 64'd0;
wire          soclinux_sdram_phaseinjector0_rddata_we;
reg           soclinux_sdram_phaseinjector0_wrdata_re = 1'd0;
reg    [63:0] soclinux_sdram_phaseinjector0_wrdata_storage = 64'd0;
reg           soclinux_sdram_phaseinjector1_address_re = 1'd0;
reg    [12:0] soclinux_sdram_phaseinjector1_address_storage = 13'd0;
reg           soclinux_sdram_phaseinjector1_baddress_re = 1'd0;
reg     [2:0] soclinux_sdram_phaseinjector1_baddress_storage = 3'd0;
wire          soclinux_sdram_phaseinjector1_command_issue_r;
reg           soclinux_sdram_phaseinjector1_command_issue_re = 1'd0;
reg           soclinux_sdram_phaseinjector1_command_issue_w = 1'd0;
reg           soclinux_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           soclinux_sdram_phaseinjector1_command_re = 1'd0;
reg     [7:0] soclinux_sdram_phaseinjector1_command_storage = 8'd0;
wire          soclinux_sdram_phaseinjector1_csrfield_cas;
wire          soclinux_sdram_phaseinjector1_csrfield_cs;
wire          soclinux_sdram_phaseinjector1_csrfield_cs_bottom;
wire          soclinux_sdram_phaseinjector1_csrfield_cs_top;
wire          soclinux_sdram_phaseinjector1_csrfield_ras;
wire          soclinux_sdram_phaseinjector1_csrfield_rden;
wire          soclinux_sdram_phaseinjector1_csrfield_we;
wire          soclinux_sdram_phaseinjector1_csrfield_wren;
reg           soclinux_sdram_phaseinjector1_rddata_re = 1'd0;
reg    [63:0] soclinux_sdram_phaseinjector1_rddata_status = 64'd0;
wire          soclinux_sdram_phaseinjector1_rddata_we;
reg           soclinux_sdram_phaseinjector1_wrdata_re = 1'd0;
reg    [63:0] soclinux_sdram_phaseinjector1_wrdata_storage = 64'd0;
reg           soclinux_sdram_postponer_count = 1'd0;
wire          soclinux_sdram_postponer_req_i;
reg           soclinux_sdram_postponer_req_o = 1'd0;
wire          soclinux_sdram_ras_allowed;
reg           soclinux_sdram_re = 1'd0;
wire          soclinux_sdram_read_available;
wire          soclinux_sdram_reset_n;
wire          soclinux_sdram_sel;
reg           soclinux_sdram_sequencer_count = 1'd0;
reg     [6:0] soclinux_sdram_sequencer_counter = 7'd0;
wire          soclinux_sdram_sequencer_done0;
reg           soclinux_sdram_sequencer_done1 = 1'd0;
reg           soclinux_sdram_sequencer_start0 = 1'd0;
wire          soclinux_sdram_sequencer_start1;
wire          soclinux_sdram_slave_p0_act_n;
wire   [12:0] soclinux_sdram_slave_p0_address;
wire    [2:0] soclinux_sdram_slave_p0_bank;
wire          soclinux_sdram_slave_p0_cas_n;
wire          soclinux_sdram_slave_p0_cke;
wire          soclinux_sdram_slave_p0_cs_n;
wire          soclinux_sdram_slave_p0_odt;
wire          soclinux_sdram_slave_p0_ras_n;
reg    [63:0] soclinux_sdram_slave_p0_rddata = 64'd0;
wire          soclinux_sdram_slave_p0_rddata_en;
reg           soclinux_sdram_slave_p0_rddata_valid = 1'd0;
wire          soclinux_sdram_slave_p0_reset_n;
wire          soclinux_sdram_slave_p0_we_n;
wire   [63:0] soclinux_sdram_slave_p0_wrdata;
wire          soclinux_sdram_slave_p0_wrdata_en;
wire    [7:0] soclinux_sdram_slave_p0_wrdata_mask;
wire          soclinux_sdram_slave_p1_act_n;
wire   [12:0] soclinux_sdram_slave_p1_address;
wire    [2:0] soclinux_sdram_slave_p1_bank;
wire          soclinux_sdram_slave_p1_cas_n;
wire          soclinux_sdram_slave_p1_cke;
wire          soclinux_sdram_slave_p1_cs_n;
wire          soclinux_sdram_slave_p1_odt;
wire          soclinux_sdram_slave_p1_ras_n;
reg    [63:0] soclinux_sdram_slave_p1_rddata = 64'd0;
wire          soclinux_sdram_slave_p1_rddata_en;
reg           soclinux_sdram_slave_p1_rddata_valid = 1'd0;
wire          soclinux_sdram_slave_p1_reset_n;
wire          soclinux_sdram_slave_p1_we_n;
wire   [63:0] soclinux_sdram_slave_p1_wrdata;
wire          soclinux_sdram_slave_p1_wrdata_en;
wire    [7:0] soclinux_sdram_slave_p1_wrdata_mask;
reg           soclinux_sdram_steerer0 = 1'd1;
reg           soclinux_sdram_steerer1 = 1'd1;
reg           soclinux_sdram_steerer2 = 1'd1;
reg           soclinux_sdram_steerer3 = 1'd1;
reg     [1:0] soclinux_sdram_steerer_sel0 = 2'd0;
reg     [1:0] soclinux_sdram_steerer_sel1 = 2'd0;
reg     [3:0] soclinux_sdram_storage = 4'd1;
reg           soclinux_sdram_tccdcon_count = 1'd0;
reg           soclinux_sdram_tccdcon_ready = 1'd0;
wire          soclinux_sdram_tccdcon_valid;
wire    [1:0] soclinux_sdram_tfawcon_count;
reg           soclinux_sdram_tfawcon_ready = 1'd1;
wire          soclinux_sdram_tfawcon_valid;
reg     [2:0] soclinux_sdram_tfawcon_window = 3'd0;
reg     [4:0] soclinux_sdram_time0 = 5'd0;
reg     [3:0] soclinux_sdram_time1 = 4'd0;
wire    [8:0] soclinux_sdram_timer_count0;
reg     [8:0] soclinux_sdram_timer_count1 = 9'd374;
wire          soclinux_sdram_timer_done0;
wire          soclinux_sdram_timer_done1;
wire          soclinux_sdram_timer_wait;
reg           soclinux_sdram_trrdcon_count = 1'd0;
reg           soclinux_sdram_trrdcon_ready = 1'd0;
wire          soclinux_sdram_trrdcon_valid;
reg     [2:0] soclinux_sdram_twtrcon_count = 3'd0;
reg           soclinux_sdram_twtrcon_ready = 1'd0;
wire          soclinux_sdram_twtrcon_valid;
wire          soclinux_sdram_wants_refresh;
wire          soclinux_sdram_wants_zqcs;
wire          soclinux_sdram_write_available;
reg     [5:0] soclinux_sdram_zqcs_executer_counter = 6'd0;
reg           soclinux_sdram_zqcs_executer_done = 1'd0;
reg           soclinux_sdram_zqcs_executer_start = 1'd0;
wire   [25:0] soclinux_sdram_zqcs_timer_count0;
reg    [25:0] soclinux_sdram_zqcs_timer_count1 = 26'd47999999;
wire          soclinux_sdram_zqcs_timer_done0;
wire          soclinux_sdram_zqcs_timer_done1;
wire          soclinux_sdram_zqcs_timer_wait;
wire          soclinux_sel;
reg           soclinux_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           soclinux_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg           soclinux_soc_rst = 1'd0;
wire   [13:0] soclinux_soclinux_adr;
reg           soclinux_soclinux_adr_burst = 1'd0;
wire   [31:0] soclinux_soclinux_dat_r;
reg           soclinux_soclinux_ram_bus_ack = 1'd0;
wire   [29:0] soclinux_soclinux_ram_bus_adr;
wire    [1:0] soclinux_soclinux_ram_bus_bte;
wire    [2:0] soclinux_soclinux_ram_bus_cti;
wire          soclinux_soclinux_ram_bus_cyc;
wire   [31:0] soclinux_soclinux_ram_bus_dat_r;
wire   [31:0] soclinux_soclinux_ram_bus_dat_w;
reg           soclinux_soclinux_ram_bus_err = 1'd0;
wire    [3:0] soclinux_soclinux_ram_bus_sel;
wire          soclinux_soclinux_ram_bus_stb;
wire          soclinux_soclinux_ram_bus_we;
wire          soclinux_start0;
reg           soclinux_start1 = 1'd0;
reg           soclinux_status_re = 1'd0;
reg     [1:0] soclinux_status_status = 2'd0;
wire          soclinux_status_we;
reg    [15:0] soclinux_storage = 16'd120;
reg           soclinux_tag_di_dirty = 1'd0;
wire   [26:0] soclinux_tag_di_tag;
wire          soclinux_tag_do_dirty;
wire   [26:0] soclinux_tag_do_tag;
wire    [4:0] soclinux_tag_port_adr;
wire   [27:0] soclinux_tag_port_dat_r;
wire   [27:0] soclinux_tag_port_dat_w;
reg           soclinux_tag_port_we = 1'd0;
reg           soclinux_timer_en_re = 1'd0;
reg           soclinux_timer_en_storage = 1'd0;
reg           soclinux_timer_enable_re = 1'd0;
reg           soclinux_timer_enable_storage = 1'd0;
wire          soclinux_timer_irq;
reg           soclinux_timer_load_re = 1'd0;
reg    [31:0] soclinux_timer_load_storage = 32'd0;
reg           soclinux_timer_pending_r = 1'd0;
reg           soclinux_timer_pending_re = 1'd0;
reg           soclinux_timer_pending_status = 1'd0;
wire          soclinux_timer_pending_we;
reg           soclinux_timer_reload_re = 1'd0;
reg    [31:0] soclinux_timer_reload_storage = 32'd0;
reg           soclinux_timer_status_re = 1'd0;
reg           soclinux_timer_status_status = 1'd0;
wire          soclinux_timer_status_we;
reg           soclinux_timer_update_value_re = 1'd0;
reg           soclinux_timer_update_value_storage = 1'd0;
reg    [31:0] soclinux_timer_value = 32'd0;
reg           soclinux_timer_value_re = 1'd0;
reg    [31:0] soclinux_timer_value_status = 32'd0;
wire          soclinux_timer_value_we;
wire          soclinux_timer_zero0;
wire          soclinux_timer_zero1;
wire          soclinux_timer_zero2;
reg           soclinux_timer_zero_clear = 1'd0;
reg           soclinux_timer_zero_pending = 1'd0;
wire          soclinux_timer_zero_status;
wire          soclinux_timer_zero_trigger;
reg           soclinux_timer_zero_trigger_d = 1'd0;
reg     [3:0] soclinux_tx_count = 4'd0;
reg     [3:0] soclinux_tx_count_rs232phytx_next_value0 = 4'd0;
reg           soclinux_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] soclinux_tx_data = 8'd0;
reg     [7:0] soclinux_tx_data_rs232phytx_next_value2 = 8'd0;
reg           soclinux_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           soclinux_tx_enable = 1'd0;
reg    [31:0] soclinux_tx_phase = 32'd0;
wire          soclinux_tx_sink_first;
wire          soclinux_tx_sink_last;
wire    [7:0] soclinux_tx_sink_payload_data;
reg           soclinux_tx_sink_ready = 1'd0;
wire          soclinux_tx_sink_valid;
reg           soclinux_tx_tick = 1'd0;
reg           soclinux_uart_enable_re = 1'd0;
reg     [1:0] soclinux_uart_enable_storage = 2'd0;
wire          soclinux_uart_irq;
reg     [1:0] soclinux_uart_pending_r = 2'd0;
reg           soclinux_uart_pending_re = 1'd0;
reg     [1:0] soclinux_uart_pending_status = 2'd0;
wire          soclinux_uart_pending_we;
wire          soclinux_uart_rx0;
wire          soclinux_uart_rx1;
wire          soclinux_uart_rx2;
reg           soclinux_uart_rx_clear = 1'd0;
reg     [3:0] soclinux_uart_rx_fifo_consume = 4'd0;
wire          soclinux_uart_rx_fifo_do_read;
wire          soclinux_uart_rx_fifo_fifo_in_first;
wire          soclinux_uart_rx_fifo_fifo_in_last;
wire    [7:0] soclinux_uart_rx_fifo_fifo_in_payload_data;
wire          soclinux_uart_rx_fifo_fifo_out_first;
wire          soclinux_uart_rx_fifo_fifo_out_last;
wire    [7:0] soclinux_uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] soclinux_uart_rx_fifo_level0 = 5'd0;
wire    [4:0] soclinux_uart_rx_fifo_level1;
reg     [3:0] soclinux_uart_rx_fifo_produce = 4'd0;
wire    [3:0] soclinux_uart_rx_fifo_rdport_adr;
wire    [9:0] soclinux_uart_rx_fifo_rdport_dat_r;
wire          soclinux_uart_rx_fifo_rdport_re;
wire          soclinux_uart_rx_fifo_re;
reg           soclinux_uart_rx_fifo_readable = 1'd0;
reg           soclinux_uart_rx_fifo_replace = 1'd0;
wire          soclinux_uart_rx_fifo_sink_first;
wire          soclinux_uart_rx_fifo_sink_last;
wire    [7:0] soclinux_uart_rx_fifo_sink_payload_data;
wire          soclinux_uart_rx_fifo_sink_ready;
wire          soclinux_uart_rx_fifo_sink_valid;
wire          soclinux_uart_rx_fifo_source_first;
wire          soclinux_uart_rx_fifo_source_last;
wire    [7:0] soclinux_uart_rx_fifo_source_payload_data;
wire          soclinux_uart_rx_fifo_source_ready;
wire          soclinux_uart_rx_fifo_source_valid;
wire    [9:0] soclinux_uart_rx_fifo_syncfifo_din;
wire    [9:0] soclinux_uart_rx_fifo_syncfifo_dout;
wire          soclinux_uart_rx_fifo_syncfifo_re;
wire          soclinux_uart_rx_fifo_syncfifo_readable;
wire          soclinux_uart_rx_fifo_syncfifo_we;
wire          soclinux_uart_rx_fifo_syncfifo_writable;
reg     [3:0] soclinux_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] soclinux_uart_rx_fifo_wrport_dat_r;
wire    [9:0] soclinux_uart_rx_fifo_wrport_dat_w;
wire          soclinux_uart_rx_fifo_wrport_we;
reg           soclinux_uart_rx_pending = 1'd0;
wire          soclinux_uart_rx_status;
wire          soclinux_uart_rx_trigger;
reg           soclinux_uart_rx_trigger_d = 1'd0;
reg           soclinux_uart_rxempty_re = 1'd0;
wire          soclinux_uart_rxempty_status;
wire          soclinux_uart_rxempty_we;
reg           soclinux_uart_rxfull_re = 1'd0;
wire          soclinux_uart_rxfull_status;
wire          soclinux_uart_rxfull_we;
wire    [7:0] soclinux_uart_rxtx_r;
reg           soclinux_uart_rxtx_re = 1'd0;
wire    [7:0] soclinux_uart_rxtx_w;
reg           soclinux_uart_rxtx_we = 1'd0;
reg           soclinux_uart_status_re = 1'd0;
reg     [1:0] soclinux_uart_status_status = 2'd0;
wire          soclinux_uart_status_we;
wire          soclinux_uart_tx0;
wire          soclinux_uart_tx1;
wire          soclinux_uart_tx2;
reg           soclinux_uart_tx_clear = 1'd0;
reg     [3:0] soclinux_uart_tx_fifo_consume = 4'd0;
wire          soclinux_uart_tx_fifo_do_read;
wire          soclinux_uart_tx_fifo_fifo_in_first;
wire          soclinux_uart_tx_fifo_fifo_in_last;
wire    [7:0] soclinux_uart_tx_fifo_fifo_in_payload_data;
wire          soclinux_uart_tx_fifo_fifo_out_first;
wire          soclinux_uart_tx_fifo_fifo_out_last;
wire    [7:0] soclinux_uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] soclinux_uart_tx_fifo_level0 = 5'd0;
wire    [4:0] soclinux_uart_tx_fifo_level1;
reg     [3:0] soclinux_uart_tx_fifo_produce = 4'd0;
wire    [3:0] soclinux_uart_tx_fifo_rdport_adr;
wire    [9:0] soclinux_uart_tx_fifo_rdport_dat_r;
wire          soclinux_uart_tx_fifo_rdport_re;
wire          soclinux_uart_tx_fifo_re;
reg           soclinux_uart_tx_fifo_readable = 1'd0;
reg           soclinux_uart_tx_fifo_replace = 1'd0;
reg           soclinux_uart_tx_fifo_sink_first = 1'd0;
reg           soclinux_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] soclinux_uart_tx_fifo_sink_payload_data;
wire          soclinux_uart_tx_fifo_sink_ready;
wire          soclinux_uart_tx_fifo_sink_valid;
wire          soclinux_uart_tx_fifo_source_first;
wire          soclinux_uart_tx_fifo_source_last;
wire    [7:0] soclinux_uart_tx_fifo_source_payload_data;
wire          soclinux_uart_tx_fifo_source_ready;
wire          soclinux_uart_tx_fifo_source_valid;
wire    [9:0] soclinux_uart_tx_fifo_syncfifo_din;
wire    [9:0] soclinux_uart_tx_fifo_syncfifo_dout;
wire          soclinux_uart_tx_fifo_syncfifo_re;
wire          soclinux_uart_tx_fifo_syncfifo_readable;
wire          soclinux_uart_tx_fifo_syncfifo_we;
wire          soclinux_uart_tx_fifo_syncfifo_writable;
reg     [3:0] soclinux_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] soclinux_uart_tx_fifo_wrport_dat_r;
wire    [9:0] soclinux_uart_tx_fifo_wrport_dat_w;
wire          soclinux_uart_tx_fifo_wrport_we;
reg           soclinux_uart_tx_pending = 1'd0;
wire          soclinux_uart_tx_status;
wire          soclinux_uart_tx_trigger;
reg           soclinux_uart_tx_trigger_d = 1'd0;
reg           soclinux_uart_txempty_re = 1'd0;
wire          soclinux_uart_txempty_status;
wire          soclinux_uart_txempty_we;
reg           soclinux_uart_txfull_re = 1'd0;
wire          soclinux_uart_txfull_status;
wire          soclinux_uart_txfull_we;
wire          soclinux_uart_uart_sink_first;
wire          soclinux_uart_uart_sink_last;
wire    [7:0] soclinux_uart_uart_sink_payload_data;
wire          soclinux_uart_uart_sink_ready;
wire          soclinux_uart_uart_sink_valid;
wire          soclinux_uart_uart_source_first;
wire          soclinux_uart_uart_source_last;
wire    [7:0] soclinux_uart_uart_source_payload_data;
wire          soclinux_uart_uart_source_ready;
wire          soclinux_uart_uart_source_valid;
reg           soclinux_wb_sdram_ack = 1'd0;
wire   [29:0] soclinux_wb_sdram_adr;
wire    [1:0] soclinux_wb_sdram_bte;
wire    [2:0] soclinux_wb_sdram_cti;
wire          soclinux_wb_sdram_cyc;
reg    [31:0] soclinux_wb_sdram_dat_r = 32'd0;
wire   [31:0] soclinux_wb_sdram_dat_w;
reg           soclinux_wb_sdram_err = 1'd0;
wire    [3:0] soclinux_wb_sdram_sel;
wire          soclinux_wb_sdram_stb;
wire          soclinux_wb_sdram_we;
reg           soclinux_word_clr = 1'd0;
reg           soclinux_word_inc = 1'd0;
reg           soclinux_write_from_slave = 1'd0;
reg           soclinux_xfer_enable = 1'd0;
wire          sys2x_clk;
wire          sys2x_i_clk;
wire          sys2x_i_rst;
wire          sys_clk;
wire          sys_rst;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign soclinux_reset = (soclinux_soc_rst | soclinux_cpu_rst);
assign crg_stop = gw2ddrphy_stop0;
assign crg_reset0 = gw2ddrphy_reset0;
always @(*) begin
    crg_rst <= 1'd0;
    if (soclinux_soc_rst) begin
        crg_rst <= 1'd1;
    end
end
assign soclinux_bus_error = builder_error;
always @(*) begin
    soclinux_interrupt <= 32'd0;
    soclinux_interrupt[2] <= soclinux_timer_irq;
    soclinux_interrupt[1] <= soclinux_uart_irq;
end
assign por_clk = clk27;
assign crg_por_done = (crg_por_count == 1'd0);
assign crg_reset1 = (~crg_por_done);
assign init_clk = clk27;
assign init_rst = crg_reset1;
assign crg_clkin = clk27;
assign sys2x_i_clk = crg_clkout;
assign builder_shared_adr = builder_comb_rhs_array_muxed0;
assign builder_shared_dat_w = builder_comb_rhs_array_muxed1;
assign builder_shared_sel = builder_comb_rhs_array_muxed2;
assign builder_shared_cyc = builder_comb_rhs_array_muxed3;
assign builder_shared_stb = builder_comb_rhs_array_muxed4;
assign builder_shared_we = builder_comb_rhs_array_muxed5;
assign builder_shared_cti = builder_comb_rhs_array_muxed6;
assign builder_shared_bte = builder_comb_rhs_array_muxed7;
assign soclinux_pbus_dat_r = builder_shared_dat_r;
assign soclinux_pbus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign soclinux_pbus_err = (builder_shared_err & (builder_grant == 1'd0));
assign builder_request = {soclinux_pbus_cyc};
assign builder_grant = 1'd0;
always @(*) begin
    builder_slave_sel <= 6'd0;
    builder_slave_sel[0] <= (builder_shared_adr[29:20] == 10'd963);
    builder_slave_sel[1] <= (builder_shared_adr[29:14] == 16'd61441);
    builder_slave_sel[2] <= (builder_shared_adr[29:14] == 1'd0);
    builder_slave_sel[3] <= (builder_shared_adr[29:11] == 16'd32768);
    builder_slave_sel[4] <= (builder_shared_adr[29:25] == 4'd8);
    builder_slave_sel[5] <= (builder_shared_adr[29:14] == 16'd61440);
end
assign soclinux_plicbus_adr = builder_shared_adr;
assign soclinux_plicbus_dat_w = builder_shared_dat_w;
assign soclinux_plicbus_sel = builder_shared_sel;
assign soclinux_plicbus_stb = builder_shared_stb;
assign soclinux_plicbus_we = builder_shared_we;
assign soclinux_plicbus_cti = builder_shared_cti;
assign soclinux_plicbus_bte = builder_shared_bte;
assign soclinux_clintbus_adr = builder_shared_adr;
assign soclinux_clintbus_dat_w = builder_shared_dat_w;
assign soclinux_clintbus_sel = builder_shared_sel;
assign soclinux_clintbus_stb = builder_shared_stb;
assign soclinux_clintbus_we = builder_shared_we;
assign soclinux_clintbus_cti = builder_shared_cti;
assign soclinux_clintbus_bte = builder_shared_bte;
assign soclinux_soclinux_ram_bus_adr = builder_shared_adr;
assign soclinux_soclinux_ram_bus_dat_w = builder_shared_dat_w;
assign soclinux_soclinux_ram_bus_sel = builder_shared_sel;
assign soclinux_soclinux_ram_bus_stb = builder_shared_stb;
assign soclinux_soclinux_ram_bus_we = builder_shared_we;
assign soclinux_soclinux_ram_bus_cti = builder_shared_cti;
assign soclinux_soclinux_ram_bus_bte = builder_shared_bte;
assign soclinux_ram_bus_ram_bus_adr = builder_shared_adr;
assign soclinux_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign soclinux_ram_bus_ram_bus_sel = builder_shared_sel;
assign soclinux_ram_bus_ram_bus_stb = builder_shared_stb;
assign soclinux_ram_bus_ram_bus_we = builder_shared_we;
assign soclinux_ram_bus_ram_bus_cti = builder_shared_cti;
assign soclinux_ram_bus_ram_bus_bte = builder_shared_bte;
assign soclinux_wb_sdram_adr = builder_shared_adr;
assign soclinux_wb_sdram_dat_w = builder_shared_dat_w;
assign soclinux_wb_sdram_sel = builder_shared_sel;
assign soclinux_wb_sdram_stb = builder_shared_stb;
assign soclinux_wb_sdram_we = builder_shared_we;
assign soclinux_wb_sdram_cti = builder_shared_cti;
assign soclinux_wb_sdram_bte = builder_shared_bte;
assign builder_soclinux_wishbone_adr = builder_shared_adr;
assign builder_soclinux_wishbone_dat_w = builder_shared_dat_w;
assign builder_soclinux_wishbone_sel = builder_shared_sel;
assign builder_soclinux_wishbone_stb = builder_shared_stb;
assign builder_soclinux_wishbone_we = builder_shared_we;
assign builder_soclinux_wishbone_cti = builder_shared_cti;
assign builder_soclinux_wishbone_bte = builder_shared_bte;
assign soclinux_plicbus_cyc = (builder_shared_cyc & builder_slave_sel[0]);
assign soclinux_clintbus_cyc = (builder_shared_cyc & builder_slave_sel[1]);
assign soclinux_soclinux_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[2]);
assign soclinux_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_slave_sel[3]);
assign soclinux_wb_sdram_cyc = (builder_shared_cyc & builder_slave_sel[4]);
assign builder_soclinux_wishbone_cyc = (builder_shared_cyc & builder_slave_sel[5]);
assign builder_shared_err = (((((soclinux_plicbus_err | soclinux_clintbus_err) | soclinux_soclinux_ram_bus_err) | soclinux_ram_bus_ram_bus_err) | soclinux_wb_sdram_err) | builder_soclinux_wishbone_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
    builder_error <= 1'd0;
    builder_shared_ack <= 1'd0;
    builder_shared_dat_r <= 32'd0;
    builder_shared_ack <= (((((soclinux_plicbus_ack | soclinux_clintbus_ack) | soclinux_soclinux_ram_bus_ack) | soclinux_ram_bus_ram_bus_ack) | soclinux_wb_sdram_ack) | builder_soclinux_wishbone_ack);
    builder_shared_dat_r <= (((((({32{builder_slave_sel_r[0]}} & soclinux_plicbus_dat_r) | ({32{builder_slave_sel_r[1]}} & soclinux_clintbus_dat_r)) | ({32{builder_slave_sel_r[2]}} & soclinux_soclinux_ram_bus_dat_r)) | ({32{builder_slave_sel_r[3]}} & soclinux_ram_bus_ram_bus_dat_r)) | ({32{builder_slave_sel_r[4]}} & soclinux_wb_sdram_dat_r)) | ({32{builder_slave_sel_r[5]}} & builder_soclinux_wishbone_dat_r));
    if (builder_done) begin
        builder_shared_dat_r <= 32'd4294967295;
        builder_shared_ack <= 1'd1;
        builder_error <= 1'd1;
    end
end
assign builder_done = (builder_count == 1'd0);
assign soclinux_bus_errors_status = soclinux_bus_errors;
assign soclinux_soclinux_adr = soclinux_soclinux_ram_bus_adr[13:0];
assign soclinux_soclinux_ram_bus_dat_r = soclinux_soclinux_dat_r;
always @(*) begin
    soclinux_ram_we <= 4'd0;
    soclinux_ram_we[0] <= (((soclinux_ram_bus_ram_bus_cyc & soclinux_ram_bus_ram_bus_stb) & soclinux_ram_bus_ram_bus_we) & soclinux_ram_bus_ram_bus_sel[0]);
    soclinux_ram_we[1] <= (((soclinux_ram_bus_ram_bus_cyc & soclinux_ram_bus_ram_bus_stb) & soclinux_ram_bus_ram_bus_we) & soclinux_ram_bus_ram_bus_sel[1]);
    soclinux_ram_we[2] <= (((soclinux_ram_bus_ram_bus_cyc & soclinux_ram_bus_ram_bus_stb) & soclinux_ram_bus_ram_bus_we) & soclinux_ram_bus_ram_bus_sel[2]);
    soclinux_ram_we[3] <= (((soclinux_ram_bus_ram_bus_cyc & soclinux_ram_bus_ram_bus_stb) & soclinux_ram_bus_ram_bus_we) & soclinux_ram_bus_ram_bus_sel[3]);
end
assign soclinux_ram_adr = soclinux_ram_bus_ram_bus_adr[10:0];
assign soclinux_ram_bus_ram_bus_dat_r = soclinux_ram_dat_r;
assign soclinux_ram_dat_w = soclinux_ram_bus_ram_bus_dat_w;
always @(*) begin
    builder_soclinux_rs232phytx_next_state <= 1'd0;
    soclinux_serial_tx_rs232phytx_next_value1 <= 1'd0;
    soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    soclinux_tx_count_rs232phytx_next_value0 <= 4'd0;
    soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    soclinux_tx_data_rs232phytx_next_value2 <= 8'd0;
    soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    soclinux_tx_enable <= 1'd0;
    soclinux_tx_sink_ready <= 1'd0;
    builder_soclinux_rs232phytx_next_state <= builder_soclinux_rs232phytx_state;
    case (builder_soclinux_rs232phytx_state)
        1'd1: begin
            soclinux_tx_enable <= 1'd1;
            if (soclinux_tx_tick) begin
                soclinux_serial_tx_rs232phytx_next_value1 <= soclinux_tx_data;
                soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                soclinux_tx_count_rs232phytx_next_value0 <= (soclinux_tx_count + 1'd1);
                soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                soclinux_tx_data_rs232phytx_next_value2 <= {1'd1, soclinux_tx_data[7:1]};
                soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((soclinux_tx_count == 4'd9)) begin
                    soclinux_tx_sink_ready <= 1'd1;
                    builder_soclinux_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            soclinux_tx_count_rs232phytx_next_value0 <= 1'd0;
            soclinux_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            soclinux_serial_tx_rs232phytx_next_value1 <= 1'd1;
            soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (soclinux_tx_sink_valid) begin
                soclinux_serial_tx_rs232phytx_next_value1 <= 1'd0;
                soclinux_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                soclinux_tx_data_rs232phytx_next_value2 <= soclinux_tx_sink_payload_data;
                soclinux_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                builder_soclinux_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_soclinux_rs232phyrx_next_state <= 1'd0;
    soclinux_rx_count_rs232phyrx_next_value0 <= 4'd0;
    soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    soclinux_rx_data_rs232phyrx_next_value1 <= 8'd0;
    soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    soclinux_rx_enable <= 1'd0;
    soclinux_rx_source_payload_data <= 8'd0;
    soclinux_rx_source_valid <= 1'd0;
    builder_soclinux_rs232phyrx_next_state <= builder_soclinux_rs232phyrx_state;
    case (builder_soclinux_rs232phyrx_state)
        1'd1: begin
            soclinux_rx_enable <= 1'd1;
            if (soclinux_rx_tick) begin
                soclinux_rx_count_rs232phyrx_next_value0 <= (soclinux_rx_count + 1'd1);
                soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                soclinux_rx_data_rs232phyrx_next_value1 <= {soclinux_rx_rx, soclinux_rx_data[7:1]};
                soclinux_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((soclinux_rx_count == 4'd9)) begin
                    soclinux_rx_source_valid <= (soclinux_rx_rx == 1'd1);
                    soclinux_rx_source_payload_data <= soclinux_rx_data;
                    builder_soclinux_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            soclinux_rx_count_rs232phyrx_next_value0 <= 1'd0;
            soclinux_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((soclinux_rx_rx == 1'd0) & (soclinux_rx_rx_d == 1'd1))) begin
                builder_soclinux_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign soclinux_uart_uart_sink_valid = soclinux_rx_source_valid;
assign soclinux_rx_source_ready = soclinux_uart_uart_sink_ready;
assign soclinux_uart_uart_sink_first = soclinux_rx_source_first;
assign soclinux_uart_uart_sink_last = soclinux_rx_source_last;
assign soclinux_uart_uart_sink_payload_data = soclinux_rx_source_payload_data;
assign soclinux_tx_sink_valid = soclinux_uart_uart_source_valid;
assign soclinux_uart_uart_source_ready = soclinux_tx_sink_ready;
assign soclinux_tx_sink_first = soclinux_uart_uart_source_first;
assign soclinux_tx_sink_last = soclinux_uart_uart_source_last;
assign soclinux_tx_sink_payload_data = soclinux_uart_uart_source_payload_data;
assign soclinux_uart_tx_fifo_sink_valid = soclinux_uart_rxtx_re;
assign soclinux_uart_tx_fifo_sink_payload_data = soclinux_uart_rxtx_r;
assign soclinux_uart_uart_source_valid = soclinux_uart_tx_fifo_source_valid;
assign soclinux_uart_tx_fifo_source_ready = soclinux_uart_uart_source_ready;
assign soclinux_uart_uart_source_first = soclinux_uart_tx_fifo_source_first;
assign soclinux_uart_uart_source_last = soclinux_uart_tx_fifo_source_last;
assign soclinux_uart_uart_source_payload_data = soclinux_uart_tx_fifo_source_payload_data;
assign soclinux_uart_txfull_status = (~soclinux_uart_tx_fifo_sink_ready);
assign soclinux_uart_txempty_status = (~soclinux_uart_tx_fifo_source_valid);
assign soclinux_uart_tx_trigger = soclinux_uart_tx_fifo_sink_ready;
assign soclinux_uart_rx_fifo_sink_valid = soclinux_uart_uart_sink_valid;
assign soclinux_uart_uart_sink_ready = soclinux_uart_rx_fifo_sink_ready;
assign soclinux_uart_rx_fifo_sink_first = soclinux_uart_uart_sink_first;
assign soclinux_uart_rx_fifo_sink_last = soclinux_uart_uart_sink_last;
assign soclinux_uart_rx_fifo_sink_payload_data = soclinux_uart_uart_sink_payload_data;
assign soclinux_uart_rxtx_w = soclinux_uart_rx_fifo_source_payload_data;
assign soclinux_uart_rx_fifo_source_ready = (soclinux_uart_rx_clear | (1'd0 & soclinux_uart_rxtx_we));
assign soclinux_uart_rxempty_status = (~soclinux_uart_rx_fifo_source_valid);
assign soclinux_uart_rxfull_status = (~soclinux_uart_rx_fifo_sink_ready);
assign soclinux_uart_rx_trigger = soclinux_uart_rx_fifo_source_valid;
assign soclinux_uart_tx0 = soclinux_uart_tx_status;
assign soclinux_uart_tx1 = soclinux_uart_tx_pending;
always @(*) begin
    soclinux_uart_tx_clear <= 1'd0;
    if ((soclinux_uart_pending_re & soclinux_uart_pending_r[0])) begin
        soclinux_uart_tx_clear <= 1'd1;
    end
end
assign soclinux_uart_rx0 = soclinux_uart_rx_status;
assign soclinux_uart_rx1 = soclinux_uart_rx_pending;
always @(*) begin
    soclinux_uart_rx_clear <= 1'd0;
    if ((soclinux_uart_pending_re & soclinux_uart_pending_r[1])) begin
        soclinux_uart_rx_clear <= 1'd1;
    end
end
assign soclinux_uart_irq = ((soclinux_uart_pending_status[0] & soclinux_uart_enable_storage[0]) | (soclinux_uart_pending_status[1] & soclinux_uart_enable_storage[1]));
assign soclinux_uart_tx_status = soclinux_uart_tx_trigger;
assign soclinux_uart_rx_status = soclinux_uart_rx_trigger;
assign soclinux_uart_tx_fifo_syncfifo_din = {soclinux_uart_tx_fifo_fifo_in_last, soclinux_uart_tx_fifo_fifo_in_first, soclinux_uart_tx_fifo_fifo_in_payload_data};
assign {soclinux_uart_tx_fifo_fifo_out_last, soclinux_uart_tx_fifo_fifo_out_first, soclinux_uart_tx_fifo_fifo_out_payload_data} = soclinux_uart_tx_fifo_syncfifo_dout;
assign soclinux_uart_tx_fifo_sink_ready = soclinux_uart_tx_fifo_syncfifo_writable;
assign soclinux_uart_tx_fifo_syncfifo_we = soclinux_uart_tx_fifo_sink_valid;
assign soclinux_uart_tx_fifo_fifo_in_first = soclinux_uart_tx_fifo_sink_first;
assign soclinux_uart_tx_fifo_fifo_in_last = soclinux_uart_tx_fifo_sink_last;
assign soclinux_uart_tx_fifo_fifo_in_payload_data = soclinux_uart_tx_fifo_sink_payload_data;
assign soclinux_uart_tx_fifo_source_valid = soclinux_uart_tx_fifo_readable;
assign soclinux_uart_tx_fifo_source_first = soclinux_uart_tx_fifo_fifo_out_first;
assign soclinux_uart_tx_fifo_source_last = soclinux_uart_tx_fifo_fifo_out_last;
assign soclinux_uart_tx_fifo_source_payload_data = soclinux_uart_tx_fifo_fifo_out_payload_data;
assign soclinux_uart_tx_fifo_re = soclinux_uart_tx_fifo_source_ready;
assign soclinux_uart_tx_fifo_syncfifo_re = (soclinux_uart_tx_fifo_syncfifo_readable & ((~soclinux_uart_tx_fifo_readable) | soclinux_uart_tx_fifo_re));
assign soclinux_uart_tx_fifo_level1 = (soclinux_uart_tx_fifo_level0 + soclinux_uart_tx_fifo_readable);
always @(*) begin
    soclinux_uart_tx_fifo_wrport_adr <= 4'd0;
    if (soclinux_uart_tx_fifo_replace) begin
        soclinux_uart_tx_fifo_wrport_adr <= (soclinux_uart_tx_fifo_produce - 1'd1);
    end else begin
        soclinux_uart_tx_fifo_wrport_adr <= soclinux_uart_tx_fifo_produce;
    end
end
assign soclinux_uart_tx_fifo_wrport_dat_w = soclinux_uart_tx_fifo_syncfifo_din;
assign soclinux_uart_tx_fifo_wrport_we = (soclinux_uart_tx_fifo_syncfifo_we & (soclinux_uart_tx_fifo_syncfifo_writable | soclinux_uart_tx_fifo_replace));
assign soclinux_uart_tx_fifo_do_read = (soclinux_uart_tx_fifo_syncfifo_readable & soclinux_uart_tx_fifo_syncfifo_re);
assign soclinux_uart_tx_fifo_rdport_adr = soclinux_uart_tx_fifo_consume;
assign soclinux_uart_tx_fifo_syncfifo_dout = soclinux_uart_tx_fifo_rdport_dat_r;
assign soclinux_uart_tx_fifo_rdport_re = soclinux_uart_tx_fifo_do_read;
assign soclinux_uart_tx_fifo_syncfifo_writable = (soclinux_uart_tx_fifo_level0 != 5'd16);
assign soclinux_uart_tx_fifo_syncfifo_readable = (soclinux_uart_tx_fifo_level0 != 1'd0);
assign soclinux_uart_rx_fifo_syncfifo_din = {soclinux_uart_rx_fifo_fifo_in_last, soclinux_uart_rx_fifo_fifo_in_first, soclinux_uart_rx_fifo_fifo_in_payload_data};
assign {soclinux_uart_rx_fifo_fifo_out_last, soclinux_uart_rx_fifo_fifo_out_first, soclinux_uart_rx_fifo_fifo_out_payload_data} = soclinux_uart_rx_fifo_syncfifo_dout;
assign soclinux_uart_rx_fifo_sink_ready = soclinux_uart_rx_fifo_syncfifo_writable;
assign soclinux_uart_rx_fifo_syncfifo_we = soclinux_uart_rx_fifo_sink_valid;
assign soclinux_uart_rx_fifo_fifo_in_first = soclinux_uart_rx_fifo_sink_first;
assign soclinux_uart_rx_fifo_fifo_in_last = soclinux_uart_rx_fifo_sink_last;
assign soclinux_uart_rx_fifo_fifo_in_payload_data = soclinux_uart_rx_fifo_sink_payload_data;
assign soclinux_uart_rx_fifo_source_valid = soclinux_uart_rx_fifo_readable;
assign soclinux_uart_rx_fifo_source_first = soclinux_uart_rx_fifo_fifo_out_first;
assign soclinux_uart_rx_fifo_source_last = soclinux_uart_rx_fifo_fifo_out_last;
assign soclinux_uart_rx_fifo_source_payload_data = soclinux_uart_rx_fifo_fifo_out_payload_data;
assign soclinux_uart_rx_fifo_re = soclinux_uart_rx_fifo_source_ready;
assign soclinux_uart_rx_fifo_syncfifo_re = (soclinux_uart_rx_fifo_syncfifo_readable & ((~soclinux_uart_rx_fifo_readable) | soclinux_uart_rx_fifo_re));
assign soclinux_uart_rx_fifo_level1 = (soclinux_uart_rx_fifo_level0 + soclinux_uart_rx_fifo_readable);
always @(*) begin
    soclinux_uart_rx_fifo_wrport_adr <= 4'd0;
    if (soclinux_uart_rx_fifo_replace) begin
        soclinux_uart_rx_fifo_wrport_adr <= (soclinux_uart_rx_fifo_produce - 1'd1);
    end else begin
        soclinux_uart_rx_fifo_wrport_adr <= soclinux_uart_rx_fifo_produce;
    end
end
assign soclinux_uart_rx_fifo_wrport_dat_w = soclinux_uart_rx_fifo_syncfifo_din;
assign soclinux_uart_rx_fifo_wrport_we = (soclinux_uart_rx_fifo_syncfifo_we & (soclinux_uart_rx_fifo_syncfifo_writable | soclinux_uart_rx_fifo_replace));
assign soclinux_uart_rx_fifo_do_read = (soclinux_uart_rx_fifo_syncfifo_readable & soclinux_uart_rx_fifo_syncfifo_re);
assign soclinux_uart_rx_fifo_rdport_adr = soclinux_uart_rx_fifo_consume;
assign soclinux_uart_rx_fifo_syncfifo_dout = soclinux_uart_rx_fifo_rdport_dat_r;
assign soclinux_uart_rx_fifo_rdport_re = soclinux_uart_rx_fifo_do_read;
assign soclinux_uart_rx_fifo_syncfifo_writable = (soclinux_uart_rx_fifo_level0 != 5'd16);
assign soclinux_uart_rx_fifo_syncfifo_readable = (soclinux_uart_rx_fifo_level0 != 1'd0);
assign soclinux_timer_zero_trigger = (soclinux_timer_value == 1'd0);
assign soclinux_timer_zero0 = soclinux_timer_zero_status;
assign soclinux_timer_zero1 = soclinux_timer_zero_pending;
always @(*) begin
    soclinux_timer_zero_clear <= 1'd0;
    if ((soclinux_timer_pending_re & soclinux_timer_pending_r)) begin
        soclinux_timer_zero_clear <= 1'd1;
    end
end
assign soclinux_timer_irq = (soclinux_timer_pending_status & soclinux_timer_enable_storage);
assign soclinux_timer_zero_status = soclinux_timer_zero_trigger;
always @(*) begin
    gw2ddrphy_dm_o_data0 <= 8'd0;
    gw2ddrphy_dm_o_data0[0] <= gw2ddrphy_dfi_p0_wrdata_mask[0];
    gw2ddrphy_dm_o_data0[1] <= gw2ddrphy_dfi_p0_wrdata_mask[2];
    gw2ddrphy_dm_o_data0[2] <= gw2ddrphy_dfi_p0_wrdata_mask[4];
    gw2ddrphy_dm_o_data0[3] <= gw2ddrphy_dfi_p0_wrdata_mask[6];
    gw2ddrphy_dm_o_data0[4] <= gw2ddrphy_dfi_p1_wrdata_mask[0];
    gw2ddrphy_dm_o_data0[5] <= gw2ddrphy_dfi_p1_wrdata_mask[2];
    gw2ddrphy_dm_o_data0[6] <= gw2ddrphy_dfi_p1_wrdata_mask[4];
    gw2ddrphy_dm_o_data0[7] <= gw2ddrphy_dfi_p1_wrdata_mask[6];
end
always @(*) begin
    gw2ddrphy_dq_o_data0 <= 8'd0;
    gw2ddrphy_dq_o_data0[0] <= gw2ddrphy_dfi_p0_wrdata[0];
    gw2ddrphy_dq_o_data0[1] <= gw2ddrphy_dfi_p0_wrdata[16];
    gw2ddrphy_dq_o_data0[2] <= gw2ddrphy_dfi_p0_wrdata[32];
    gw2ddrphy_dq_o_data0[3] <= gw2ddrphy_dfi_p0_wrdata[48];
    gw2ddrphy_dq_o_data0[4] <= gw2ddrphy_dfi_p1_wrdata[0];
    gw2ddrphy_dq_o_data0[5] <= gw2ddrphy_dfi_p1_wrdata[16];
    gw2ddrphy_dq_o_data0[6] <= gw2ddrphy_dfi_p1_wrdata[32];
    gw2ddrphy_dq_o_data0[7] <= gw2ddrphy_dfi_p1_wrdata[48];
end
assign gw2ddrphy_dq_i_data0 = {gw2ddrphy_bitslip0_o, gw2ddrphy_dq_i_bitslip_o_d0};
always @(*) begin
    gw2ddrphy_dq_o_data1 <= 8'd0;
    gw2ddrphy_dq_o_data1[0] <= gw2ddrphy_dfi_p0_wrdata[1];
    gw2ddrphy_dq_o_data1[1] <= gw2ddrphy_dfi_p0_wrdata[17];
    gw2ddrphy_dq_o_data1[2] <= gw2ddrphy_dfi_p0_wrdata[33];
    gw2ddrphy_dq_o_data1[3] <= gw2ddrphy_dfi_p0_wrdata[49];
    gw2ddrphy_dq_o_data1[4] <= gw2ddrphy_dfi_p1_wrdata[1];
    gw2ddrphy_dq_o_data1[5] <= gw2ddrphy_dfi_p1_wrdata[17];
    gw2ddrphy_dq_o_data1[6] <= gw2ddrphy_dfi_p1_wrdata[33];
    gw2ddrphy_dq_o_data1[7] <= gw2ddrphy_dfi_p1_wrdata[49];
end
assign gw2ddrphy_dq_i_data1 = {gw2ddrphy_bitslip1_o, gw2ddrphy_dq_i_bitslip_o_d1};
always @(*) begin
    gw2ddrphy_dq_o_data2 <= 8'd0;
    gw2ddrphy_dq_o_data2[0] <= gw2ddrphy_dfi_p0_wrdata[2];
    gw2ddrphy_dq_o_data2[1] <= gw2ddrphy_dfi_p0_wrdata[18];
    gw2ddrphy_dq_o_data2[2] <= gw2ddrphy_dfi_p0_wrdata[34];
    gw2ddrphy_dq_o_data2[3] <= gw2ddrphy_dfi_p0_wrdata[50];
    gw2ddrphy_dq_o_data2[4] <= gw2ddrphy_dfi_p1_wrdata[2];
    gw2ddrphy_dq_o_data2[5] <= gw2ddrphy_dfi_p1_wrdata[18];
    gw2ddrphy_dq_o_data2[6] <= gw2ddrphy_dfi_p1_wrdata[34];
    gw2ddrphy_dq_o_data2[7] <= gw2ddrphy_dfi_p1_wrdata[50];
end
assign gw2ddrphy_dq_i_data2 = {gw2ddrphy_bitslip2_o, gw2ddrphy_dq_i_bitslip_o_d2};
always @(*) begin
    gw2ddrphy_dq_o_data3 <= 8'd0;
    gw2ddrphy_dq_o_data3[0] <= gw2ddrphy_dfi_p0_wrdata[3];
    gw2ddrphy_dq_o_data3[1] <= gw2ddrphy_dfi_p0_wrdata[19];
    gw2ddrphy_dq_o_data3[2] <= gw2ddrphy_dfi_p0_wrdata[35];
    gw2ddrphy_dq_o_data3[3] <= gw2ddrphy_dfi_p0_wrdata[51];
    gw2ddrphy_dq_o_data3[4] <= gw2ddrphy_dfi_p1_wrdata[3];
    gw2ddrphy_dq_o_data3[5] <= gw2ddrphy_dfi_p1_wrdata[19];
    gw2ddrphy_dq_o_data3[6] <= gw2ddrphy_dfi_p1_wrdata[35];
    gw2ddrphy_dq_o_data3[7] <= gw2ddrphy_dfi_p1_wrdata[51];
end
assign gw2ddrphy_dq_i_data3 = {gw2ddrphy_bitslip3_o, gw2ddrphy_dq_i_bitslip_o_d3};
always @(*) begin
    gw2ddrphy_dq_o_data4 <= 8'd0;
    gw2ddrphy_dq_o_data4[0] <= gw2ddrphy_dfi_p0_wrdata[4];
    gw2ddrphy_dq_o_data4[1] <= gw2ddrphy_dfi_p0_wrdata[20];
    gw2ddrphy_dq_o_data4[2] <= gw2ddrphy_dfi_p0_wrdata[36];
    gw2ddrphy_dq_o_data4[3] <= gw2ddrphy_dfi_p0_wrdata[52];
    gw2ddrphy_dq_o_data4[4] <= gw2ddrphy_dfi_p1_wrdata[4];
    gw2ddrphy_dq_o_data4[5] <= gw2ddrphy_dfi_p1_wrdata[20];
    gw2ddrphy_dq_o_data4[6] <= gw2ddrphy_dfi_p1_wrdata[36];
    gw2ddrphy_dq_o_data4[7] <= gw2ddrphy_dfi_p1_wrdata[52];
end
assign gw2ddrphy_dq_i_data4 = {gw2ddrphy_bitslip4_o, gw2ddrphy_dq_i_bitslip_o_d4};
always @(*) begin
    gw2ddrphy_dq_o_data5 <= 8'd0;
    gw2ddrphy_dq_o_data5[0] <= gw2ddrphy_dfi_p0_wrdata[5];
    gw2ddrphy_dq_o_data5[1] <= gw2ddrphy_dfi_p0_wrdata[21];
    gw2ddrphy_dq_o_data5[2] <= gw2ddrphy_dfi_p0_wrdata[37];
    gw2ddrphy_dq_o_data5[3] <= gw2ddrphy_dfi_p0_wrdata[53];
    gw2ddrphy_dq_o_data5[4] <= gw2ddrphy_dfi_p1_wrdata[5];
    gw2ddrphy_dq_o_data5[5] <= gw2ddrphy_dfi_p1_wrdata[21];
    gw2ddrphy_dq_o_data5[6] <= gw2ddrphy_dfi_p1_wrdata[37];
    gw2ddrphy_dq_o_data5[7] <= gw2ddrphy_dfi_p1_wrdata[53];
end
assign gw2ddrphy_dq_i_data5 = {gw2ddrphy_bitslip5_o, gw2ddrphy_dq_i_bitslip_o_d5};
always @(*) begin
    gw2ddrphy_dq_o_data6 <= 8'd0;
    gw2ddrphy_dq_o_data6[0] <= gw2ddrphy_dfi_p0_wrdata[6];
    gw2ddrphy_dq_o_data6[1] <= gw2ddrphy_dfi_p0_wrdata[22];
    gw2ddrphy_dq_o_data6[2] <= gw2ddrphy_dfi_p0_wrdata[38];
    gw2ddrphy_dq_o_data6[3] <= gw2ddrphy_dfi_p0_wrdata[54];
    gw2ddrphy_dq_o_data6[4] <= gw2ddrphy_dfi_p1_wrdata[6];
    gw2ddrphy_dq_o_data6[5] <= gw2ddrphy_dfi_p1_wrdata[22];
    gw2ddrphy_dq_o_data6[6] <= gw2ddrphy_dfi_p1_wrdata[38];
    gw2ddrphy_dq_o_data6[7] <= gw2ddrphy_dfi_p1_wrdata[54];
end
assign gw2ddrphy_dq_i_data6 = {gw2ddrphy_bitslip6_o, gw2ddrphy_dq_i_bitslip_o_d6};
always @(*) begin
    gw2ddrphy_dq_o_data7 <= 8'd0;
    gw2ddrphy_dq_o_data7[0] <= gw2ddrphy_dfi_p0_wrdata[7];
    gw2ddrphy_dq_o_data7[1] <= gw2ddrphy_dfi_p0_wrdata[23];
    gw2ddrphy_dq_o_data7[2] <= gw2ddrphy_dfi_p0_wrdata[39];
    gw2ddrphy_dq_o_data7[3] <= gw2ddrphy_dfi_p0_wrdata[55];
    gw2ddrphy_dq_o_data7[4] <= gw2ddrphy_dfi_p1_wrdata[7];
    gw2ddrphy_dq_o_data7[5] <= gw2ddrphy_dfi_p1_wrdata[23];
    gw2ddrphy_dq_o_data7[6] <= gw2ddrphy_dfi_p1_wrdata[39];
    gw2ddrphy_dq_o_data7[7] <= gw2ddrphy_dfi_p1_wrdata[55];
end
assign gw2ddrphy_dq_i_data7 = {gw2ddrphy_bitslip7_o, gw2ddrphy_dq_i_bitslip_o_d7};
always @(*) begin
    gw2ddrphy_dm_o_data1 <= 8'd0;
    gw2ddrphy_dm_o_data1[0] <= gw2ddrphy_dfi_p0_wrdata_mask[1];
    gw2ddrphy_dm_o_data1[1] <= gw2ddrphy_dfi_p0_wrdata_mask[3];
    gw2ddrphy_dm_o_data1[2] <= gw2ddrphy_dfi_p0_wrdata_mask[5];
    gw2ddrphy_dm_o_data1[3] <= gw2ddrphy_dfi_p0_wrdata_mask[7];
    gw2ddrphy_dm_o_data1[4] <= gw2ddrphy_dfi_p1_wrdata_mask[1];
    gw2ddrphy_dm_o_data1[5] <= gw2ddrphy_dfi_p1_wrdata_mask[3];
    gw2ddrphy_dm_o_data1[6] <= gw2ddrphy_dfi_p1_wrdata_mask[5];
    gw2ddrphy_dm_o_data1[7] <= gw2ddrphy_dfi_p1_wrdata_mask[7];
end
always @(*) begin
    gw2ddrphy_dq_o_data8 <= 8'd0;
    gw2ddrphy_dq_o_data8[0] <= gw2ddrphy_dfi_p0_wrdata[8];
    gw2ddrphy_dq_o_data8[1] <= gw2ddrphy_dfi_p0_wrdata[24];
    gw2ddrphy_dq_o_data8[2] <= gw2ddrphy_dfi_p0_wrdata[40];
    gw2ddrphy_dq_o_data8[3] <= gw2ddrphy_dfi_p0_wrdata[56];
    gw2ddrphy_dq_o_data8[4] <= gw2ddrphy_dfi_p1_wrdata[8];
    gw2ddrphy_dq_o_data8[5] <= gw2ddrphy_dfi_p1_wrdata[24];
    gw2ddrphy_dq_o_data8[6] <= gw2ddrphy_dfi_p1_wrdata[40];
    gw2ddrphy_dq_o_data8[7] <= gw2ddrphy_dfi_p1_wrdata[56];
end
assign gw2ddrphy_dq_i_data8 = {gw2ddrphy_bitslip8_o, gw2ddrphy_dq_i_bitslip_o_d8};
always @(*) begin
    gw2ddrphy_dq_o_data9 <= 8'd0;
    gw2ddrphy_dq_o_data9[0] <= gw2ddrphy_dfi_p0_wrdata[9];
    gw2ddrphy_dq_o_data9[1] <= gw2ddrphy_dfi_p0_wrdata[25];
    gw2ddrphy_dq_o_data9[2] <= gw2ddrphy_dfi_p0_wrdata[41];
    gw2ddrphy_dq_o_data9[3] <= gw2ddrphy_dfi_p0_wrdata[57];
    gw2ddrphy_dq_o_data9[4] <= gw2ddrphy_dfi_p1_wrdata[9];
    gw2ddrphy_dq_o_data9[5] <= gw2ddrphy_dfi_p1_wrdata[25];
    gw2ddrphy_dq_o_data9[6] <= gw2ddrphy_dfi_p1_wrdata[41];
    gw2ddrphy_dq_o_data9[7] <= gw2ddrphy_dfi_p1_wrdata[57];
end
assign gw2ddrphy_dq_i_data9 = {gw2ddrphy_bitslip9_o, gw2ddrphy_dq_i_bitslip_o_d9};
always @(*) begin
    gw2ddrphy_dq_o_data10 <= 8'd0;
    gw2ddrphy_dq_o_data10[0] <= gw2ddrphy_dfi_p0_wrdata[10];
    gw2ddrphy_dq_o_data10[1] <= gw2ddrphy_dfi_p0_wrdata[26];
    gw2ddrphy_dq_o_data10[2] <= gw2ddrphy_dfi_p0_wrdata[42];
    gw2ddrphy_dq_o_data10[3] <= gw2ddrphy_dfi_p0_wrdata[58];
    gw2ddrphy_dq_o_data10[4] <= gw2ddrphy_dfi_p1_wrdata[10];
    gw2ddrphy_dq_o_data10[5] <= gw2ddrphy_dfi_p1_wrdata[26];
    gw2ddrphy_dq_o_data10[6] <= gw2ddrphy_dfi_p1_wrdata[42];
    gw2ddrphy_dq_o_data10[7] <= gw2ddrphy_dfi_p1_wrdata[58];
end
assign gw2ddrphy_dq_i_data10 = {gw2ddrphy_bitslip10_o, gw2ddrphy_dq_i_bitslip_o_d10};
always @(*) begin
    gw2ddrphy_dq_o_data11 <= 8'd0;
    gw2ddrphy_dq_o_data11[0] <= gw2ddrphy_dfi_p0_wrdata[11];
    gw2ddrphy_dq_o_data11[1] <= gw2ddrphy_dfi_p0_wrdata[27];
    gw2ddrphy_dq_o_data11[2] <= gw2ddrphy_dfi_p0_wrdata[43];
    gw2ddrphy_dq_o_data11[3] <= gw2ddrphy_dfi_p0_wrdata[59];
    gw2ddrphy_dq_o_data11[4] <= gw2ddrphy_dfi_p1_wrdata[11];
    gw2ddrphy_dq_o_data11[5] <= gw2ddrphy_dfi_p1_wrdata[27];
    gw2ddrphy_dq_o_data11[6] <= gw2ddrphy_dfi_p1_wrdata[43];
    gw2ddrphy_dq_o_data11[7] <= gw2ddrphy_dfi_p1_wrdata[59];
end
assign gw2ddrphy_dq_i_data11 = {gw2ddrphy_bitslip11_o, gw2ddrphy_dq_i_bitslip_o_d11};
always @(*) begin
    gw2ddrphy_dq_o_data12 <= 8'd0;
    gw2ddrphy_dq_o_data12[0] <= gw2ddrphy_dfi_p0_wrdata[12];
    gw2ddrphy_dq_o_data12[1] <= gw2ddrphy_dfi_p0_wrdata[28];
    gw2ddrphy_dq_o_data12[2] <= gw2ddrphy_dfi_p0_wrdata[44];
    gw2ddrphy_dq_o_data12[3] <= gw2ddrphy_dfi_p0_wrdata[60];
    gw2ddrphy_dq_o_data12[4] <= gw2ddrphy_dfi_p1_wrdata[12];
    gw2ddrphy_dq_o_data12[5] <= gw2ddrphy_dfi_p1_wrdata[28];
    gw2ddrphy_dq_o_data12[6] <= gw2ddrphy_dfi_p1_wrdata[44];
    gw2ddrphy_dq_o_data12[7] <= gw2ddrphy_dfi_p1_wrdata[60];
end
assign gw2ddrphy_dq_i_data12 = {gw2ddrphy_bitslip12_o, gw2ddrphy_dq_i_bitslip_o_d12};
always @(*) begin
    gw2ddrphy_dq_o_data13 <= 8'd0;
    gw2ddrphy_dq_o_data13[0] <= gw2ddrphy_dfi_p0_wrdata[13];
    gw2ddrphy_dq_o_data13[1] <= gw2ddrphy_dfi_p0_wrdata[29];
    gw2ddrphy_dq_o_data13[2] <= gw2ddrphy_dfi_p0_wrdata[45];
    gw2ddrphy_dq_o_data13[3] <= gw2ddrphy_dfi_p0_wrdata[61];
    gw2ddrphy_dq_o_data13[4] <= gw2ddrphy_dfi_p1_wrdata[13];
    gw2ddrphy_dq_o_data13[5] <= gw2ddrphy_dfi_p1_wrdata[29];
    gw2ddrphy_dq_o_data13[6] <= gw2ddrphy_dfi_p1_wrdata[45];
    gw2ddrphy_dq_o_data13[7] <= gw2ddrphy_dfi_p1_wrdata[61];
end
assign gw2ddrphy_dq_i_data13 = {gw2ddrphy_bitslip13_o, gw2ddrphy_dq_i_bitslip_o_d13};
always @(*) begin
    gw2ddrphy_dq_o_data14 <= 8'd0;
    gw2ddrphy_dq_o_data14[0] <= gw2ddrphy_dfi_p0_wrdata[14];
    gw2ddrphy_dq_o_data14[1] <= gw2ddrphy_dfi_p0_wrdata[30];
    gw2ddrphy_dq_o_data14[2] <= gw2ddrphy_dfi_p0_wrdata[46];
    gw2ddrphy_dq_o_data14[3] <= gw2ddrphy_dfi_p0_wrdata[62];
    gw2ddrphy_dq_o_data14[4] <= gw2ddrphy_dfi_p1_wrdata[14];
    gw2ddrphy_dq_o_data14[5] <= gw2ddrphy_dfi_p1_wrdata[30];
    gw2ddrphy_dq_o_data14[6] <= gw2ddrphy_dfi_p1_wrdata[46];
    gw2ddrphy_dq_o_data14[7] <= gw2ddrphy_dfi_p1_wrdata[62];
end
assign gw2ddrphy_dq_i_data14 = {gw2ddrphy_bitslip14_o, gw2ddrphy_dq_i_bitslip_o_d14};
always @(*) begin
    gw2ddrphy_dq_o_data15 <= 8'd0;
    gw2ddrphy_dq_o_data15[0] <= gw2ddrphy_dfi_p0_wrdata[15];
    gw2ddrphy_dq_o_data15[1] <= gw2ddrphy_dfi_p0_wrdata[31];
    gw2ddrphy_dq_o_data15[2] <= gw2ddrphy_dfi_p0_wrdata[47];
    gw2ddrphy_dq_o_data15[3] <= gw2ddrphy_dfi_p0_wrdata[63];
    gw2ddrphy_dq_o_data15[4] <= gw2ddrphy_dfi_p1_wrdata[15];
    gw2ddrphy_dq_o_data15[5] <= gw2ddrphy_dfi_p1_wrdata[31];
    gw2ddrphy_dq_o_data15[6] <= gw2ddrphy_dfi_p1_wrdata[47];
    gw2ddrphy_dq_o_data15[7] <= gw2ddrphy_dfi_p1_wrdata[63];
end
assign gw2ddrphy_dq_i_data15 = {gw2ddrphy_bitslip15_o, gw2ddrphy_dq_i_bitslip_o_d15};
always @(*) begin
    gw2ddrphy_dfi_p0_rddata <= 64'd0;
    gw2ddrphy_dfi_p0_rddata[0] <= gw2ddrphy_dq_i_data0[0];
    gw2ddrphy_dfi_p0_rddata[16] <= gw2ddrphy_dq_i_data0[1];
    gw2ddrphy_dfi_p0_rddata[32] <= gw2ddrphy_dq_i_data0[2];
    gw2ddrphy_dfi_p0_rddata[48] <= gw2ddrphy_dq_i_data0[3];
    gw2ddrphy_dfi_p0_rddata[1] <= gw2ddrphy_dq_i_data1[0];
    gw2ddrphy_dfi_p0_rddata[17] <= gw2ddrphy_dq_i_data1[1];
    gw2ddrphy_dfi_p0_rddata[33] <= gw2ddrphy_dq_i_data1[2];
    gw2ddrphy_dfi_p0_rddata[49] <= gw2ddrphy_dq_i_data1[3];
    gw2ddrphy_dfi_p0_rddata[2] <= gw2ddrphy_dq_i_data2[0];
    gw2ddrphy_dfi_p0_rddata[18] <= gw2ddrphy_dq_i_data2[1];
    gw2ddrphy_dfi_p0_rddata[34] <= gw2ddrphy_dq_i_data2[2];
    gw2ddrphy_dfi_p0_rddata[50] <= gw2ddrphy_dq_i_data2[3];
    gw2ddrphy_dfi_p0_rddata[3] <= gw2ddrphy_dq_i_data3[0];
    gw2ddrphy_dfi_p0_rddata[19] <= gw2ddrphy_dq_i_data3[1];
    gw2ddrphy_dfi_p0_rddata[35] <= gw2ddrphy_dq_i_data3[2];
    gw2ddrphy_dfi_p0_rddata[51] <= gw2ddrphy_dq_i_data3[3];
    gw2ddrphy_dfi_p0_rddata[4] <= gw2ddrphy_dq_i_data4[0];
    gw2ddrphy_dfi_p0_rddata[20] <= gw2ddrphy_dq_i_data4[1];
    gw2ddrphy_dfi_p0_rddata[36] <= gw2ddrphy_dq_i_data4[2];
    gw2ddrphy_dfi_p0_rddata[52] <= gw2ddrphy_dq_i_data4[3];
    gw2ddrphy_dfi_p0_rddata[5] <= gw2ddrphy_dq_i_data5[0];
    gw2ddrphy_dfi_p0_rddata[21] <= gw2ddrphy_dq_i_data5[1];
    gw2ddrphy_dfi_p0_rddata[37] <= gw2ddrphy_dq_i_data5[2];
    gw2ddrphy_dfi_p0_rddata[53] <= gw2ddrphy_dq_i_data5[3];
    gw2ddrphy_dfi_p0_rddata[6] <= gw2ddrphy_dq_i_data6[0];
    gw2ddrphy_dfi_p0_rddata[22] <= gw2ddrphy_dq_i_data6[1];
    gw2ddrphy_dfi_p0_rddata[38] <= gw2ddrphy_dq_i_data6[2];
    gw2ddrphy_dfi_p0_rddata[54] <= gw2ddrphy_dq_i_data6[3];
    gw2ddrphy_dfi_p0_rddata[7] <= gw2ddrphy_dq_i_data7[0];
    gw2ddrphy_dfi_p0_rddata[23] <= gw2ddrphy_dq_i_data7[1];
    gw2ddrphy_dfi_p0_rddata[39] <= gw2ddrphy_dq_i_data7[2];
    gw2ddrphy_dfi_p0_rddata[55] <= gw2ddrphy_dq_i_data7[3];
    gw2ddrphy_dfi_p0_rddata[8] <= gw2ddrphy_dq_i_data8[0];
    gw2ddrphy_dfi_p0_rddata[24] <= gw2ddrphy_dq_i_data8[1];
    gw2ddrphy_dfi_p0_rddata[40] <= gw2ddrphy_dq_i_data8[2];
    gw2ddrphy_dfi_p0_rddata[56] <= gw2ddrphy_dq_i_data8[3];
    gw2ddrphy_dfi_p0_rddata[9] <= gw2ddrphy_dq_i_data9[0];
    gw2ddrphy_dfi_p0_rddata[25] <= gw2ddrphy_dq_i_data9[1];
    gw2ddrphy_dfi_p0_rddata[41] <= gw2ddrphy_dq_i_data9[2];
    gw2ddrphy_dfi_p0_rddata[57] <= gw2ddrphy_dq_i_data9[3];
    gw2ddrphy_dfi_p0_rddata[10] <= gw2ddrphy_dq_i_data10[0];
    gw2ddrphy_dfi_p0_rddata[26] <= gw2ddrphy_dq_i_data10[1];
    gw2ddrphy_dfi_p0_rddata[42] <= gw2ddrphy_dq_i_data10[2];
    gw2ddrphy_dfi_p0_rddata[58] <= gw2ddrphy_dq_i_data10[3];
    gw2ddrphy_dfi_p0_rddata[11] <= gw2ddrphy_dq_i_data11[0];
    gw2ddrphy_dfi_p0_rddata[27] <= gw2ddrphy_dq_i_data11[1];
    gw2ddrphy_dfi_p0_rddata[43] <= gw2ddrphy_dq_i_data11[2];
    gw2ddrphy_dfi_p0_rddata[59] <= gw2ddrphy_dq_i_data11[3];
    gw2ddrphy_dfi_p0_rddata[12] <= gw2ddrphy_dq_i_data12[0];
    gw2ddrphy_dfi_p0_rddata[28] <= gw2ddrphy_dq_i_data12[1];
    gw2ddrphy_dfi_p0_rddata[44] <= gw2ddrphy_dq_i_data12[2];
    gw2ddrphy_dfi_p0_rddata[60] <= gw2ddrphy_dq_i_data12[3];
    gw2ddrphy_dfi_p0_rddata[13] <= gw2ddrphy_dq_i_data13[0];
    gw2ddrphy_dfi_p0_rddata[29] <= gw2ddrphy_dq_i_data13[1];
    gw2ddrphy_dfi_p0_rddata[45] <= gw2ddrphy_dq_i_data13[2];
    gw2ddrphy_dfi_p0_rddata[61] <= gw2ddrphy_dq_i_data13[3];
    gw2ddrphy_dfi_p0_rddata[14] <= gw2ddrphy_dq_i_data14[0];
    gw2ddrphy_dfi_p0_rddata[30] <= gw2ddrphy_dq_i_data14[1];
    gw2ddrphy_dfi_p0_rddata[46] <= gw2ddrphy_dq_i_data14[2];
    gw2ddrphy_dfi_p0_rddata[62] <= gw2ddrphy_dq_i_data14[3];
    gw2ddrphy_dfi_p0_rddata[15] <= gw2ddrphy_dq_i_data15[0];
    gw2ddrphy_dfi_p0_rddata[31] <= gw2ddrphy_dq_i_data15[1];
    gw2ddrphy_dfi_p0_rddata[47] <= gw2ddrphy_dq_i_data15[2];
    gw2ddrphy_dfi_p0_rddata[63] <= gw2ddrphy_dq_i_data15[3];
end
always @(*) begin
    gw2ddrphy_dfi_p1_rddata <= 64'd0;
    gw2ddrphy_dfi_p1_rddata[0] <= gw2ddrphy_dq_i_data0[4];
    gw2ddrphy_dfi_p1_rddata[16] <= gw2ddrphy_dq_i_data0[5];
    gw2ddrphy_dfi_p1_rddata[32] <= gw2ddrphy_dq_i_data0[6];
    gw2ddrphy_dfi_p1_rddata[48] <= gw2ddrphy_dq_i_data0[7];
    gw2ddrphy_dfi_p1_rddata[1] <= gw2ddrphy_dq_i_data1[4];
    gw2ddrphy_dfi_p1_rddata[17] <= gw2ddrphy_dq_i_data1[5];
    gw2ddrphy_dfi_p1_rddata[33] <= gw2ddrphy_dq_i_data1[6];
    gw2ddrphy_dfi_p1_rddata[49] <= gw2ddrphy_dq_i_data1[7];
    gw2ddrphy_dfi_p1_rddata[2] <= gw2ddrphy_dq_i_data2[4];
    gw2ddrphy_dfi_p1_rddata[18] <= gw2ddrphy_dq_i_data2[5];
    gw2ddrphy_dfi_p1_rddata[34] <= gw2ddrphy_dq_i_data2[6];
    gw2ddrphy_dfi_p1_rddata[50] <= gw2ddrphy_dq_i_data2[7];
    gw2ddrphy_dfi_p1_rddata[3] <= gw2ddrphy_dq_i_data3[4];
    gw2ddrphy_dfi_p1_rddata[19] <= gw2ddrphy_dq_i_data3[5];
    gw2ddrphy_dfi_p1_rddata[35] <= gw2ddrphy_dq_i_data3[6];
    gw2ddrphy_dfi_p1_rddata[51] <= gw2ddrphy_dq_i_data3[7];
    gw2ddrphy_dfi_p1_rddata[4] <= gw2ddrphy_dq_i_data4[4];
    gw2ddrphy_dfi_p1_rddata[20] <= gw2ddrphy_dq_i_data4[5];
    gw2ddrphy_dfi_p1_rddata[36] <= gw2ddrphy_dq_i_data4[6];
    gw2ddrphy_dfi_p1_rddata[52] <= gw2ddrphy_dq_i_data4[7];
    gw2ddrphy_dfi_p1_rddata[5] <= gw2ddrphy_dq_i_data5[4];
    gw2ddrphy_dfi_p1_rddata[21] <= gw2ddrphy_dq_i_data5[5];
    gw2ddrphy_dfi_p1_rddata[37] <= gw2ddrphy_dq_i_data5[6];
    gw2ddrphy_dfi_p1_rddata[53] <= gw2ddrphy_dq_i_data5[7];
    gw2ddrphy_dfi_p1_rddata[6] <= gw2ddrphy_dq_i_data6[4];
    gw2ddrphy_dfi_p1_rddata[22] <= gw2ddrphy_dq_i_data6[5];
    gw2ddrphy_dfi_p1_rddata[38] <= gw2ddrphy_dq_i_data6[6];
    gw2ddrphy_dfi_p1_rddata[54] <= gw2ddrphy_dq_i_data6[7];
    gw2ddrphy_dfi_p1_rddata[7] <= gw2ddrphy_dq_i_data7[4];
    gw2ddrphy_dfi_p1_rddata[23] <= gw2ddrphy_dq_i_data7[5];
    gw2ddrphy_dfi_p1_rddata[39] <= gw2ddrphy_dq_i_data7[6];
    gw2ddrphy_dfi_p1_rddata[55] <= gw2ddrphy_dq_i_data7[7];
    gw2ddrphy_dfi_p1_rddata[8] <= gw2ddrphy_dq_i_data8[4];
    gw2ddrphy_dfi_p1_rddata[24] <= gw2ddrphy_dq_i_data8[5];
    gw2ddrphy_dfi_p1_rddata[40] <= gw2ddrphy_dq_i_data8[6];
    gw2ddrphy_dfi_p1_rddata[56] <= gw2ddrphy_dq_i_data8[7];
    gw2ddrphy_dfi_p1_rddata[9] <= gw2ddrphy_dq_i_data9[4];
    gw2ddrphy_dfi_p1_rddata[25] <= gw2ddrphy_dq_i_data9[5];
    gw2ddrphy_dfi_p1_rddata[41] <= gw2ddrphy_dq_i_data9[6];
    gw2ddrphy_dfi_p1_rddata[57] <= gw2ddrphy_dq_i_data9[7];
    gw2ddrphy_dfi_p1_rddata[10] <= gw2ddrphy_dq_i_data10[4];
    gw2ddrphy_dfi_p1_rddata[26] <= gw2ddrphy_dq_i_data10[5];
    gw2ddrphy_dfi_p1_rddata[42] <= gw2ddrphy_dq_i_data10[6];
    gw2ddrphy_dfi_p1_rddata[58] <= gw2ddrphy_dq_i_data10[7];
    gw2ddrphy_dfi_p1_rddata[11] <= gw2ddrphy_dq_i_data11[4];
    gw2ddrphy_dfi_p1_rddata[27] <= gw2ddrphy_dq_i_data11[5];
    gw2ddrphy_dfi_p1_rddata[43] <= gw2ddrphy_dq_i_data11[6];
    gw2ddrphy_dfi_p1_rddata[59] <= gw2ddrphy_dq_i_data11[7];
    gw2ddrphy_dfi_p1_rddata[12] <= gw2ddrphy_dq_i_data12[4];
    gw2ddrphy_dfi_p1_rddata[28] <= gw2ddrphy_dq_i_data12[5];
    gw2ddrphy_dfi_p1_rddata[44] <= gw2ddrphy_dq_i_data12[6];
    gw2ddrphy_dfi_p1_rddata[60] <= gw2ddrphy_dq_i_data12[7];
    gw2ddrphy_dfi_p1_rddata[13] <= gw2ddrphy_dq_i_data13[4];
    gw2ddrphy_dfi_p1_rddata[29] <= gw2ddrphy_dq_i_data13[5];
    gw2ddrphy_dfi_p1_rddata[45] <= gw2ddrphy_dq_i_data13[6];
    gw2ddrphy_dfi_p1_rddata[61] <= gw2ddrphy_dq_i_data13[7];
    gw2ddrphy_dfi_p1_rddata[14] <= gw2ddrphy_dq_i_data14[4];
    gw2ddrphy_dfi_p1_rddata[30] <= gw2ddrphy_dq_i_data14[5];
    gw2ddrphy_dfi_p1_rddata[46] <= gw2ddrphy_dq_i_data14[6];
    gw2ddrphy_dfi_p1_rddata[62] <= gw2ddrphy_dq_i_data14[7];
    gw2ddrphy_dfi_p1_rddata[15] <= gw2ddrphy_dq_i_data15[4];
    gw2ddrphy_dfi_p1_rddata[31] <= gw2ddrphy_dq_i_data15[5];
    gw2ddrphy_dfi_p1_rddata[47] <= gw2ddrphy_dq_i_data15[6];
    gw2ddrphy_dfi_p1_rddata[63] <= gw2ddrphy_dq_i_data15[7];
end
assign gw2ddrphy_dfi_p0_rddata_valid = gw2ddrphy_rddata_en_tappeddelayline11;
assign gw2ddrphy_dfi_p1_rddata_valid = gw2ddrphy_rddata_en_tappeddelayline11;
assign gw2ddrphy_dqs_re = (gw2ddrphy_rddata_en_tappeddelayline2 | gw2ddrphy_rddata_en_tappeddelayline3);
assign gw2ddrphy_dq_oe = (gw2ddrphy_wrdata_en_tappeddelayline2 | gw2ddrphy_wrdata_en_tappeddelayline3);
assign gw2ddrphy_bl8_chunk = gw2ddrphy_wrdata_en_tappeddelayline2;
assign gw2ddrphy_dqs_oe = gw2ddrphy_dq_oe;
assign gw2ddrphy_dqs_preamble = (gw2ddrphy_wrdata_en_tappeddelayline1 & (~gw2ddrphy_wrdata_en_tappeddelayline2));
assign gw2ddrphy_dqs_postamble = (gw2ddrphy_wrdata_en_tappeddelayline4 & (~gw2ddrphy_wrdata_en_tappeddelayline3));
assign gw2ddrphy_new_lock = (gw2ddrphy_lock1 & (~gw2ddrphy_lock_d));
assign gw2ddrphy_pause0 = gw2ddrphy_pause1;
assign gw2ddrphy_stop0 = gw2ddrphy_stop1;
assign gw2ddrphy_delay0 = gw2ddrphy_delay1;
assign gw2ddrphy_reset0 = gw2ddrphy_reset1;
always @(*) begin
    gw2ddrphy_bitslip0_o <= 4'd0;
    case (gw2ddrphy_bitslip0_value)
        1'd0: begin
            gw2ddrphy_bitslip0_o <= gw2ddrphy_bitslip0_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip0_o <= gw2ddrphy_bitslip0_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip0_o <= gw2ddrphy_bitslip0_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip0_o <= gw2ddrphy_bitslip0_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip1_o <= 4'd0;
    case (gw2ddrphy_bitslip1_value)
        1'd0: begin
            gw2ddrphy_bitslip1_o <= gw2ddrphy_bitslip1_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip1_o <= gw2ddrphy_bitslip1_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip1_o <= gw2ddrphy_bitslip1_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip1_o <= gw2ddrphy_bitslip1_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip2_o <= 4'd0;
    case (gw2ddrphy_bitslip2_value)
        1'd0: begin
            gw2ddrphy_bitslip2_o <= gw2ddrphy_bitslip2_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip2_o <= gw2ddrphy_bitslip2_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip2_o <= gw2ddrphy_bitslip2_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip2_o <= gw2ddrphy_bitslip2_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip3_o <= 4'd0;
    case (gw2ddrphy_bitslip3_value)
        1'd0: begin
            gw2ddrphy_bitslip3_o <= gw2ddrphy_bitslip3_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip3_o <= gw2ddrphy_bitslip3_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip3_o <= gw2ddrphy_bitslip3_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip3_o <= gw2ddrphy_bitslip3_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip4_o <= 4'd0;
    case (gw2ddrphy_bitslip4_value)
        1'd0: begin
            gw2ddrphy_bitslip4_o <= gw2ddrphy_bitslip4_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip4_o <= gw2ddrphy_bitslip4_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip4_o <= gw2ddrphy_bitslip4_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip4_o <= gw2ddrphy_bitslip4_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip5_o <= 4'd0;
    case (gw2ddrphy_bitslip5_value)
        1'd0: begin
            gw2ddrphy_bitslip5_o <= gw2ddrphy_bitslip5_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip5_o <= gw2ddrphy_bitslip5_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip5_o <= gw2ddrphy_bitslip5_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip5_o <= gw2ddrphy_bitslip5_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip6_o <= 4'd0;
    case (gw2ddrphy_bitslip6_value)
        1'd0: begin
            gw2ddrphy_bitslip6_o <= gw2ddrphy_bitslip6_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip6_o <= gw2ddrphy_bitslip6_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip6_o <= gw2ddrphy_bitslip6_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip6_o <= gw2ddrphy_bitslip6_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip7_o <= 4'd0;
    case (gw2ddrphy_bitslip7_value)
        1'd0: begin
            gw2ddrphy_bitslip7_o <= gw2ddrphy_bitslip7_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip7_o <= gw2ddrphy_bitslip7_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip7_o <= gw2ddrphy_bitslip7_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip7_o <= gw2ddrphy_bitslip7_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip8_o <= 4'd0;
    case (gw2ddrphy_bitslip8_value)
        1'd0: begin
            gw2ddrphy_bitslip8_o <= gw2ddrphy_bitslip8_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip8_o <= gw2ddrphy_bitslip8_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip8_o <= gw2ddrphy_bitslip8_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip8_o <= gw2ddrphy_bitslip8_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip9_o <= 4'd0;
    case (gw2ddrphy_bitslip9_value)
        1'd0: begin
            gw2ddrphy_bitslip9_o <= gw2ddrphy_bitslip9_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip9_o <= gw2ddrphy_bitslip9_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip9_o <= gw2ddrphy_bitslip9_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip9_o <= gw2ddrphy_bitslip9_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip10_o <= 4'd0;
    case (gw2ddrphy_bitslip10_value)
        1'd0: begin
            gw2ddrphy_bitslip10_o <= gw2ddrphy_bitslip10_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip10_o <= gw2ddrphy_bitslip10_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip10_o <= gw2ddrphy_bitslip10_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip10_o <= gw2ddrphy_bitslip10_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip11_o <= 4'd0;
    case (gw2ddrphy_bitslip11_value)
        1'd0: begin
            gw2ddrphy_bitslip11_o <= gw2ddrphy_bitslip11_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip11_o <= gw2ddrphy_bitslip11_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip11_o <= gw2ddrphy_bitslip11_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip11_o <= gw2ddrphy_bitslip11_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip12_o <= 4'd0;
    case (gw2ddrphy_bitslip12_value)
        1'd0: begin
            gw2ddrphy_bitslip12_o <= gw2ddrphy_bitslip12_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip12_o <= gw2ddrphy_bitslip12_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip12_o <= gw2ddrphy_bitslip12_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip12_o <= gw2ddrphy_bitslip12_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip13_o <= 4'd0;
    case (gw2ddrphy_bitslip13_value)
        1'd0: begin
            gw2ddrphy_bitslip13_o <= gw2ddrphy_bitslip13_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip13_o <= gw2ddrphy_bitslip13_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip13_o <= gw2ddrphy_bitslip13_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip13_o <= gw2ddrphy_bitslip13_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip14_o <= 4'd0;
    case (gw2ddrphy_bitslip14_value)
        1'd0: begin
            gw2ddrphy_bitslip14_o <= gw2ddrphy_bitslip14_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip14_o <= gw2ddrphy_bitslip14_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip14_o <= gw2ddrphy_bitslip14_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip14_o <= gw2ddrphy_bitslip14_r[6:3];
        end
    endcase
end
always @(*) begin
    gw2ddrphy_bitslip15_o <= 4'd0;
    case (gw2ddrphy_bitslip15_value)
        1'd0: begin
            gw2ddrphy_bitslip15_o <= gw2ddrphy_bitslip15_r[3:0];
        end
        1'd1: begin
            gw2ddrphy_bitslip15_o <= gw2ddrphy_bitslip15_r[4:1];
        end
        2'd2: begin
            gw2ddrphy_bitslip15_o <= gw2ddrphy_bitslip15_r[5:2];
        end
        2'd3: begin
            gw2ddrphy_bitslip15_o <= gw2ddrphy_bitslip15_r[6:3];
        end
    endcase
end
assign gw2ddrphy_dfi_p0_address = soclinux_sdram_master_p0_address;
assign gw2ddrphy_dfi_p0_bank = soclinux_sdram_master_p0_bank;
assign gw2ddrphy_dfi_p0_cas_n = soclinux_sdram_master_p0_cas_n;
assign gw2ddrphy_dfi_p0_cs_n = soclinux_sdram_master_p0_cs_n;
assign gw2ddrphy_dfi_p0_ras_n = soclinux_sdram_master_p0_ras_n;
assign gw2ddrphy_dfi_p0_we_n = soclinux_sdram_master_p0_we_n;
assign gw2ddrphy_dfi_p0_cke = soclinux_sdram_master_p0_cke;
assign gw2ddrphy_dfi_p0_odt = soclinux_sdram_master_p0_odt;
assign gw2ddrphy_dfi_p0_reset_n = soclinux_sdram_master_p0_reset_n;
assign gw2ddrphy_dfi_p0_act_n = soclinux_sdram_master_p0_act_n;
assign gw2ddrphy_dfi_p0_wrdata = soclinux_sdram_master_p0_wrdata;
assign gw2ddrphy_dfi_p0_wrdata_en = soclinux_sdram_master_p0_wrdata_en;
assign gw2ddrphy_dfi_p0_wrdata_mask = soclinux_sdram_master_p0_wrdata_mask;
assign gw2ddrphy_dfi_p0_rddata_en = soclinux_sdram_master_p0_rddata_en;
assign soclinux_sdram_master_p0_rddata = gw2ddrphy_dfi_p0_rddata;
assign soclinux_sdram_master_p0_rddata_valid = gw2ddrphy_dfi_p0_rddata_valid;
assign gw2ddrphy_dfi_p1_address = soclinux_sdram_master_p1_address;
assign gw2ddrphy_dfi_p1_bank = soclinux_sdram_master_p1_bank;
assign gw2ddrphy_dfi_p1_cas_n = soclinux_sdram_master_p1_cas_n;
assign gw2ddrphy_dfi_p1_cs_n = soclinux_sdram_master_p1_cs_n;
assign gw2ddrphy_dfi_p1_ras_n = soclinux_sdram_master_p1_ras_n;
assign gw2ddrphy_dfi_p1_we_n = soclinux_sdram_master_p1_we_n;
assign gw2ddrphy_dfi_p1_cke = soclinux_sdram_master_p1_cke;
assign gw2ddrphy_dfi_p1_odt = soclinux_sdram_master_p1_odt;
assign gw2ddrphy_dfi_p1_reset_n = soclinux_sdram_master_p1_reset_n;
assign gw2ddrphy_dfi_p1_act_n = soclinux_sdram_master_p1_act_n;
assign gw2ddrphy_dfi_p1_wrdata = soclinux_sdram_master_p1_wrdata;
assign gw2ddrphy_dfi_p1_wrdata_en = soclinux_sdram_master_p1_wrdata_en;
assign gw2ddrphy_dfi_p1_wrdata_mask = soclinux_sdram_master_p1_wrdata_mask;
assign gw2ddrphy_dfi_p1_rddata_en = soclinux_sdram_master_p1_rddata_en;
assign soclinux_sdram_master_p1_rddata = gw2ddrphy_dfi_p1_rddata;
assign soclinux_sdram_master_p1_rddata_valid = gw2ddrphy_dfi_p1_rddata_valid;
assign soclinux_sdram_slave_p0_address = soclinux_sdram_dfi_p0_address;
assign soclinux_sdram_slave_p0_bank = soclinux_sdram_dfi_p0_bank;
assign soclinux_sdram_slave_p0_cas_n = soclinux_sdram_dfi_p0_cas_n;
assign soclinux_sdram_slave_p0_cs_n = soclinux_sdram_dfi_p0_cs_n;
assign soclinux_sdram_slave_p0_ras_n = soclinux_sdram_dfi_p0_ras_n;
assign soclinux_sdram_slave_p0_we_n = soclinux_sdram_dfi_p0_we_n;
assign soclinux_sdram_slave_p0_cke = soclinux_sdram_dfi_p0_cke;
assign soclinux_sdram_slave_p0_odt = soclinux_sdram_dfi_p0_odt;
assign soclinux_sdram_slave_p0_reset_n = soclinux_sdram_dfi_p0_reset_n;
assign soclinux_sdram_slave_p0_act_n = soclinux_sdram_dfi_p0_act_n;
assign soclinux_sdram_slave_p0_wrdata = soclinux_sdram_dfi_p0_wrdata;
assign soclinux_sdram_slave_p0_wrdata_en = soclinux_sdram_dfi_p0_wrdata_en;
assign soclinux_sdram_slave_p0_wrdata_mask = soclinux_sdram_dfi_p0_wrdata_mask;
assign soclinux_sdram_slave_p0_rddata_en = soclinux_sdram_dfi_p0_rddata_en;
assign soclinux_sdram_dfi_p0_rddata = soclinux_sdram_slave_p0_rddata;
assign soclinux_sdram_dfi_p0_rddata_valid = soclinux_sdram_slave_p0_rddata_valid;
assign soclinux_sdram_slave_p1_address = soclinux_sdram_dfi_p1_address;
assign soclinux_sdram_slave_p1_bank = soclinux_sdram_dfi_p1_bank;
assign soclinux_sdram_slave_p1_cas_n = soclinux_sdram_dfi_p1_cas_n;
assign soclinux_sdram_slave_p1_cs_n = soclinux_sdram_dfi_p1_cs_n;
assign soclinux_sdram_slave_p1_ras_n = soclinux_sdram_dfi_p1_ras_n;
assign soclinux_sdram_slave_p1_we_n = soclinux_sdram_dfi_p1_we_n;
assign soclinux_sdram_slave_p1_cke = soclinux_sdram_dfi_p1_cke;
assign soclinux_sdram_slave_p1_odt = soclinux_sdram_dfi_p1_odt;
assign soclinux_sdram_slave_p1_reset_n = soclinux_sdram_dfi_p1_reset_n;
assign soclinux_sdram_slave_p1_act_n = soclinux_sdram_dfi_p1_act_n;
assign soclinux_sdram_slave_p1_wrdata = soclinux_sdram_dfi_p1_wrdata;
assign soclinux_sdram_slave_p1_wrdata_en = soclinux_sdram_dfi_p1_wrdata_en;
assign soclinux_sdram_slave_p1_wrdata_mask = soclinux_sdram_dfi_p1_wrdata_mask;
assign soclinux_sdram_slave_p1_rddata_en = soclinux_sdram_dfi_p1_rddata_en;
assign soclinux_sdram_dfi_p1_rddata = soclinux_sdram_slave_p1_rddata;
assign soclinux_sdram_dfi_p1_rddata_valid = soclinux_sdram_slave_p1_rddata_valid;
always @(*) begin
    soclinux_sdram_csr_dfi_p0_rddata <= 64'd0;
    soclinux_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    soclinux_sdram_csr_dfi_p1_rddata <= 64'd0;
    soclinux_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    soclinux_sdram_ext_dfi_p0_rddata <= 64'd0;
    soclinux_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    soclinux_sdram_ext_dfi_p1_rddata <= 64'd0;
    soclinux_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    soclinux_sdram_master_p0_act_n <= 1'd1;
    soclinux_sdram_master_p0_address <= 13'd0;
    soclinux_sdram_master_p0_bank <= 3'd0;
    soclinux_sdram_master_p0_cas_n <= 1'd1;
    soclinux_sdram_master_p0_cke <= 1'd0;
    soclinux_sdram_master_p0_cs_n <= 1'd1;
    soclinux_sdram_master_p0_odt <= 1'd0;
    soclinux_sdram_master_p0_ras_n <= 1'd1;
    soclinux_sdram_master_p0_rddata_en <= 1'd0;
    soclinux_sdram_master_p0_reset_n <= 1'd0;
    soclinux_sdram_master_p0_we_n <= 1'd1;
    soclinux_sdram_master_p0_wrdata <= 64'd0;
    soclinux_sdram_master_p0_wrdata_en <= 1'd0;
    soclinux_sdram_master_p0_wrdata_mask <= 8'd0;
    soclinux_sdram_master_p1_act_n <= 1'd1;
    soclinux_sdram_master_p1_address <= 13'd0;
    soclinux_sdram_master_p1_bank <= 3'd0;
    soclinux_sdram_master_p1_cas_n <= 1'd1;
    soclinux_sdram_master_p1_cke <= 1'd0;
    soclinux_sdram_master_p1_cs_n <= 1'd1;
    soclinux_sdram_master_p1_odt <= 1'd0;
    soclinux_sdram_master_p1_ras_n <= 1'd1;
    soclinux_sdram_master_p1_rddata_en <= 1'd0;
    soclinux_sdram_master_p1_reset_n <= 1'd0;
    soclinux_sdram_master_p1_we_n <= 1'd1;
    soclinux_sdram_master_p1_wrdata <= 64'd0;
    soclinux_sdram_master_p1_wrdata_en <= 1'd0;
    soclinux_sdram_master_p1_wrdata_mask <= 8'd0;
    soclinux_sdram_slave_p0_rddata <= 64'd0;
    soclinux_sdram_slave_p0_rddata_valid <= 1'd0;
    soclinux_sdram_slave_p1_rddata <= 64'd0;
    soclinux_sdram_slave_p1_rddata_valid <= 1'd0;
    if (soclinux_sdram_sel) begin
        if (soclinux_sdram_ext_dfi_sel) begin
            soclinux_sdram_master_p0_address <= soclinux_sdram_ext_dfi_p0_address;
            soclinux_sdram_master_p0_bank <= soclinux_sdram_ext_dfi_p0_bank;
            soclinux_sdram_master_p0_cas_n <= soclinux_sdram_ext_dfi_p0_cas_n;
            soclinux_sdram_master_p0_cs_n <= soclinux_sdram_ext_dfi_p0_cs_n;
            soclinux_sdram_master_p0_ras_n <= soclinux_sdram_ext_dfi_p0_ras_n;
            soclinux_sdram_master_p0_we_n <= soclinux_sdram_ext_dfi_p0_we_n;
            soclinux_sdram_master_p0_cke <= soclinux_sdram_ext_dfi_p0_cke;
            soclinux_sdram_master_p0_odt <= soclinux_sdram_ext_dfi_p0_odt;
            soclinux_sdram_master_p0_reset_n <= soclinux_sdram_ext_dfi_p0_reset_n;
            soclinux_sdram_master_p0_act_n <= soclinux_sdram_ext_dfi_p0_act_n;
            soclinux_sdram_master_p0_wrdata <= soclinux_sdram_ext_dfi_p0_wrdata;
            soclinux_sdram_master_p0_wrdata_en <= soclinux_sdram_ext_dfi_p0_wrdata_en;
            soclinux_sdram_master_p0_wrdata_mask <= soclinux_sdram_ext_dfi_p0_wrdata_mask;
            soclinux_sdram_master_p0_rddata_en <= soclinux_sdram_ext_dfi_p0_rddata_en;
            soclinux_sdram_ext_dfi_p0_rddata <= soclinux_sdram_master_p0_rddata;
            soclinux_sdram_ext_dfi_p0_rddata_valid <= soclinux_sdram_master_p0_rddata_valid;
            soclinux_sdram_master_p1_address <= soclinux_sdram_ext_dfi_p1_address;
            soclinux_sdram_master_p1_bank <= soclinux_sdram_ext_dfi_p1_bank;
            soclinux_sdram_master_p1_cas_n <= soclinux_sdram_ext_dfi_p1_cas_n;
            soclinux_sdram_master_p1_cs_n <= soclinux_sdram_ext_dfi_p1_cs_n;
            soclinux_sdram_master_p1_ras_n <= soclinux_sdram_ext_dfi_p1_ras_n;
            soclinux_sdram_master_p1_we_n <= soclinux_sdram_ext_dfi_p1_we_n;
            soclinux_sdram_master_p1_cke <= soclinux_sdram_ext_dfi_p1_cke;
            soclinux_sdram_master_p1_odt <= soclinux_sdram_ext_dfi_p1_odt;
            soclinux_sdram_master_p1_reset_n <= soclinux_sdram_ext_dfi_p1_reset_n;
            soclinux_sdram_master_p1_act_n <= soclinux_sdram_ext_dfi_p1_act_n;
            soclinux_sdram_master_p1_wrdata <= soclinux_sdram_ext_dfi_p1_wrdata;
            soclinux_sdram_master_p1_wrdata_en <= soclinux_sdram_ext_dfi_p1_wrdata_en;
            soclinux_sdram_master_p1_wrdata_mask <= soclinux_sdram_ext_dfi_p1_wrdata_mask;
            soclinux_sdram_master_p1_rddata_en <= soclinux_sdram_ext_dfi_p1_rddata_en;
            soclinux_sdram_ext_dfi_p1_rddata <= soclinux_sdram_master_p1_rddata;
            soclinux_sdram_ext_dfi_p1_rddata_valid <= soclinux_sdram_master_p1_rddata_valid;
        end else begin
            soclinux_sdram_master_p0_address <= soclinux_sdram_slave_p0_address;
            soclinux_sdram_master_p0_bank <= soclinux_sdram_slave_p0_bank;
            soclinux_sdram_master_p0_cas_n <= soclinux_sdram_slave_p0_cas_n;
            soclinux_sdram_master_p0_cs_n <= soclinux_sdram_slave_p0_cs_n;
            soclinux_sdram_master_p0_ras_n <= soclinux_sdram_slave_p0_ras_n;
            soclinux_sdram_master_p0_we_n <= soclinux_sdram_slave_p0_we_n;
            soclinux_sdram_master_p0_cke <= soclinux_sdram_slave_p0_cke;
            soclinux_sdram_master_p0_odt <= soclinux_sdram_slave_p0_odt;
            soclinux_sdram_master_p0_reset_n <= soclinux_sdram_slave_p0_reset_n;
            soclinux_sdram_master_p0_act_n <= soclinux_sdram_slave_p0_act_n;
            soclinux_sdram_master_p0_wrdata <= soclinux_sdram_slave_p0_wrdata;
            soclinux_sdram_master_p0_wrdata_en <= soclinux_sdram_slave_p0_wrdata_en;
            soclinux_sdram_master_p0_wrdata_mask <= soclinux_sdram_slave_p0_wrdata_mask;
            soclinux_sdram_master_p0_rddata_en <= soclinux_sdram_slave_p0_rddata_en;
            soclinux_sdram_slave_p0_rddata <= soclinux_sdram_master_p0_rddata;
            soclinux_sdram_slave_p0_rddata_valid <= soclinux_sdram_master_p0_rddata_valid;
            soclinux_sdram_master_p1_address <= soclinux_sdram_slave_p1_address;
            soclinux_sdram_master_p1_bank <= soclinux_sdram_slave_p1_bank;
            soclinux_sdram_master_p1_cas_n <= soclinux_sdram_slave_p1_cas_n;
            soclinux_sdram_master_p1_cs_n <= soclinux_sdram_slave_p1_cs_n;
            soclinux_sdram_master_p1_ras_n <= soclinux_sdram_slave_p1_ras_n;
            soclinux_sdram_master_p1_we_n <= soclinux_sdram_slave_p1_we_n;
            soclinux_sdram_master_p1_cke <= soclinux_sdram_slave_p1_cke;
            soclinux_sdram_master_p1_odt <= soclinux_sdram_slave_p1_odt;
            soclinux_sdram_master_p1_reset_n <= soclinux_sdram_slave_p1_reset_n;
            soclinux_sdram_master_p1_act_n <= soclinux_sdram_slave_p1_act_n;
            soclinux_sdram_master_p1_wrdata <= soclinux_sdram_slave_p1_wrdata;
            soclinux_sdram_master_p1_wrdata_en <= soclinux_sdram_slave_p1_wrdata_en;
            soclinux_sdram_master_p1_wrdata_mask <= soclinux_sdram_slave_p1_wrdata_mask;
            soclinux_sdram_master_p1_rddata_en <= soclinux_sdram_slave_p1_rddata_en;
            soclinux_sdram_slave_p1_rddata <= soclinux_sdram_master_p1_rddata;
            soclinux_sdram_slave_p1_rddata_valid <= soclinux_sdram_master_p1_rddata_valid;
            if (1'd0) begin
                soclinux_sdram_master_p0_cs_n <= {2{soclinux_sdram_slave_p0_cs_n}};
                soclinux_sdram_master_p1_cs_n <= {2{soclinux_sdram_slave_p1_cs_n}};
            end
        end
    end else begin
        soclinux_sdram_master_p0_address <= soclinux_sdram_csr_dfi_p0_address;
        soclinux_sdram_master_p0_bank <= soclinux_sdram_csr_dfi_p0_bank;
        soclinux_sdram_master_p0_cas_n <= soclinux_sdram_csr_dfi_p0_cas_n;
        soclinux_sdram_master_p0_cs_n <= soclinux_sdram_csr_dfi_p0_cs_n;
        soclinux_sdram_master_p0_ras_n <= soclinux_sdram_csr_dfi_p0_ras_n;
        soclinux_sdram_master_p0_we_n <= soclinux_sdram_csr_dfi_p0_we_n;
        soclinux_sdram_master_p0_cke <= soclinux_sdram_csr_dfi_p0_cke;
        soclinux_sdram_master_p0_odt <= soclinux_sdram_csr_dfi_p0_odt;
        soclinux_sdram_master_p0_reset_n <= soclinux_sdram_csr_dfi_p0_reset_n;
        soclinux_sdram_master_p0_act_n <= soclinux_sdram_csr_dfi_p0_act_n;
        soclinux_sdram_master_p0_wrdata <= soclinux_sdram_csr_dfi_p0_wrdata;
        soclinux_sdram_master_p0_wrdata_en <= soclinux_sdram_csr_dfi_p0_wrdata_en;
        soclinux_sdram_master_p0_wrdata_mask <= soclinux_sdram_csr_dfi_p0_wrdata_mask;
        soclinux_sdram_master_p0_rddata_en <= soclinux_sdram_csr_dfi_p0_rddata_en;
        soclinux_sdram_csr_dfi_p0_rddata <= soclinux_sdram_master_p0_rddata;
        soclinux_sdram_csr_dfi_p0_rddata_valid <= soclinux_sdram_master_p0_rddata_valid;
        soclinux_sdram_master_p1_address <= soclinux_sdram_csr_dfi_p1_address;
        soclinux_sdram_master_p1_bank <= soclinux_sdram_csr_dfi_p1_bank;
        soclinux_sdram_master_p1_cas_n <= soclinux_sdram_csr_dfi_p1_cas_n;
        soclinux_sdram_master_p1_cs_n <= soclinux_sdram_csr_dfi_p1_cs_n;
        soclinux_sdram_master_p1_ras_n <= soclinux_sdram_csr_dfi_p1_ras_n;
        soclinux_sdram_master_p1_we_n <= soclinux_sdram_csr_dfi_p1_we_n;
        soclinux_sdram_master_p1_cke <= soclinux_sdram_csr_dfi_p1_cke;
        soclinux_sdram_master_p1_odt <= soclinux_sdram_csr_dfi_p1_odt;
        soclinux_sdram_master_p1_reset_n <= soclinux_sdram_csr_dfi_p1_reset_n;
        soclinux_sdram_master_p1_act_n <= soclinux_sdram_csr_dfi_p1_act_n;
        soclinux_sdram_master_p1_wrdata <= soclinux_sdram_csr_dfi_p1_wrdata;
        soclinux_sdram_master_p1_wrdata_en <= soclinux_sdram_csr_dfi_p1_wrdata_en;
        soclinux_sdram_master_p1_wrdata_mask <= soclinux_sdram_csr_dfi_p1_wrdata_mask;
        soclinux_sdram_master_p1_rddata_en <= soclinux_sdram_csr_dfi_p1_rddata_en;
        soclinux_sdram_csr_dfi_p1_rddata <= soclinux_sdram_master_p1_rddata;
        soclinux_sdram_csr_dfi_p1_rddata_valid <= soclinux_sdram_master_p1_rddata_valid;
    end
end
always @(*) begin
    soclinux_sdram_csr_dfi_p0_cke <= 1'd0;
    soclinux_sdram_csr_dfi_p0_cke <= soclinux_sdram_cke;
end
always @(*) begin
    soclinux_sdram_csr_dfi_p1_cke <= 1'd0;
    soclinux_sdram_csr_dfi_p1_cke <= soclinux_sdram_cke;
end
always @(*) begin
    soclinux_sdram_csr_dfi_p0_odt <= 1'd0;
    soclinux_sdram_csr_dfi_p0_odt <= soclinux_sdram_odt;
end
always @(*) begin
    soclinux_sdram_csr_dfi_p1_odt <= 1'd0;
    soclinux_sdram_csr_dfi_p1_odt <= soclinux_sdram_odt;
end
assign soclinux_sdram_csr_dfi_p0_reset_n = soclinux_sdram_reset_n;
assign soclinux_sdram_csr_dfi_p1_reset_n = soclinux_sdram_reset_n;
always @(*) begin
    soclinux_sdram_csr_dfi_p0_cas_n <= 1'd1;
    soclinux_sdram_csr_dfi_p0_cs_n <= 1'd1;
    soclinux_sdram_csr_dfi_p0_ras_n <= 1'd1;
    soclinux_sdram_csr_dfi_p0_we_n <= 1'd1;
    if (soclinux_sdram_phaseinjector0_command_issue_re) begin
        if (soclinux_sdram_phaseinjector0_csrfield_cs_top) begin
            soclinux_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (soclinux_sdram_phaseinjector0_csrfield_cs_bottom) begin
                soclinux_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                soclinux_sdram_csr_dfi_p0_cs_n <= {1{(~soclinux_sdram_phaseinjector0_csrfield_cs)}};
            end
        end
        soclinux_sdram_csr_dfi_p0_we_n <= (~soclinux_sdram_phaseinjector0_csrfield_we);
        soclinux_sdram_csr_dfi_p0_cas_n <= (~soclinux_sdram_phaseinjector0_csrfield_cas);
        soclinux_sdram_csr_dfi_p0_ras_n <= (~soclinux_sdram_phaseinjector0_csrfield_ras);
    end else begin
        soclinux_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        soclinux_sdram_csr_dfi_p0_we_n <= 1'd1;
        soclinux_sdram_csr_dfi_p0_cas_n <= 1'd1;
        soclinux_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign soclinux_sdram_csr_dfi_p0_address = soclinux_sdram_phaseinjector0_address_storage;
assign soclinux_sdram_csr_dfi_p0_bank = soclinux_sdram_phaseinjector0_baddress_storage;
assign soclinux_sdram_csr_dfi_p0_wrdata_en = (soclinux_sdram_phaseinjector0_command_issue_re & soclinux_sdram_phaseinjector0_csrfield_wren);
assign soclinux_sdram_csr_dfi_p0_rddata_en = (soclinux_sdram_phaseinjector0_command_issue_re & soclinux_sdram_phaseinjector0_csrfield_rden);
assign soclinux_sdram_csr_dfi_p0_wrdata = soclinux_sdram_phaseinjector0_wrdata_storage;
assign soclinux_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    soclinux_sdram_csr_dfi_p1_cas_n <= 1'd1;
    soclinux_sdram_csr_dfi_p1_cs_n <= 1'd1;
    soclinux_sdram_csr_dfi_p1_ras_n <= 1'd1;
    soclinux_sdram_csr_dfi_p1_we_n <= 1'd1;
    if (soclinux_sdram_phaseinjector1_command_issue_re) begin
        if (soclinux_sdram_phaseinjector1_csrfield_cs_top) begin
            soclinux_sdram_csr_dfi_p1_cs_n <= 2'd2;
        end else begin
            if (soclinux_sdram_phaseinjector1_csrfield_cs_bottom) begin
                soclinux_sdram_csr_dfi_p1_cs_n <= 1'd1;
            end else begin
                soclinux_sdram_csr_dfi_p1_cs_n <= {1{(~soclinux_sdram_phaseinjector1_csrfield_cs)}};
            end
        end
        soclinux_sdram_csr_dfi_p1_we_n <= (~soclinux_sdram_phaseinjector1_csrfield_we);
        soclinux_sdram_csr_dfi_p1_cas_n <= (~soclinux_sdram_phaseinjector1_csrfield_cas);
        soclinux_sdram_csr_dfi_p1_ras_n <= (~soclinux_sdram_phaseinjector1_csrfield_ras);
    end else begin
        soclinux_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
        soclinux_sdram_csr_dfi_p1_we_n <= 1'd1;
        soclinux_sdram_csr_dfi_p1_cas_n <= 1'd1;
        soclinux_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign soclinux_sdram_csr_dfi_p1_address = soclinux_sdram_phaseinjector1_address_storage;
assign soclinux_sdram_csr_dfi_p1_bank = soclinux_sdram_phaseinjector1_baddress_storage;
assign soclinux_sdram_csr_dfi_p1_wrdata_en = (soclinux_sdram_phaseinjector1_command_issue_re & soclinux_sdram_phaseinjector1_csrfield_wren);
assign soclinux_sdram_csr_dfi_p1_rddata_en = (soclinux_sdram_phaseinjector1_command_issue_re & soclinux_sdram_phaseinjector1_csrfield_rden);
assign soclinux_sdram_csr_dfi_p1_wrdata = soclinux_sdram_phaseinjector1_wrdata_storage;
assign soclinux_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
assign soclinux_sdram_bankmachine0_req_valid = soclinux_sdram_interface_bank0_valid;
assign soclinux_sdram_interface_bank0_ready = soclinux_sdram_bankmachine0_req_ready;
assign soclinux_sdram_bankmachine0_req_we = soclinux_sdram_interface_bank0_we;
assign soclinux_sdram_bankmachine0_req_addr = soclinux_sdram_interface_bank0_addr;
assign soclinux_sdram_interface_bank0_lock = soclinux_sdram_bankmachine0_req_lock;
assign soclinux_sdram_interface_bank0_wdata_ready = soclinux_sdram_bankmachine0_req_wdata_ready;
assign soclinux_sdram_interface_bank0_rdata_valid = soclinux_sdram_bankmachine0_req_rdata_valid;
assign soclinux_sdram_bankmachine1_req_valid = soclinux_sdram_interface_bank1_valid;
assign soclinux_sdram_interface_bank1_ready = soclinux_sdram_bankmachine1_req_ready;
assign soclinux_sdram_bankmachine1_req_we = soclinux_sdram_interface_bank1_we;
assign soclinux_sdram_bankmachine1_req_addr = soclinux_sdram_interface_bank1_addr;
assign soclinux_sdram_interface_bank1_lock = soclinux_sdram_bankmachine1_req_lock;
assign soclinux_sdram_interface_bank1_wdata_ready = soclinux_sdram_bankmachine1_req_wdata_ready;
assign soclinux_sdram_interface_bank1_rdata_valid = soclinux_sdram_bankmachine1_req_rdata_valid;
assign soclinux_sdram_bankmachine2_req_valid = soclinux_sdram_interface_bank2_valid;
assign soclinux_sdram_interface_bank2_ready = soclinux_sdram_bankmachine2_req_ready;
assign soclinux_sdram_bankmachine2_req_we = soclinux_sdram_interface_bank2_we;
assign soclinux_sdram_bankmachine2_req_addr = soclinux_sdram_interface_bank2_addr;
assign soclinux_sdram_interface_bank2_lock = soclinux_sdram_bankmachine2_req_lock;
assign soclinux_sdram_interface_bank2_wdata_ready = soclinux_sdram_bankmachine2_req_wdata_ready;
assign soclinux_sdram_interface_bank2_rdata_valid = soclinux_sdram_bankmachine2_req_rdata_valid;
assign soclinux_sdram_bankmachine3_req_valid = soclinux_sdram_interface_bank3_valid;
assign soclinux_sdram_interface_bank3_ready = soclinux_sdram_bankmachine3_req_ready;
assign soclinux_sdram_bankmachine3_req_we = soclinux_sdram_interface_bank3_we;
assign soclinux_sdram_bankmachine3_req_addr = soclinux_sdram_interface_bank3_addr;
assign soclinux_sdram_interface_bank3_lock = soclinux_sdram_bankmachine3_req_lock;
assign soclinux_sdram_interface_bank3_wdata_ready = soclinux_sdram_bankmachine3_req_wdata_ready;
assign soclinux_sdram_interface_bank3_rdata_valid = soclinux_sdram_bankmachine3_req_rdata_valid;
assign soclinux_sdram_bankmachine4_req_valid = soclinux_sdram_interface_bank4_valid;
assign soclinux_sdram_interface_bank4_ready = soclinux_sdram_bankmachine4_req_ready;
assign soclinux_sdram_bankmachine4_req_we = soclinux_sdram_interface_bank4_we;
assign soclinux_sdram_bankmachine4_req_addr = soclinux_sdram_interface_bank4_addr;
assign soclinux_sdram_interface_bank4_lock = soclinux_sdram_bankmachine4_req_lock;
assign soclinux_sdram_interface_bank4_wdata_ready = soclinux_sdram_bankmachine4_req_wdata_ready;
assign soclinux_sdram_interface_bank4_rdata_valid = soclinux_sdram_bankmachine4_req_rdata_valid;
assign soclinux_sdram_bankmachine5_req_valid = soclinux_sdram_interface_bank5_valid;
assign soclinux_sdram_interface_bank5_ready = soclinux_sdram_bankmachine5_req_ready;
assign soclinux_sdram_bankmachine5_req_we = soclinux_sdram_interface_bank5_we;
assign soclinux_sdram_bankmachine5_req_addr = soclinux_sdram_interface_bank5_addr;
assign soclinux_sdram_interface_bank5_lock = soclinux_sdram_bankmachine5_req_lock;
assign soclinux_sdram_interface_bank5_wdata_ready = soclinux_sdram_bankmachine5_req_wdata_ready;
assign soclinux_sdram_interface_bank5_rdata_valid = soclinux_sdram_bankmachine5_req_rdata_valid;
assign soclinux_sdram_bankmachine6_req_valid = soclinux_sdram_interface_bank6_valid;
assign soclinux_sdram_interface_bank6_ready = soclinux_sdram_bankmachine6_req_ready;
assign soclinux_sdram_bankmachine6_req_we = soclinux_sdram_interface_bank6_we;
assign soclinux_sdram_bankmachine6_req_addr = soclinux_sdram_interface_bank6_addr;
assign soclinux_sdram_interface_bank6_lock = soclinux_sdram_bankmachine6_req_lock;
assign soclinux_sdram_interface_bank6_wdata_ready = soclinux_sdram_bankmachine6_req_wdata_ready;
assign soclinux_sdram_interface_bank6_rdata_valid = soclinux_sdram_bankmachine6_req_rdata_valid;
assign soclinux_sdram_bankmachine7_req_valid = soclinux_sdram_interface_bank7_valid;
assign soclinux_sdram_interface_bank7_ready = soclinux_sdram_bankmachine7_req_ready;
assign soclinux_sdram_bankmachine7_req_we = soclinux_sdram_interface_bank7_we;
assign soclinux_sdram_bankmachine7_req_addr = soclinux_sdram_interface_bank7_addr;
assign soclinux_sdram_interface_bank7_lock = soclinux_sdram_bankmachine7_req_lock;
assign soclinux_sdram_interface_bank7_wdata_ready = soclinux_sdram_bankmachine7_req_wdata_ready;
assign soclinux_sdram_interface_bank7_rdata_valid = soclinux_sdram_bankmachine7_req_rdata_valid;
assign soclinux_sdram_timer_wait = (~soclinux_sdram_timer_done0);
assign soclinux_sdram_postponer_req_i = soclinux_sdram_timer_done0;
assign soclinux_sdram_wants_refresh = soclinux_sdram_postponer_req_o;
assign soclinux_sdram_wants_zqcs = soclinux_sdram_zqcs_timer_done0;
assign soclinux_sdram_zqcs_timer_wait = (~soclinux_sdram_zqcs_executer_done);
assign soclinux_sdram_timer_done1 = (soclinux_sdram_timer_count1 == 1'd0);
assign soclinux_sdram_timer_done0 = soclinux_sdram_timer_done1;
assign soclinux_sdram_timer_count0 = soclinux_sdram_timer_count1;
assign soclinux_sdram_sequencer_start1 = (soclinux_sdram_sequencer_start0 | (soclinux_sdram_sequencer_count != 1'd0));
assign soclinux_sdram_sequencer_done0 = (soclinux_sdram_sequencer_done1 & (soclinux_sdram_sequencer_count == 1'd0));
assign soclinux_sdram_zqcs_timer_done1 = (soclinux_sdram_zqcs_timer_count1 == 1'd0);
assign soclinux_sdram_zqcs_timer_done0 = soclinux_sdram_zqcs_timer_done1;
assign soclinux_sdram_zqcs_timer_count0 = soclinux_sdram_zqcs_timer_count1;
always @(*) begin
    builder_soclinux_refresher_next_state <= 2'd0;
    soclinux_sdram_cmd_last <= 1'd0;
    soclinux_sdram_cmd_valid <= 1'd0;
    soclinux_sdram_sequencer_start0 <= 1'd0;
    soclinux_sdram_zqcs_executer_start <= 1'd0;
    builder_soclinux_refresher_next_state <= builder_soclinux_refresher_state;
    case (builder_soclinux_refresher_state)
        1'd1: begin
            soclinux_sdram_cmd_valid <= 1'd1;
            if (soclinux_sdram_cmd_ready) begin
                soclinux_sdram_sequencer_start0 <= 1'd1;
                builder_soclinux_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            soclinux_sdram_cmd_valid <= 1'd1;
            if (soclinux_sdram_sequencer_done0) begin
                if (soclinux_sdram_wants_zqcs) begin
                    soclinux_sdram_zqcs_executer_start <= 1'd1;
                    builder_soclinux_refresher_next_state <= 2'd3;
                end else begin
                    soclinux_sdram_cmd_valid <= 1'd0;
                    soclinux_sdram_cmd_last <= 1'd1;
                    builder_soclinux_refresher_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            soclinux_sdram_cmd_valid <= 1'd1;
            if (soclinux_sdram_zqcs_executer_done) begin
                soclinux_sdram_cmd_valid <= 1'd0;
                soclinux_sdram_cmd_last <= 1'd1;
                builder_soclinux_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (soclinux_sdram_wants_refresh) begin
                    builder_soclinux_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign soclinux_sdram_bankmachine0_sink_valid = soclinux_sdram_bankmachine0_req_valid;
assign soclinux_sdram_bankmachine0_req_ready = soclinux_sdram_bankmachine0_sink_ready;
assign soclinux_sdram_bankmachine0_sink_payload_we = soclinux_sdram_bankmachine0_req_we;
assign soclinux_sdram_bankmachine0_sink_payload_addr = soclinux_sdram_bankmachine0_req_addr;
assign soclinux_sdram_bankmachine0_sink_sink_valid = soclinux_sdram_bankmachine0_source_valid;
assign soclinux_sdram_bankmachine0_source_ready = soclinux_sdram_bankmachine0_sink_sink_ready;
assign soclinux_sdram_bankmachine0_sink_sink_first = soclinux_sdram_bankmachine0_source_first;
assign soclinux_sdram_bankmachine0_sink_sink_last = soclinux_sdram_bankmachine0_source_last;
assign soclinux_sdram_bankmachine0_sink_sink_payload_we = soclinux_sdram_bankmachine0_source_payload_we;
assign soclinux_sdram_bankmachine0_sink_sink_payload_addr = soclinux_sdram_bankmachine0_source_payload_addr;
assign soclinux_sdram_bankmachine0_source_source_ready = (soclinux_sdram_bankmachine0_req_wdata_ready | soclinux_sdram_bankmachine0_req_rdata_valid);
assign soclinux_sdram_bankmachine0_req_lock = (soclinux_sdram_bankmachine0_source_valid | soclinux_sdram_bankmachine0_source_source_valid);
assign soclinux_sdram_bankmachine0_row_hit = (soclinux_sdram_bankmachine0_row == soclinux_sdram_bankmachine0_source_source_payload_addr[19:7]);
assign soclinux_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    soclinux_sdram_bankmachine0_cmd_payload_a <= 13'd0;
    if (soclinux_sdram_bankmachine0_row_col_n_addr_sel) begin
        soclinux_sdram_bankmachine0_cmd_payload_a <= soclinux_sdram_bankmachine0_source_source_payload_addr[19:7];
    end else begin
        soclinux_sdram_bankmachine0_cmd_payload_a <= ((soclinux_sdram_bankmachine0_auto_precharge <<< 4'd10) | {soclinux_sdram_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soclinux_sdram_bankmachine0_twtpcon_valid = ((soclinux_sdram_bankmachine0_cmd_valid & soclinux_sdram_bankmachine0_cmd_ready) & soclinux_sdram_bankmachine0_cmd_payload_is_write);
assign soclinux_sdram_bankmachine0_trccon_valid = ((soclinux_sdram_bankmachine0_cmd_valid & soclinux_sdram_bankmachine0_cmd_ready) & soclinux_sdram_bankmachine0_row_open);
assign soclinux_sdram_bankmachine0_trascon_valid = ((soclinux_sdram_bankmachine0_cmd_valid & soclinux_sdram_bankmachine0_cmd_ready) & soclinux_sdram_bankmachine0_row_open);
always @(*) begin
    soclinux_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((soclinux_sdram_bankmachine0_source_valid & soclinux_sdram_bankmachine0_source_source_valid)) begin
        if ((soclinux_sdram_bankmachine0_source_payload_addr[19:7] != soclinux_sdram_bankmachine0_source_source_payload_addr[19:7])) begin
            soclinux_sdram_bankmachine0_auto_precharge <= (soclinux_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign soclinux_sdram_bankmachine0_syncfifo0_din = {soclinux_sdram_bankmachine0_fifo_in_last, soclinux_sdram_bankmachine0_fifo_in_first, soclinux_sdram_bankmachine0_fifo_in_payload_addr, soclinux_sdram_bankmachine0_fifo_in_payload_we};
assign {soclinux_sdram_bankmachine0_fifo_out_last, soclinux_sdram_bankmachine0_fifo_out_first, soclinux_sdram_bankmachine0_fifo_out_payload_addr, soclinux_sdram_bankmachine0_fifo_out_payload_we} = soclinux_sdram_bankmachine0_syncfifo0_dout;
assign soclinux_sdram_bankmachine0_sink_ready = soclinux_sdram_bankmachine0_syncfifo0_writable;
assign soclinux_sdram_bankmachine0_syncfifo0_we = soclinux_sdram_bankmachine0_sink_valid;
assign soclinux_sdram_bankmachine0_fifo_in_first = soclinux_sdram_bankmachine0_sink_first;
assign soclinux_sdram_bankmachine0_fifo_in_last = soclinux_sdram_bankmachine0_sink_last;
assign soclinux_sdram_bankmachine0_fifo_in_payload_we = soclinux_sdram_bankmachine0_sink_payload_we;
assign soclinux_sdram_bankmachine0_fifo_in_payload_addr = soclinux_sdram_bankmachine0_sink_payload_addr;
assign soclinux_sdram_bankmachine0_source_valid = soclinux_sdram_bankmachine0_syncfifo0_readable;
assign soclinux_sdram_bankmachine0_source_first = soclinux_sdram_bankmachine0_fifo_out_first;
assign soclinux_sdram_bankmachine0_source_last = soclinux_sdram_bankmachine0_fifo_out_last;
assign soclinux_sdram_bankmachine0_source_payload_we = soclinux_sdram_bankmachine0_fifo_out_payload_we;
assign soclinux_sdram_bankmachine0_source_payload_addr = soclinux_sdram_bankmachine0_fifo_out_payload_addr;
assign soclinux_sdram_bankmachine0_syncfifo0_re = soclinux_sdram_bankmachine0_source_ready;
always @(*) begin
    soclinux_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (soclinux_sdram_bankmachine0_replace) begin
        soclinux_sdram_bankmachine0_wrport_adr <= (soclinux_sdram_bankmachine0_produce - 1'd1);
    end else begin
        soclinux_sdram_bankmachine0_wrport_adr <= soclinux_sdram_bankmachine0_produce;
    end
end
assign soclinux_sdram_bankmachine0_wrport_dat_w = soclinux_sdram_bankmachine0_syncfifo0_din;
assign soclinux_sdram_bankmachine0_wrport_we = (soclinux_sdram_bankmachine0_syncfifo0_we & (soclinux_sdram_bankmachine0_syncfifo0_writable | soclinux_sdram_bankmachine0_replace));
assign soclinux_sdram_bankmachine0_do_read = (soclinux_sdram_bankmachine0_syncfifo0_readable & soclinux_sdram_bankmachine0_syncfifo0_re);
assign soclinux_sdram_bankmachine0_rdport_adr = soclinux_sdram_bankmachine0_consume;
assign soclinux_sdram_bankmachine0_syncfifo0_dout = soclinux_sdram_bankmachine0_rdport_dat_r;
assign soclinux_sdram_bankmachine0_syncfifo0_writable = (soclinux_sdram_bankmachine0_level != 4'd8);
assign soclinux_sdram_bankmachine0_syncfifo0_readable = (soclinux_sdram_bankmachine0_level != 1'd0);
assign soclinux_sdram_bankmachine0_pipe_valid_sink_ready = ((~soclinux_sdram_bankmachine0_pipe_valid_source_valid) | soclinux_sdram_bankmachine0_pipe_valid_source_ready);
assign soclinux_sdram_bankmachine0_pipe_valid_sink_valid = soclinux_sdram_bankmachine0_sink_sink_valid;
assign soclinux_sdram_bankmachine0_sink_sink_ready = soclinux_sdram_bankmachine0_pipe_valid_sink_ready;
assign soclinux_sdram_bankmachine0_pipe_valid_sink_first = soclinux_sdram_bankmachine0_sink_sink_first;
assign soclinux_sdram_bankmachine0_pipe_valid_sink_last = soclinux_sdram_bankmachine0_sink_sink_last;
assign soclinux_sdram_bankmachine0_pipe_valid_sink_payload_we = soclinux_sdram_bankmachine0_sink_sink_payload_we;
assign soclinux_sdram_bankmachine0_pipe_valid_sink_payload_addr = soclinux_sdram_bankmachine0_sink_sink_payload_addr;
assign soclinux_sdram_bankmachine0_source_source_valid = soclinux_sdram_bankmachine0_pipe_valid_source_valid;
assign soclinux_sdram_bankmachine0_pipe_valid_source_ready = soclinux_sdram_bankmachine0_source_source_ready;
assign soclinux_sdram_bankmachine0_source_source_first = soclinux_sdram_bankmachine0_pipe_valid_source_first;
assign soclinux_sdram_bankmachine0_source_source_last = soclinux_sdram_bankmachine0_pipe_valid_source_last;
assign soclinux_sdram_bankmachine0_source_source_payload_we = soclinux_sdram_bankmachine0_pipe_valid_source_payload_we;
assign soclinux_sdram_bankmachine0_source_source_payload_addr = soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    builder_soclinux_bankmachine0_next_state <= 3'd0;
    soclinux_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    soclinux_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    soclinux_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    soclinux_sdram_bankmachine0_cmd_valid <= 1'd0;
    soclinux_sdram_bankmachine0_refresh_gnt <= 1'd0;
    soclinux_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    soclinux_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    soclinux_sdram_bankmachine0_row_close <= 1'd0;
    soclinux_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    soclinux_sdram_bankmachine0_row_open <= 1'd0;
    builder_soclinux_bankmachine0_next_state <= builder_soclinux_bankmachine0_state;
    case (builder_soclinux_bankmachine0_state)
        1'd1: begin
            if ((soclinux_sdram_bankmachine0_twtpcon_ready & soclinux_sdram_bankmachine0_trascon_ready)) begin
                soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (soclinux_sdram_bankmachine0_cmd_ready) begin
                    builder_soclinux_bankmachine0_next_state <= 3'd5;
                end
                soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            soclinux_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soclinux_sdram_bankmachine0_twtpcon_ready & soclinux_sdram_bankmachine0_trascon_ready)) begin
                builder_soclinux_bankmachine0_next_state <= 3'd5;
            end
            soclinux_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (soclinux_sdram_bankmachine0_trccon_ready) begin
                soclinux_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                soclinux_sdram_bankmachine0_row_open <= 1'd1;
                soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
                soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (soclinux_sdram_bankmachine0_cmd_ready) begin
                    builder_soclinux_bankmachine0_next_state <= 3'd6;
                end
                soclinux_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (soclinux_sdram_bankmachine0_twtpcon_ready) begin
                soclinux_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            soclinux_sdram_bankmachine0_row_close <= 1'd1;
            soclinux_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~soclinux_sdram_bankmachine0_refresh_req)) begin
                builder_soclinux_bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine0_next_state <= 2'd3;
        end
        3'd6: begin
            builder_soclinux_bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (soclinux_sdram_bankmachine0_refresh_req) begin
                builder_soclinux_bankmachine0_next_state <= 3'd4;
            end else begin
                if (soclinux_sdram_bankmachine0_source_source_valid) begin
                    if (soclinux_sdram_bankmachine0_row_opened) begin
                        if (soclinux_sdram_bankmachine0_row_hit) begin
                            soclinux_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (soclinux_sdram_bankmachine0_source_source_payload_we) begin
                                soclinux_sdram_bankmachine0_req_wdata_ready <= soclinux_sdram_bankmachine0_cmd_ready;
                                soclinux_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                soclinux_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                soclinux_sdram_bankmachine0_req_rdata_valid <= soclinux_sdram_bankmachine0_cmd_ready;
                                soclinux_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            soclinux_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((soclinux_sdram_bankmachine0_cmd_ready & soclinux_sdram_bankmachine0_auto_precharge)) begin
                                builder_soclinux_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign soclinux_sdram_bankmachine1_sink_valid = soclinux_sdram_bankmachine1_req_valid;
assign soclinux_sdram_bankmachine1_req_ready = soclinux_sdram_bankmachine1_sink_ready;
assign soclinux_sdram_bankmachine1_sink_payload_we = soclinux_sdram_bankmachine1_req_we;
assign soclinux_sdram_bankmachine1_sink_payload_addr = soclinux_sdram_bankmachine1_req_addr;
assign soclinux_sdram_bankmachine1_sink_sink_valid = soclinux_sdram_bankmachine1_source_valid;
assign soclinux_sdram_bankmachine1_source_ready = soclinux_sdram_bankmachine1_sink_sink_ready;
assign soclinux_sdram_bankmachine1_sink_sink_first = soclinux_sdram_bankmachine1_source_first;
assign soclinux_sdram_bankmachine1_sink_sink_last = soclinux_sdram_bankmachine1_source_last;
assign soclinux_sdram_bankmachine1_sink_sink_payload_we = soclinux_sdram_bankmachine1_source_payload_we;
assign soclinux_sdram_bankmachine1_sink_sink_payload_addr = soclinux_sdram_bankmachine1_source_payload_addr;
assign soclinux_sdram_bankmachine1_source_source_ready = (soclinux_sdram_bankmachine1_req_wdata_ready | soclinux_sdram_bankmachine1_req_rdata_valid);
assign soclinux_sdram_bankmachine1_req_lock = (soclinux_sdram_bankmachine1_source_valid | soclinux_sdram_bankmachine1_source_source_valid);
assign soclinux_sdram_bankmachine1_row_hit = (soclinux_sdram_bankmachine1_row == soclinux_sdram_bankmachine1_source_source_payload_addr[19:7]);
assign soclinux_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    soclinux_sdram_bankmachine1_cmd_payload_a <= 13'd0;
    if (soclinux_sdram_bankmachine1_row_col_n_addr_sel) begin
        soclinux_sdram_bankmachine1_cmd_payload_a <= soclinux_sdram_bankmachine1_source_source_payload_addr[19:7];
    end else begin
        soclinux_sdram_bankmachine1_cmd_payload_a <= ((soclinux_sdram_bankmachine1_auto_precharge <<< 4'd10) | {soclinux_sdram_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soclinux_sdram_bankmachine1_twtpcon_valid = ((soclinux_sdram_bankmachine1_cmd_valid & soclinux_sdram_bankmachine1_cmd_ready) & soclinux_sdram_bankmachine1_cmd_payload_is_write);
assign soclinux_sdram_bankmachine1_trccon_valid = ((soclinux_sdram_bankmachine1_cmd_valid & soclinux_sdram_bankmachine1_cmd_ready) & soclinux_sdram_bankmachine1_row_open);
assign soclinux_sdram_bankmachine1_trascon_valid = ((soclinux_sdram_bankmachine1_cmd_valid & soclinux_sdram_bankmachine1_cmd_ready) & soclinux_sdram_bankmachine1_row_open);
always @(*) begin
    soclinux_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((soclinux_sdram_bankmachine1_source_valid & soclinux_sdram_bankmachine1_source_source_valid)) begin
        if ((soclinux_sdram_bankmachine1_source_payload_addr[19:7] != soclinux_sdram_bankmachine1_source_source_payload_addr[19:7])) begin
            soclinux_sdram_bankmachine1_auto_precharge <= (soclinux_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign soclinux_sdram_bankmachine1_syncfifo1_din = {soclinux_sdram_bankmachine1_fifo_in_last, soclinux_sdram_bankmachine1_fifo_in_first, soclinux_sdram_bankmachine1_fifo_in_payload_addr, soclinux_sdram_bankmachine1_fifo_in_payload_we};
assign {soclinux_sdram_bankmachine1_fifo_out_last, soclinux_sdram_bankmachine1_fifo_out_first, soclinux_sdram_bankmachine1_fifo_out_payload_addr, soclinux_sdram_bankmachine1_fifo_out_payload_we} = soclinux_sdram_bankmachine1_syncfifo1_dout;
assign soclinux_sdram_bankmachine1_sink_ready = soclinux_sdram_bankmachine1_syncfifo1_writable;
assign soclinux_sdram_bankmachine1_syncfifo1_we = soclinux_sdram_bankmachine1_sink_valid;
assign soclinux_sdram_bankmachine1_fifo_in_first = soclinux_sdram_bankmachine1_sink_first;
assign soclinux_sdram_bankmachine1_fifo_in_last = soclinux_sdram_bankmachine1_sink_last;
assign soclinux_sdram_bankmachine1_fifo_in_payload_we = soclinux_sdram_bankmachine1_sink_payload_we;
assign soclinux_sdram_bankmachine1_fifo_in_payload_addr = soclinux_sdram_bankmachine1_sink_payload_addr;
assign soclinux_sdram_bankmachine1_source_valid = soclinux_sdram_bankmachine1_syncfifo1_readable;
assign soclinux_sdram_bankmachine1_source_first = soclinux_sdram_bankmachine1_fifo_out_first;
assign soclinux_sdram_bankmachine1_source_last = soclinux_sdram_bankmachine1_fifo_out_last;
assign soclinux_sdram_bankmachine1_source_payload_we = soclinux_sdram_bankmachine1_fifo_out_payload_we;
assign soclinux_sdram_bankmachine1_source_payload_addr = soclinux_sdram_bankmachine1_fifo_out_payload_addr;
assign soclinux_sdram_bankmachine1_syncfifo1_re = soclinux_sdram_bankmachine1_source_ready;
always @(*) begin
    soclinux_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (soclinux_sdram_bankmachine1_replace) begin
        soclinux_sdram_bankmachine1_wrport_adr <= (soclinux_sdram_bankmachine1_produce - 1'd1);
    end else begin
        soclinux_sdram_bankmachine1_wrport_adr <= soclinux_sdram_bankmachine1_produce;
    end
end
assign soclinux_sdram_bankmachine1_wrport_dat_w = soclinux_sdram_bankmachine1_syncfifo1_din;
assign soclinux_sdram_bankmachine1_wrport_we = (soclinux_sdram_bankmachine1_syncfifo1_we & (soclinux_sdram_bankmachine1_syncfifo1_writable | soclinux_sdram_bankmachine1_replace));
assign soclinux_sdram_bankmachine1_do_read = (soclinux_sdram_bankmachine1_syncfifo1_readable & soclinux_sdram_bankmachine1_syncfifo1_re);
assign soclinux_sdram_bankmachine1_rdport_adr = soclinux_sdram_bankmachine1_consume;
assign soclinux_sdram_bankmachine1_syncfifo1_dout = soclinux_sdram_bankmachine1_rdport_dat_r;
assign soclinux_sdram_bankmachine1_syncfifo1_writable = (soclinux_sdram_bankmachine1_level != 4'd8);
assign soclinux_sdram_bankmachine1_syncfifo1_readable = (soclinux_sdram_bankmachine1_level != 1'd0);
assign soclinux_sdram_bankmachine1_pipe_valid_sink_ready = ((~soclinux_sdram_bankmachine1_pipe_valid_source_valid) | soclinux_sdram_bankmachine1_pipe_valid_source_ready);
assign soclinux_sdram_bankmachine1_pipe_valid_sink_valid = soclinux_sdram_bankmachine1_sink_sink_valid;
assign soclinux_sdram_bankmachine1_sink_sink_ready = soclinux_sdram_bankmachine1_pipe_valid_sink_ready;
assign soclinux_sdram_bankmachine1_pipe_valid_sink_first = soclinux_sdram_bankmachine1_sink_sink_first;
assign soclinux_sdram_bankmachine1_pipe_valid_sink_last = soclinux_sdram_bankmachine1_sink_sink_last;
assign soclinux_sdram_bankmachine1_pipe_valid_sink_payload_we = soclinux_sdram_bankmachine1_sink_sink_payload_we;
assign soclinux_sdram_bankmachine1_pipe_valid_sink_payload_addr = soclinux_sdram_bankmachine1_sink_sink_payload_addr;
assign soclinux_sdram_bankmachine1_source_source_valid = soclinux_sdram_bankmachine1_pipe_valid_source_valid;
assign soclinux_sdram_bankmachine1_pipe_valid_source_ready = soclinux_sdram_bankmachine1_source_source_ready;
assign soclinux_sdram_bankmachine1_source_source_first = soclinux_sdram_bankmachine1_pipe_valid_source_first;
assign soclinux_sdram_bankmachine1_source_source_last = soclinux_sdram_bankmachine1_pipe_valid_source_last;
assign soclinux_sdram_bankmachine1_source_source_payload_we = soclinux_sdram_bankmachine1_pipe_valid_source_payload_we;
assign soclinux_sdram_bankmachine1_source_source_payload_addr = soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    builder_soclinux_bankmachine1_next_state <= 3'd0;
    soclinux_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    soclinux_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    soclinux_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    soclinux_sdram_bankmachine1_cmd_valid <= 1'd0;
    soclinux_sdram_bankmachine1_refresh_gnt <= 1'd0;
    soclinux_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    soclinux_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    soclinux_sdram_bankmachine1_row_close <= 1'd0;
    soclinux_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    soclinux_sdram_bankmachine1_row_open <= 1'd0;
    builder_soclinux_bankmachine1_next_state <= builder_soclinux_bankmachine1_state;
    case (builder_soclinux_bankmachine1_state)
        1'd1: begin
            if ((soclinux_sdram_bankmachine1_twtpcon_ready & soclinux_sdram_bankmachine1_trascon_ready)) begin
                soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (soclinux_sdram_bankmachine1_cmd_ready) begin
                    builder_soclinux_bankmachine1_next_state <= 3'd5;
                end
                soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            soclinux_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soclinux_sdram_bankmachine1_twtpcon_ready & soclinux_sdram_bankmachine1_trascon_ready)) begin
                builder_soclinux_bankmachine1_next_state <= 3'd5;
            end
            soclinux_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (soclinux_sdram_bankmachine1_trccon_ready) begin
                soclinux_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                soclinux_sdram_bankmachine1_row_open <= 1'd1;
                soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
                soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (soclinux_sdram_bankmachine1_cmd_ready) begin
                    builder_soclinux_bankmachine1_next_state <= 3'd6;
                end
                soclinux_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (soclinux_sdram_bankmachine1_twtpcon_ready) begin
                soclinux_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            soclinux_sdram_bankmachine1_row_close <= 1'd1;
            soclinux_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~soclinux_sdram_bankmachine1_refresh_req)) begin
                builder_soclinux_bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine1_next_state <= 2'd3;
        end
        3'd6: begin
            builder_soclinux_bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (soclinux_sdram_bankmachine1_refresh_req) begin
                builder_soclinux_bankmachine1_next_state <= 3'd4;
            end else begin
                if (soclinux_sdram_bankmachine1_source_source_valid) begin
                    if (soclinux_sdram_bankmachine1_row_opened) begin
                        if (soclinux_sdram_bankmachine1_row_hit) begin
                            soclinux_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (soclinux_sdram_bankmachine1_source_source_payload_we) begin
                                soclinux_sdram_bankmachine1_req_wdata_ready <= soclinux_sdram_bankmachine1_cmd_ready;
                                soclinux_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                soclinux_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                soclinux_sdram_bankmachine1_req_rdata_valid <= soclinux_sdram_bankmachine1_cmd_ready;
                                soclinux_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            soclinux_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((soclinux_sdram_bankmachine1_cmd_ready & soclinux_sdram_bankmachine1_auto_precharge)) begin
                                builder_soclinux_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign soclinux_sdram_bankmachine2_sink_valid = soclinux_sdram_bankmachine2_req_valid;
assign soclinux_sdram_bankmachine2_req_ready = soclinux_sdram_bankmachine2_sink_ready;
assign soclinux_sdram_bankmachine2_sink_payload_we = soclinux_sdram_bankmachine2_req_we;
assign soclinux_sdram_bankmachine2_sink_payload_addr = soclinux_sdram_bankmachine2_req_addr;
assign soclinux_sdram_bankmachine2_sink_sink_valid = soclinux_sdram_bankmachine2_source_valid;
assign soclinux_sdram_bankmachine2_source_ready = soclinux_sdram_bankmachine2_sink_sink_ready;
assign soclinux_sdram_bankmachine2_sink_sink_first = soclinux_sdram_bankmachine2_source_first;
assign soclinux_sdram_bankmachine2_sink_sink_last = soclinux_sdram_bankmachine2_source_last;
assign soclinux_sdram_bankmachine2_sink_sink_payload_we = soclinux_sdram_bankmachine2_source_payload_we;
assign soclinux_sdram_bankmachine2_sink_sink_payload_addr = soclinux_sdram_bankmachine2_source_payload_addr;
assign soclinux_sdram_bankmachine2_source_source_ready = (soclinux_sdram_bankmachine2_req_wdata_ready | soclinux_sdram_bankmachine2_req_rdata_valid);
assign soclinux_sdram_bankmachine2_req_lock = (soclinux_sdram_bankmachine2_source_valid | soclinux_sdram_bankmachine2_source_source_valid);
assign soclinux_sdram_bankmachine2_row_hit = (soclinux_sdram_bankmachine2_row == soclinux_sdram_bankmachine2_source_source_payload_addr[19:7]);
assign soclinux_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    soclinux_sdram_bankmachine2_cmd_payload_a <= 13'd0;
    if (soclinux_sdram_bankmachine2_row_col_n_addr_sel) begin
        soclinux_sdram_bankmachine2_cmd_payload_a <= soclinux_sdram_bankmachine2_source_source_payload_addr[19:7];
    end else begin
        soclinux_sdram_bankmachine2_cmd_payload_a <= ((soclinux_sdram_bankmachine2_auto_precharge <<< 4'd10) | {soclinux_sdram_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soclinux_sdram_bankmachine2_twtpcon_valid = ((soclinux_sdram_bankmachine2_cmd_valid & soclinux_sdram_bankmachine2_cmd_ready) & soclinux_sdram_bankmachine2_cmd_payload_is_write);
assign soclinux_sdram_bankmachine2_trccon_valid = ((soclinux_sdram_bankmachine2_cmd_valid & soclinux_sdram_bankmachine2_cmd_ready) & soclinux_sdram_bankmachine2_row_open);
assign soclinux_sdram_bankmachine2_trascon_valid = ((soclinux_sdram_bankmachine2_cmd_valid & soclinux_sdram_bankmachine2_cmd_ready) & soclinux_sdram_bankmachine2_row_open);
always @(*) begin
    soclinux_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((soclinux_sdram_bankmachine2_source_valid & soclinux_sdram_bankmachine2_source_source_valid)) begin
        if ((soclinux_sdram_bankmachine2_source_payload_addr[19:7] != soclinux_sdram_bankmachine2_source_source_payload_addr[19:7])) begin
            soclinux_sdram_bankmachine2_auto_precharge <= (soclinux_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign soclinux_sdram_bankmachine2_syncfifo2_din = {soclinux_sdram_bankmachine2_fifo_in_last, soclinux_sdram_bankmachine2_fifo_in_first, soclinux_sdram_bankmachine2_fifo_in_payload_addr, soclinux_sdram_bankmachine2_fifo_in_payload_we};
assign {soclinux_sdram_bankmachine2_fifo_out_last, soclinux_sdram_bankmachine2_fifo_out_first, soclinux_sdram_bankmachine2_fifo_out_payload_addr, soclinux_sdram_bankmachine2_fifo_out_payload_we} = soclinux_sdram_bankmachine2_syncfifo2_dout;
assign soclinux_sdram_bankmachine2_sink_ready = soclinux_sdram_bankmachine2_syncfifo2_writable;
assign soclinux_sdram_bankmachine2_syncfifo2_we = soclinux_sdram_bankmachine2_sink_valid;
assign soclinux_sdram_bankmachine2_fifo_in_first = soclinux_sdram_bankmachine2_sink_first;
assign soclinux_sdram_bankmachine2_fifo_in_last = soclinux_sdram_bankmachine2_sink_last;
assign soclinux_sdram_bankmachine2_fifo_in_payload_we = soclinux_sdram_bankmachine2_sink_payload_we;
assign soclinux_sdram_bankmachine2_fifo_in_payload_addr = soclinux_sdram_bankmachine2_sink_payload_addr;
assign soclinux_sdram_bankmachine2_source_valid = soclinux_sdram_bankmachine2_syncfifo2_readable;
assign soclinux_sdram_bankmachine2_source_first = soclinux_sdram_bankmachine2_fifo_out_first;
assign soclinux_sdram_bankmachine2_source_last = soclinux_sdram_bankmachine2_fifo_out_last;
assign soclinux_sdram_bankmachine2_source_payload_we = soclinux_sdram_bankmachine2_fifo_out_payload_we;
assign soclinux_sdram_bankmachine2_source_payload_addr = soclinux_sdram_bankmachine2_fifo_out_payload_addr;
assign soclinux_sdram_bankmachine2_syncfifo2_re = soclinux_sdram_bankmachine2_source_ready;
always @(*) begin
    soclinux_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (soclinux_sdram_bankmachine2_replace) begin
        soclinux_sdram_bankmachine2_wrport_adr <= (soclinux_sdram_bankmachine2_produce - 1'd1);
    end else begin
        soclinux_sdram_bankmachine2_wrport_adr <= soclinux_sdram_bankmachine2_produce;
    end
end
assign soclinux_sdram_bankmachine2_wrport_dat_w = soclinux_sdram_bankmachine2_syncfifo2_din;
assign soclinux_sdram_bankmachine2_wrport_we = (soclinux_sdram_bankmachine2_syncfifo2_we & (soclinux_sdram_bankmachine2_syncfifo2_writable | soclinux_sdram_bankmachine2_replace));
assign soclinux_sdram_bankmachine2_do_read = (soclinux_sdram_bankmachine2_syncfifo2_readable & soclinux_sdram_bankmachine2_syncfifo2_re);
assign soclinux_sdram_bankmachine2_rdport_adr = soclinux_sdram_bankmachine2_consume;
assign soclinux_sdram_bankmachine2_syncfifo2_dout = soclinux_sdram_bankmachine2_rdport_dat_r;
assign soclinux_sdram_bankmachine2_syncfifo2_writable = (soclinux_sdram_bankmachine2_level != 4'd8);
assign soclinux_sdram_bankmachine2_syncfifo2_readable = (soclinux_sdram_bankmachine2_level != 1'd0);
assign soclinux_sdram_bankmachine2_pipe_valid_sink_ready = ((~soclinux_sdram_bankmachine2_pipe_valid_source_valid) | soclinux_sdram_bankmachine2_pipe_valid_source_ready);
assign soclinux_sdram_bankmachine2_pipe_valid_sink_valid = soclinux_sdram_bankmachine2_sink_sink_valid;
assign soclinux_sdram_bankmachine2_sink_sink_ready = soclinux_sdram_bankmachine2_pipe_valid_sink_ready;
assign soclinux_sdram_bankmachine2_pipe_valid_sink_first = soclinux_sdram_bankmachine2_sink_sink_first;
assign soclinux_sdram_bankmachine2_pipe_valid_sink_last = soclinux_sdram_bankmachine2_sink_sink_last;
assign soclinux_sdram_bankmachine2_pipe_valid_sink_payload_we = soclinux_sdram_bankmachine2_sink_sink_payload_we;
assign soclinux_sdram_bankmachine2_pipe_valid_sink_payload_addr = soclinux_sdram_bankmachine2_sink_sink_payload_addr;
assign soclinux_sdram_bankmachine2_source_source_valid = soclinux_sdram_bankmachine2_pipe_valid_source_valid;
assign soclinux_sdram_bankmachine2_pipe_valid_source_ready = soclinux_sdram_bankmachine2_source_source_ready;
assign soclinux_sdram_bankmachine2_source_source_first = soclinux_sdram_bankmachine2_pipe_valid_source_first;
assign soclinux_sdram_bankmachine2_source_source_last = soclinux_sdram_bankmachine2_pipe_valid_source_last;
assign soclinux_sdram_bankmachine2_source_source_payload_we = soclinux_sdram_bankmachine2_pipe_valid_source_payload_we;
assign soclinux_sdram_bankmachine2_source_source_payload_addr = soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    builder_soclinux_bankmachine2_next_state <= 3'd0;
    soclinux_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    soclinux_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    soclinux_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    soclinux_sdram_bankmachine2_cmd_valid <= 1'd0;
    soclinux_sdram_bankmachine2_refresh_gnt <= 1'd0;
    soclinux_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    soclinux_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    soclinux_sdram_bankmachine2_row_close <= 1'd0;
    soclinux_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    soclinux_sdram_bankmachine2_row_open <= 1'd0;
    builder_soclinux_bankmachine2_next_state <= builder_soclinux_bankmachine2_state;
    case (builder_soclinux_bankmachine2_state)
        1'd1: begin
            if ((soclinux_sdram_bankmachine2_twtpcon_ready & soclinux_sdram_bankmachine2_trascon_ready)) begin
                soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (soclinux_sdram_bankmachine2_cmd_ready) begin
                    builder_soclinux_bankmachine2_next_state <= 3'd5;
                end
                soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            soclinux_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soclinux_sdram_bankmachine2_twtpcon_ready & soclinux_sdram_bankmachine2_trascon_ready)) begin
                builder_soclinux_bankmachine2_next_state <= 3'd5;
            end
            soclinux_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (soclinux_sdram_bankmachine2_trccon_ready) begin
                soclinux_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                soclinux_sdram_bankmachine2_row_open <= 1'd1;
                soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
                soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (soclinux_sdram_bankmachine2_cmd_ready) begin
                    builder_soclinux_bankmachine2_next_state <= 3'd6;
                end
                soclinux_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (soclinux_sdram_bankmachine2_twtpcon_ready) begin
                soclinux_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            soclinux_sdram_bankmachine2_row_close <= 1'd1;
            soclinux_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~soclinux_sdram_bankmachine2_refresh_req)) begin
                builder_soclinux_bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine2_next_state <= 2'd3;
        end
        3'd6: begin
            builder_soclinux_bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (soclinux_sdram_bankmachine2_refresh_req) begin
                builder_soclinux_bankmachine2_next_state <= 3'd4;
            end else begin
                if (soclinux_sdram_bankmachine2_source_source_valid) begin
                    if (soclinux_sdram_bankmachine2_row_opened) begin
                        if (soclinux_sdram_bankmachine2_row_hit) begin
                            soclinux_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (soclinux_sdram_bankmachine2_source_source_payload_we) begin
                                soclinux_sdram_bankmachine2_req_wdata_ready <= soclinux_sdram_bankmachine2_cmd_ready;
                                soclinux_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                soclinux_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                soclinux_sdram_bankmachine2_req_rdata_valid <= soclinux_sdram_bankmachine2_cmd_ready;
                                soclinux_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            soclinux_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((soclinux_sdram_bankmachine2_cmd_ready & soclinux_sdram_bankmachine2_auto_precharge)) begin
                                builder_soclinux_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign soclinux_sdram_bankmachine3_sink_valid = soclinux_sdram_bankmachine3_req_valid;
assign soclinux_sdram_bankmachine3_req_ready = soclinux_sdram_bankmachine3_sink_ready;
assign soclinux_sdram_bankmachine3_sink_payload_we = soclinux_sdram_bankmachine3_req_we;
assign soclinux_sdram_bankmachine3_sink_payload_addr = soclinux_sdram_bankmachine3_req_addr;
assign soclinux_sdram_bankmachine3_sink_sink_valid = soclinux_sdram_bankmachine3_source_valid;
assign soclinux_sdram_bankmachine3_source_ready = soclinux_sdram_bankmachine3_sink_sink_ready;
assign soclinux_sdram_bankmachine3_sink_sink_first = soclinux_sdram_bankmachine3_source_first;
assign soclinux_sdram_bankmachine3_sink_sink_last = soclinux_sdram_bankmachine3_source_last;
assign soclinux_sdram_bankmachine3_sink_sink_payload_we = soclinux_sdram_bankmachine3_source_payload_we;
assign soclinux_sdram_bankmachine3_sink_sink_payload_addr = soclinux_sdram_bankmachine3_source_payload_addr;
assign soclinux_sdram_bankmachine3_source_source_ready = (soclinux_sdram_bankmachine3_req_wdata_ready | soclinux_sdram_bankmachine3_req_rdata_valid);
assign soclinux_sdram_bankmachine3_req_lock = (soclinux_sdram_bankmachine3_source_valid | soclinux_sdram_bankmachine3_source_source_valid);
assign soclinux_sdram_bankmachine3_row_hit = (soclinux_sdram_bankmachine3_row == soclinux_sdram_bankmachine3_source_source_payload_addr[19:7]);
assign soclinux_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    soclinux_sdram_bankmachine3_cmd_payload_a <= 13'd0;
    if (soclinux_sdram_bankmachine3_row_col_n_addr_sel) begin
        soclinux_sdram_bankmachine3_cmd_payload_a <= soclinux_sdram_bankmachine3_source_source_payload_addr[19:7];
    end else begin
        soclinux_sdram_bankmachine3_cmd_payload_a <= ((soclinux_sdram_bankmachine3_auto_precharge <<< 4'd10) | {soclinux_sdram_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soclinux_sdram_bankmachine3_twtpcon_valid = ((soclinux_sdram_bankmachine3_cmd_valid & soclinux_sdram_bankmachine3_cmd_ready) & soclinux_sdram_bankmachine3_cmd_payload_is_write);
assign soclinux_sdram_bankmachine3_trccon_valid = ((soclinux_sdram_bankmachine3_cmd_valid & soclinux_sdram_bankmachine3_cmd_ready) & soclinux_sdram_bankmachine3_row_open);
assign soclinux_sdram_bankmachine3_trascon_valid = ((soclinux_sdram_bankmachine3_cmd_valid & soclinux_sdram_bankmachine3_cmd_ready) & soclinux_sdram_bankmachine3_row_open);
always @(*) begin
    soclinux_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((soclinux_sdram_bankmachine3_source_valid & soclinux_sdram_bankmachine3_source_source_valid)) begin
        if ((soclinux_sdram_bankmachine3_source_payload_addr[19:7] != soclinux_sdram_bankmachine3_source_source_payload_addr[19:7])) begin
            soclinux_sdram_bankmachine3_auto_precharge <= (soclinux_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign soclinux_sdram_bankmachine3_syncfifo3_din = {soclinux_sdram_bankmachine3_fifo_in_last, soclinux_sdram_bankmachine3_fifo_in_first, soclinux_sdram_bankmachine3_fifo_in_payload_addr, soclinux_sdram_bankmachine3_fifo_in_payload_we};
assign {soclinux_sdram_bankmachine3_fifo_out_last, soclinux_sdram_bankmachine3_fifo_out_first, soclinux_sdram_bankmachine3_fifo_out_payload_addr, soclinux_sdram_bankmachine3_fifo_out_payload_we} = soclinux_sdram_bankmachine3_syncfifo3_dout;
assign soclinux_sdram_bankmachine3_sink_ready = soclinux_sdram_bankmachine3_syncfifo3_writable;
assign soclinux_sdram_bankmachine3_syncfifo3_we = soclinux_sdram_bankmachine3_sink_valid;
assign soclinux_sdram_bankmachine3_fifo_in_first = soclinux_sdram_bankmachine3_sink_first;
assign soclinux_sdram_bankmachine3_fifo_in_last = soclinux_sdram_bankmachine3_sink_last;
assign soclinux_sdram_bankmachine3_fifo_in_payload_we = soclinux_sdram_bankmachine3_sink_payload_we;
assign soclinux_sdram_bankmachine3_fifo_in_payload_addr = soclinux_sdram_bankmachine3_sink_payload_addr;
assign soclinux_sdram_bankmachine3_source_valid = soclinux_sdram_bankmachine3_syncfifo3_readable;
assign soclinux_sdram_bankmachine3_source_first = soclinux_sdram_bankmachine3_fifo_out_first;
assign soclinux_sdram_bankmachine3_source_last = soclinux_sdram_bankmachine3_fifo_out_last;
assign soclinux_sdram_bankmachine3_source_payload_we = soclinux_sdram_bankmachine3_fifo_out_payload_we;
assign soclinux_sdram_bankmachine3_source_payload_addr = soclinux_sdram_bankmachine3_fifo_out_payload_addr;
assign soclinux_sdram_bankmachine3_syncfifo3_re = soclinux_sdram_bankmachine3_source_ready;
always @(*) begin
    soclinux_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (soclinux_sdram_bankmachine3_replace) begin
        soclinux_sdram_bankmachine3_wrport_adr <= (soclinux_sdram_bankmachine3_produce - 1'd1);
    end else begin
        soclinux_sdram_bankmachine3_wrport_adr <= soclinux_sdram_bankmachine3_produce;
    end
end
assign soclinux_sdram_bankmachine3_wrport_dat_w = soclinux_sdram_bankmachine3_syncfifo3_din;
assign soclinux_sdram_bankmachine3_wrport_we = (soclinux_sdram_bankmachine3_syncfifo3_we & (soclinux_sdram_bankmachine3_syncfifo3_writable | soclinux_sdram_bankmachine3_replace));
assign soclinux_sdram_bankmachine3_do_read = (soclinux_sdram_bankmachine3_syncfifo3_readable & soclinux_sdram_bankmachine3_syncfifo3_re);
assign soclinux_sdram_bankmachine3_rdport_adr = soclinux_sdram_bankmachine3_consume;
assign soclinux_sdram_bankmachine3_syncfifo3_dout = soclinux_sdram_bankmachine3_rdport_dat_r;
assign soclinux_sdram_bankmachine3_syncfifo3_writable = (soclinux_sdram_bankmachine3_level != 4'd8);
assign soclinux_sdram_bankmachine3_syncfifo3_readable = (soclinux_sdram_bankmachine3_level != 1'd0);
assign soclinux_sdram_bankmachine3_pipe_valid_sink_ready = ((~soclinux_sdram_bankmachine3_pipe_valid_source_valid) | soclinux_sdram_bankmachine3_pipe_valid_source_ready);
assign soclinux_sdram_bankmachine3_pipe_valid_sink_valid = soclinux_sdram_bankmachine3_sink_sink_valid;
assign soclinux_sdram_bankmachine3_sink_sink_ready = soclinux_sdram_bankmachine3_pipe_valid_sink_ready;
assign soclinux_sdram_bankmachine3_pipe_valid_sink_first = soclinux_sdram_bankmachine3_sink_sink_first;
assign soclinux_sdram_bankmachine3_pipe_valid_sink_last = soclinux_sdram_bankmachine3_sink_sink_last;
assign soclinux_sdram_bankmachine3_pipe_valid_sink_payload_we = soclinux_sdram_bankmachine3_sink_sink_payload_we;
assign soclinux_sdram_bankmachine3_pipe_valid_sink_payload_addr = soclinux_sdram_bankmachine3_sink_sink_payload_addr;
assign soclinux_sdram_bankmachine3_source_source_valid = soclinux_sdram_bankmachine3_pipe_valid_source_valid;
assign soclinux_sdram_bankmachine3_pipe_valid_source_ready = soclinux_sdram_bankmachine3_source_source_ready;
assign soclinux_sdram_bankmachine3_source_source_first = soclinux_sdram_bankmachine3_pipe_valid_source_first;
assign soclinux_sdram_bankmachine3_source_source_last = soclinux_sdram_bankmachine3_pipe_valid_source_last;
assign soclinux_sdram_bankmachine3_source_source_payload_we = soclinux_sdram_bankmachine3_pipe_valid_source_payload_we;
assign soclinux_sdram_bankmachine3_source_source_payload_addr = soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    builder_soclinux_bankmachine3_next_state <= 3'd0;
    soclinux_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    soclinux_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    soclinux_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    soclinux_sdram_bankmachine3_cmd_valid <= 1'd0;
    soclinux_sdram_bankmachine3_refresh_gnt <= 1'd0;
    soclinux_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    soclinux_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    soclinux_sdram_bankmachine3_row_close <= 1'd0;
    soclinux_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    soclinux_sdram_bankmachine3_row_open <= 1'd0;
    builder_soclinux_bankmachine3_next_state <= builder_soclinux_bankmachine3_state;
    case (builder_soclinux_bankmachine3_state)
        1'd1: begin
            if ((soclinux_sdram_bankmachine3_twtpcon_ready & soclinux_sdram_bankmachine3_trascon_ready)) begin
                soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (soclinux_sdram_bankmachine3_cmd_ready) begin
                    builder_soclinux_bankmachine3_next_state <= 3'd5;
                end
                soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            soclinux_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soclinux_sdram_bankmachine3_twtpcon_ready & soclinux_sdram_bankmachine3_trascon_ready)) begin
                builder_soclinux_bankmachine3_next_state <= 3'd5;
            end
            soclinux_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (soclinux_sdram_bankmachine3_trccon_ready) begin
                soclinux_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                soclinux_sdram_bankmachine3_row_open <= 1'd1;
                soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
                soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (soclinux_sdram_bankmachine3_cmd_ready) begin
                    builder_soclinux_bankmachine3_next_state <= 3'd6;
                end
                soclinux_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (soclinux_sdram_bankmachine3_twtpcon_ready) begin
                soclinux_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            soclinux_sdram_bankmachine3_row_close <= 1'd1;
            soclinux_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~soclinux_sdram_bankmachine3_refresh_req)) begin
                builder_soclinux_bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine3_next_state <= 2'd3;
        end
        3'd6: begin
            builder_soclinux_bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (soclinux_sdram_bankmachine3_refresh_req) begin
                builder_soclinux_bankmachine3_next_state <= 3'd4;
            end else begin
                if (soclinux_sdram_bankmachine3_source_source_valid) begin
                    if (soclinux_sdram_bankmachine3_row_opened) begin
                        if (soclinux_sdram_bankmachine3_row_hit) begin
                            soclinux_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (soclinux_sdram_bankmachine3_source_source_payload_we) begin
                                soclinux_sdram_bankmachine3_req_wdata_ready <= soclinux_sdram_bankmachine3_cmd_ready;
                                soclinux_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                soclinux_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                soclinux_sdram_bankmachine3_req_rdata_valid <= soclinux_sdram_bankmachine3_cmd_ready;
                                soclinux_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            soclinux_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((soclinux_sdram_bankmachine3_cmd_ready & soclinux_sdram_bankmachine3_auto_precharge)) begin
                                builder_soclinux_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign soclinux_sdram_bankmachine4_sink_valid = soclinux_sdram_bankmachine4_req_valid;
assign soclinux_sdram_bankmachine4_req_ready = soclinux_sdram_bankmachine4_sink_ready;
assign soclinux_sdram_bankmachine4_sink_payload_we = soclinux_sdram_bankmachine4_req_we;
assign soclinux_sdram_bankmachine4_sink_payload_addr = soclinux_sdram_bankmachine4_req_addr;
assign soclinux_sdram_bankmachine4_sink_sink_valid = soclinux_sdram_bankmachine4_source_valid;
assign soclinux_sdram_bankmachine4_source_ready = soclinux_sdram_bankmachine4_sink_sink_ready;
assign soclinux_sdram_bankmachine4_sink_sink_first = soclinux_sdram_bankmachine4_source_first;
assign soclinux_sdram_bankmachine4_sink_sink_last = soclinux_sdram_bankmachine4_source_last;
assign soclinux_sdram_bankmachine4_sink_sink_payload_we = soclinux_sdram_bankmachine4_source_payload_we;
assign soclinux_sdram_bankmachine4_sink_sink_payload_addr = soclinux_sdram_bankmachine4_source_payload_addr;
assign soclinux_sdram_bankmachine4_source_source_ready = (soclinux_sdram_bankmachine4_req_wdata_ready | soclinux_sdram_bankmachine4_req_rdata_valid);
assign soclinux_sdram_bankmachine4_req_lock = (soclinux_sdram_bankmachine4_source_valid | soclinux_sdram_bankmachine4_source_source_valid);
assign soclinux_sdram_bankmachine4_row_hit = (soclinux_sdram_bankmachine4_row == soclinux_sdram_bankmachine4_source_source_payload_addr[19:7]);
assign soclinux_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    soclinux_sdram_bankmachine4_cmd_payload_a <= 13'd0;
    if (soclinux_sdram_bankmachine4_row_col_n_addr_sel) begin
        soclinux_sdram_bankmachine4_cmd_payload_a <= soclinux_sdram_bankmachine4_source_source_payload_addr[19:7];
    end else begin
        soclinux_sdram_bankmachine4_cmd_payload_a <= ((soclinux_sdram_bankmachine4_auto_precharge <<< 4'd10) | {soclinux_sdram_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soclinux_sdram_bankmachine4_twtpcon_valid = ((soclinux_sdram_bankmachine4_cmd_valid & soclinux_sdram_bankmachine4_cmd_ready) & soclinux_sdram_bankmachine4_cmd_payload_is_write);
assign soclinux_sdram_bankmachine4_trccon_valid = ((soclinux_sdram_bankmachine4_cmd_valid & soclinux_sdram_bankmachine4_cmd_ready) & soclinux_sdram_bankmachine4_row_open);
assign soclinux_sdram_bankmachine4_trascon_valid = ((soclinux_sdram_bankmachine4_cmd_valid & soclinux_sdram_bankmachine4_cmd_ready) & soclinux_sdram_bankmachine4_row_open);
always @(*) begin
    soclinux_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((soclinux_sdram_bankmachine4_source_valid & soclinux_sdram_bankmachine4_source_source_valid)) begin
        if ((soclinux_sdram_bankmachine4_source_payload_addr[19:7] != soclinux_sdram_bankmachine4_source_source_payload_addr[19:7])) begin
            soclinux_sdram_bankmachine4_auto_precharge <= (soclinux_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign soclinux_sdram_bankmachine4_syncfifo4_din = {soclinux_sdram_bankmachine4_fifo_in_last, soclinux_sdram_bankmachine4_fifo_in_first, soclinux_sdram_bankmachine4_fifo_in_payload_addr, soclinux_sdram_bankmachine4_fifo_in_payload_we};
assign {soclinux_sdram_bankmachine4_fifo_out_last, soclinux_sdram_bankmachine4_fifo_out_first, soclinux_sdram_bankmachine4_fifo_out_payload_addr, soclinux_sdram_bankmachine4_fifo_out_payload_we} = soclinux_sdram_bankmachine4_syncfifo4_dout;
assign soclinux_sdram_bankmachine4_sink_ready = soclinux_sdram_bankmachine4_syncfifo4_writable;
assign soclinux_sdram_bankmachine4_syncfifo4_we = soclinux_sdram_bankmachine4_sink_valid;
assign soclinux_sdram_bankmachine4_fifo_in_first = soclinux_sdram_bankmachine4_sink_first;
assign soclinux_sdram_bankmachine4_fifo_in_last = soclinux_sdram_bankmachine4_sink_last;
assign soclinux_sdram_bankmachine4_fifo_in_payload_we = soclinux_sdram_bankmachine4_sink_payload_we;
assign soclinux_sdram_bankmachine4_fifo_in_payload_addr = soclinux_sdram_bankmachine4_sink_payload_addr;
assign soclinux_sdram_bankmachine4_source_valid = soclinux_sdram_bankmachine4_syncfifo4_readable;
assign soclinux_sdram_bankmachine4_source_first = soclinux_sdram_bankmachine4_fifo_out_first;
assign soclinux_sdram_bankmachine4_source_last = soclinux_sdram_bankmachine4_fifo_out_last;
assign soclinux_sdram_bankmachine4_source_payload_we = soclinux_sdram_bankmachine4_fifo_out_payload_we;
assign soclinux_sdram_bankmachine4_source_payload_addr = soclinux_sdram_bankmachine4_fifo_out_payload_addr;
assign soclinux_sdram_bankmachine4_syncfifo4_re = soclinux_sdram_bankmachine4_source_ready;
always @(*) begin
    soclinux_sdram_bankmachine4_wrport_adr <= 3'd0;
    if (soclinux_sdram_bankmachine4_replace) begin
        soclinux_sdram_bankmachine4_wrport_adr <= (soclinux_sdram_bankmachine4_produce - 1'd1);
    end else begin
        soclinux_sdram_bankmachine4_wrport_adr <= soclinux_sdram_bankmachine4_produce;
    end
end
assign soclinux_sdram_bankmachine4_wrport_dat_w = soclinux_sdram_bankmachine4_syncfifo4_din;
assign soclinux_sdram_bankmachine4_wrport_we = (soclinux_sdram_bankmachine4_syncfifo4_we & (soclinux_sdram_bankmachine4_syncfifo4_writable | soclinux_sdram_bankmachine4_replace));
assign soclinux_sdram_bankmachine4_do_read = (soclinux_sdram_bankmachine4_syncfifo4_readable & soclinux_sdram_bankmachine4_syncfifo4_re);
assign soclinux_sdram_bankmachine4_rdport_adr = soclinux_sdram_bankmachine4_consume;
assign soclinux_sdram_bankmachine4_syncfifo4_dout = soclinux_sdram_bankmachine4_rdport_dat_r;
assign soclinux_sdram_bankmachine4_syncfifo4_writable = (soclinux_sdram_bankmachine4_level != 4'd8);
assign soclinux_sdram_bankmachine4_syncfifo4_readable = (soclinux_sdram_bankmachine4_level != 1'd0);
assign soclinux_sdram_bankmachine4_pipe_valid_sink_ready = ((~soclinux_sdram_bankmachine4_pipe_valid_source_valid) | soclinux_sdram_bankmachine4_pipe_valid_source_ready);
assign soclinux_sdram_bankmachine4_pipe_valid_sink_valid = soclinux_sdram_bankmachine4_sink_sink_valid;
assign soclinux_sdram_bankmachine4_sink_sink_ready = soclinux_sdram_bankmachine4_pipe_valid_sink_ready;
assign soclinux_sdram_bankmachine4_pipe_valid_sink_first = soclinux_sdram_bankmachine4_sink_sink_first;
assign soclinux_sdram_bankmachine4_pipe_valid_sink_last = soclinux_sdram_bankmachine4_sink_sink_last;
assign soclinux_sdram_bankmachine4_pipe_valid_sink_payload_we = soclinux_sdram_bankmachine4_sink_sink_payload_we;
assign soclinux_sdram_bankmachine4_pipe_valid_sink_payload_addr = soclinux_sdram_bankmachine4_sink_sink_payload_addr;
assign soclinux_sdram_bankmachine4_source_source_valid = soclinux_sdram_bankmachine4_pipe_valid_source_valid;
assign soclinux_sdram_bankmachine4_pipe_valid_source_ready = soclinux_sdram_bankmachine4_source_source_ready;
assign soclinux_sdram_bankmachine4_source_source_first = soclinux_sdram_bankmachine4_pipe_valid_source_first;
assign soclinux_sdram_bankmachine4_source_source_last = soclinux_sdram_bankmachine4_pipe_valid_source_last;
assign soclinux_sdram_bankmachine4_source_source_payload_we = soclinux_sdram_bankmachine4_pipe_valid_source_payload_we;
assign soclinux_sdram_bankmachine4_source_source_payload_addr = soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    builder_soclinux_bankmachine4_next_state <= 3'd0;
    soclinux_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    soclinux_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    soclinux_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    soclinux_sdram_bankmachine4_cmd_valid <= 1'd0;
    soclinux_sdram_bankmachine4_refresh_gnt <= 1'd0;
    soclinux_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    soclinux_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    soclinux_sdram_bankmachine4_row_close <= 1'd0;
    soclinux_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    soclinux_sdram_bankmachine4_row_open <= 1'd0;
    builder_soclinux_bankmachine4_next_state <= builder_soclinux_bankmachine4_state;
    case (builder_soclinux_bankmachine4_state)
        1'd1: begin
            if ((soclinux_sdram_bankmachine4_twtpcon_ready & soclinux_sdram_bankmachine4_trascon_ready)) begin
                soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (soclinux_sdram_bankmachine4_cmd_ready) begin
                    builder_soclinux_bankmachine4_next_state <= 3'd5;
                end
                soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
                soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
            soclinux_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soclinux_sdram_bankmachine4_twtpcon_ready & soclinux_sdram_bankmachine4_trascon_ready)) begin
                builder_soclinux_bankmachine4_next_state <= 3'd5;
            end
            soclinux_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
            if (soclinux_sdram_bankmachine4_trccon_ready) begin
                soclinux_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
                soclinux_sdram_bankmachine4_row_open <= 1'd1;
                soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
                soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
                if (soclinux_sdram_bankmachine4_cmd_ready) begin
                    builder_soclinux_bankmachine4_next_state <= 3'd6;
                end
                soclinux_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (soclinux_sdram_bankmachine4_twtpcon_ready) begin
                soclinux_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
            soclinux_sdram_bankmachine4_row_close <= 1'd1;
            soclinux_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            if ((~soclinux_sdram_bankmachine4_refresh_req)) begin
                builder_soclinux_bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine4_next_state <= 2'd3;
        end
        3'd6: begin
            builder_soclinux_bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (soclinux_sdram_bankmachine4_refresh_req) begin
                builder_soclinux_bankmachine4_next_state <= 3'd4;
            end else begin
                if (soclinux_sdram_bankmachine4_source_source_valid) begin
                    if (soclinux_sdram_bankmachine4_row_opened) begin
                        if (soclinux_sdram_bankmachine4_row_hit) begin
                            soclinux_sdram_bankmachine4_cmd_valid <= 1'd1;
                            if (soclinux_sdram_bankmachine4_source_source_payload_we) begin
                                soclinux_sdram_bankmachine4_req_wdata_ready <= soclinux_sdram_bankmachine4_cmd_ready;
                                soclinux_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                                soclinux_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                                soclinux_sdram_bankmachine4_req_rdata_valid <= soclinux_sdram_bankmachine4_cmd_ready;
                                soclinux_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                            soclinux_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                            if ((soclinux_sdram_bankmachine4_cmd_ready & soclinux_sdram_bankmachine4_auto_precharge)) begin
                                builder_soclinux_bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign soclinux_sdram_bankmachine5_sink_valid = soclinux_sdram_bankmachine5_req_valid;
assign soclinux_sdram_bankmachine5_req_ready = soclinux_sdram_bankmachine5_sink_ready;
assign soclinux_sdram_bankmachine5_sink_payload_we = soclinux_sdram_bankmachine5_req_we;
assign soclinux_sdram_bankmachine5_sink_payload_addr = soclinux_sdram_bankmachine5_req_addr;
assign soclinux_sdram_bankmachine5_sink_sink_valid = soclinux_sdram_bankmachine5_source_valid;
assign soclinux_sdram_bankmachine5_source_ready = soclinux_sdram_bankmachine5_sink_sink_ready;
assign soclinux_sdram_bankmachine5_sink_sink_first = soclinux_sdram_bankmachine5_source_first;
assign soclinux_sdram_bankmachine5_sink_sink_last = soclinux_sdram_bankmachine5_source_last;
assign soclinux_sdram_bankmachine5_sink_sink_payload_we = soclinux_sdram_bankmachine5_source_payload_we;
assign soclinux_sdram_bankmachine5_sink_sink_payload_addr = soclinux_sdram_bankmachine5_source_payload_addr;
assign soclinux_sdram_bankmachine5_source_source_ready = (soclinux_sdram_bankmachine5_req_wdata_ready | soclinux_sdram_bankmachine5_req_rdata_valid);
assign soclinux_sdram_bankmachine5_req_lock = (soclinux_sdram_bankmachine5_source_valid | soclinux_sdram_bankmachine5_source_source_valid);
assign soclinux_sdram_bankmachine5_row_hit = (soclinux_sdram_bankmachine5_row == soclinux_sdram_bankmachine5_source_source_payload_addr[19:7]);
assign soclinux_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    soclinux_sdram_bankmachine5_cmd_payload_a <= 13'd0;
    if (soclinux_sdram_bankmachine5_row_col_n_addr_sel) begin
        soclinux_sdram_bankmachine5_cmd_payload_a <= soclinux_sdram_bankmachine5_source_source_payload_addr[19:7];
    end else begin
        soclinux_sdram_bankmachine5_cmd_payload_a <= ((soclinux_sdram_bankmachine5_auto_precharge <<< 4'd10) | {soclinux_sdram_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soclinux_sdram_bankmachine5_twtpcon_valid = ((soclinux_sdram_bankmachine5_cmd_valid & soclinux_sdram_bankmachine5_cmd_ready) & soclinux_sdram_bankmachine5_cmd_payload_is_write);
assign soclinux_sdram_bankmachine5_trccon_valid = ((soclinux_sdram_bankmachine5_cmd_valid & soclinux_sdram_bankmachine5_cmd_ready) & soclinux_sdram_bankmachine5_row_open);
assign soclinux_sdram_bankmachine5_trascon_valid = ((soclinux_sdram_bankmachine5_cmd_valid & soclinux_sdram_bankmachine5_cmd_ready) & soclinux_sdram_bankmachine5_row_open);
always @(*) begin
    soclinux_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((soclinux_sdram_bankmachine5_source_valid & soclinux_sdram_bankmachine5_source_source_valid)) begin
        if ((soclinux_sdram_bankmachine5_source_payload_addr[19:7] != soclinux_sdram_bankmachine5_source_source_payload_addr[19:7])) begin
            soclinux_sdram_bankmachine5_auto_precharge <= (soclinux_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign soclinux_sdram_bankmachine5_syncfifo5_din = {soclinux_sdram_bankmachine5_fifo_in_last, soclinux_sdram_bankmachine5_fifo_in_first, soclinux_sdram_bankmachine5_fifo_in_payload_addr, soclinux_sdram_bankmachine5_fifo_in_payload_we};
assign {soclinux_sdram_bankmachine5_fifo_out_last, soclinux_sdram_bankmachine5_fifo_out_first, soclinux_sdram_bankmachine5_fifo_out_payload_addr, soclinux_sdram_bankmachine5_fifo_out_payload_we} = soclinux_sdram_bankmachine5_syncfifo5_dout;
assign soclinux_sdram_bankmachine5_sink_ready = soclinux_sdram_bankmachine5_syncfifo5_writable;
assign soclinux_sdram_bankmachine5_syncfifo5_we = soclinux_sdram_bankmachine5_sink_valid;
assign soclinux_sdram_bankmachine5_fifo_in_first = soclinux_sdram_bankmachine5_sink_first;
assign soclinux_sdram_bankmachine5_fifo_in_last = soclinux_sdram_bankmachine5_sink_last;
assign soclinux_sdram_bankmachine5_fifo_in_payload_we = soclinux_sdram_bankmachine5_sink_payload_we;
assign soclinux_sdram_bankmachine5_fifo_in_payload_addr = soclinux_sdram_bankmachine5_sink_payload_addr;
assign soclinux_sdram_bankmachine5_source_valid = soclinux_sdram_bankmachine5_syncfifo5_readable;
assign soclinux_sdram_bankmachine5_source_first = soclinux_sdram_bankmachine5_fifo_out_first;
assign soclinux_sdram_bankmachine5_source_last = soclinux_sdram_bankmachine5_fifo_out_last;
assign soclinux_sdram_bankmachine5_source_payload_we = soclinux_sdram_bankmachine5_fifo_out_payload_we;
assign soclinux_sdram_bankmachine5_source_payload_addr = soclinux_sdram_bankmachine5_fifo_out_payload_addr;
assign soclinux_sdram_bankmachine5_syncfifo5_re = soclinux_sdram_bankmachine5_source_ready;
always @(*) begin
    soclinux_sdram_bankmachine5_wrport_adr <= 3'd0;
    if (soclinux_sdram_bankmachine5_replace) begin
        soclinux_sdram_bankmachine5_wrport_adr <= (soclinux_sdram_bankmachine5_produce - 1'd1);
    end else begin
        soclinux_sdram_bankmachine5_wrport_adr <= soclinux_sdram_bankmachine5_produce;
    end
end
assign soclinux_sdram_bankmachine5_wrport_dat_w = soclinux_sdram_bankmachine5_syncfifo5_din;
assign soclinux_sdram_bankmachine5_wrport_we = (soclinux_sdram_bankmachine5_syncfifo5_we & (soclinux_sdram_bankmachine5_syncfifo5_writable | soclinux_sdram_bankmachine5_replace));
assign soclinux_sdram_bankmachine5_do_read = (soclinux_sdram_bankmachine5_syncfifo5_readable & soclinux_sdram_bankmachine5_syncfifo5_re);
assign soclinux_sdram_bankmachine5_rdport_adr = soclinux_sdram_bankmachine5_consume;
assign soclinux_sdram_bankmachine5_syncfifo5_dout = soclinux_sdram_bankmachine5_rdport_dat_r;
assign soclinux_sdram_bankmachine5_syncfifo5_writable = (soclinux_sdram_bankmachine5_level != 4'd8);
assign soclinux_sdram_bankmachine5_syncfifo5_readable = (soclinux_sdram_bankmachine5_level != 1'd0);
assign soclinux_sdram_bankmachine5_pipe_valid_sink_ready = ((~soclinux_sdram_bankmachine5_pipe_valid_source_valid) | soclinux_sdram_bankmachine5_pipe_valid_source_ready);
assign soclinux_sdram_bankmachine5_pipe_valid_sink_valid = soclinux_sdram_bankmachine5_sink_sink_valid;
assign soclinux_sdram_bankmachine5_sink_sink_ready = soclinux_sdram_bankmachine5_pipe_valid_sink_ready;
assign soclinux_sdram_bankmachine5_pipe_valid_sink_first = soclinux_sdram_bankmachine5_sink_sink_first;
assign soclinux_sdram_bankmachine5_pipe_valid_sink_last = soclinux_sdram_bankmachine5_sink_sink_last;
assign soclinux_sdram_bankmachine5_pipe_valid_sink_payload_we = soclinux_sdram_bankmachine5_sink_sink_payload_we;
assign soclinux_sdram_bankmachine5_pipe_valid_sink_payload_addr = soclinux_sdram_bankmachine5_sink_sink_payload_addr;
assign soclinux_sdram_bankmachine5_source_source_valid = soclinux_sdram_bankmachine5_pipe_valid_source_valid;
assign soclinux_sdram_bankmachine5_pipe_valid_source_ready = soclinux_sdram_bankmachine5_source_source_ready;
assign soclinux_sdram_bankmachine5_source_source_first = soclinux_sdram_bankmachine5_pipe_valid_source_first;
assign soclinux_sdram_bankmachine5_source_source_last = soclinux_sdram_bankmachine5_pipe_valid_source_last;
assign soclinux_sdram_bankmachine5_source_source_payload_we = soclinux_sdram_bankmachine5_pipe_valid_source_payload_we;
assign soclinux_sdram_bankmachine5_source_source_payload_addr = soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    builder_soclinux_bankmachine5_next_state <= 3'd0;
    soclinux_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    soclinux_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    soclinux_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    soclinux_sdram_bankmachine5_cmd_valid <= 1'd0;
    soclinux_sdram_bankmachine5_refresh_gnt <= 1'd0;
    soclinux_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    soclinux_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    soclinux_sdram_bankmachine5_row_close <= 1'd0;
    soclinux_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    soclinux_sdram_bankmachine5_row_open <= 1'd0;
    builder_soclinux_bankmachine5_next_state <= builder_soclinux_bankmachine5_state;
    case (builder_soclinux_bankmachine5_state)
        1'd1: begin
            if ((soclinux_sdram_bankmachine5_twtpcon_ready & soclinux_sdram_bankmachine5_trascon_ready)) begin
                soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (soclinux_sdram_bankmachine5_cmd_ready) begin
                    builder_soclinux_bankmachine5_next_state <= 3'd5;
                end
                soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
                soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
            soclinux_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soclinux_sdram_bankmachine5_twtpcon_ready & soclinux_sdram_bankmachine5_trascon_ready)) begin
                builder_soclinux_bankmachine5_next_state <= 3'd5;
            end
            soclinux_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
            if (soclinux_sdram_bankmachine5_trccon_ready) begin
                soclinux_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
                soclinux_sdram_bankmachine5_row_open <= 1'd1;
                soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
                soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
                if (soclinux_sdram_bankmachine5_cmd_ready) begin
                    builder_soclinux_bankmachine5_next_state <= 3'd6;
                end
                soclinux_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (soclinux_sdram_bankmachine5_twtpcon_ready) begin
                soclinux_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
            soclinux_sdram_bankmachine5_row_close <= 1'd1;
            soclinux_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            if ((~soclinux_sdram_bankmachine5_refresh_req)) begin
                builder_soclinux_bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine5_next_state <= 2'd3;
        end
        3'd6: begin
            builder_soclinux_bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (soclinux_sdram_bankmachine5_refresh_req) begin
                builder_soclinux_bankmachine5_next_state <= 3'd4;
            end else begin
                if (soclinux_sdram_bankmachine5_source_source_valid) begin
                    if (soclinux_sdram_bankmachine5_row_opened) begin
                        if (soclinux_sdram_bankmachine5_row_hit) begin
                            soclinux_sdram_bankmachine5_cmd_valid <= 1'd1;
                            if (soclinux_sdram_bankmachine5_source_source_payload_we) begin
                                soclinux_sdram_bankmachine5_req_wdata_ready <= soclinux_sdram_bankmachine5_cmd_ready;
                                soclinux_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                                soclinux_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                                soclinux_sdram_bankmachine5_req_rdata_valid <= soclinux_sdram_bankmachine5_cmd_ready;
                                soclinux_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                            soclinux_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                            if ((soclinux_sdram_bankmachine5_cmd_ready & soclinux_sdram_bankmachine5_auto_precharge)) begin
                                builder_soclinux_bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign soclinux_sdram_bankmachine6_sink_valid = soclinux_sdram_bankmachine6_req_valid;
assign soclinux_sdram_bankmachine6_req_ready = soclinux_sdram_bankmachine6_sink_ready;
assign soclinux_sdram_bankmachine6_sink_payload_we = soclinux_sdram_bankmachine6_req_we;
assign soclinux_sdram_bankmachine6_sink_payload_addr = soclinux_sdram_bankmachine6_req_addr;
assign soclinux_sdram_bankmachine6_sink_sink_valid = soclinux_sdram_bankmachine6_source_valid;
assign soclinux_sdram_bankmachine6_source_ready = soclinux_sdram_bankmachine6_sink_sink_ready;
assign soclinux_sdram_bankmachine6_sink_sink_first = soclinux_sdram_bankmachine6_source_first;
assign soclinux_sdram_bankmachine6_sink_sink_last = soclinux_sdram_bankmachine6_source_last;
assign soclinux_sdram_bankmachine6_sink_sink_payload_we = soclinux_sdram_bankmachine6_source_payload_we;
assign soclinux_sdram_bankmachine6_sink_sink_payload_addr = soclinux_sdram_bankmachine6_source_payload_addr;
assign soclinux_sdram_bankmachine6_source_source_ready = (soclinux_sdram_bankmachine6_req_wdata_ready | soclinux_sdram_bankmachine6_req_rdata_valid);
assign soclinux_sdram_bankmachine6_req_lock = (soclinux_sdram_bankmachine6_source_valid | soclinux_sdram_bankmachine6_source_source_valid);
assign soclinux_sdram_bankmachine6_row_hit = (soclinux_sdram_bankmachine6_row == soclinux_sdram_bankmachine6_source_source_payload_addr[19:7]);
assign soclinux_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    soclinux_sdram_bankmachine6_cmd_payload_a <= 13'd0;
    if (soclinux_sdram_bankmachine6_row_col_n_addr_sel) begin
        soclinux_sdram_bankmachine6_cmd_payload_a <= soclinux_sdram_bankmachine6_source_source_payload_addr[19:7];
    end else begin
        soclinux_sdram_bankmachine6_cmd_payload_a <= ((soclinux_sdram_bankmachine6_auto_precharge <<< 4'd10) | {soclinux_sdram_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soclinux_sdram_bankmachine6_twtpcon_valid = ((soclinux_sdram_bankmachine6_cmd_valid & soclinux_sdram_bankmachine6_cmd_ready) & soclinux_sdram_bankmachine6_cmd_payload_is_write);
assign soclinux_sdram_bankmachine6_trccon_valid = ((soclinux_sdram_bankmachine6_cmd_valid & soclinux_sdram_bankmachine6_cmd_ready) & soclinux_sdram_bankmachine6_row_open);
assign soclinux_sdram_bankmachine6_trascon_valid = ((soclinux_sdram_bankmachine6_cmd_valid & soclinux_sdram_bankmachine6_cmd_ready) & soclinux_sdram_bankmachine6_row_open);
always @(*) begin
    soclinux_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((soclinux_sdram_bankmachine6_source_valid & soclinux_sdram_bankmachine6_source_source_valid)) begin
        if ((soclinux_sdram_bankmachine6_source_payload_addr[19:7] != soclinux_sdram_bankmachine6_source_source_payload_addr[19:7])) begin
            soclinux_sdram_bankmachine6_auto_precharge <= (soclinux_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign soclinux_sdram_bankmachine6_syncfifo6_din = {soclinux_sdram_bankmachine6_fifo_in_last, soclinux_sdram_bankmachine6_fifo_in_first, soclinux_sdram_bankmachine6_fifo_in_payload_addr, soclinux_sdram_bankmachine6_fifo_in_payload_we};
assign {soclinux_sdram_bankmachine6_fifo_out_last, soclinux_sdram_bankmachine6_fifo_out_first, soclinux_sdram_bankmachine6_fifo_out_payload_addr, soclinux_sdram_bankmachine6_fifo_out_payload_we} = soclinux_sdram_bankmachine6_syncfifo6_dout;
assign soclinux_sdram_bankmachine6_sink_ready = soclinux_sdram_bankmachine6_syncfifo6_writable;
assign soclinux_sdram_bankmachine6_syncfifo6_we = soclinux_sdram_bankmachine6_sink_valid;
assign soclinux_sdram_bankmachine6_fifo_in_first = soclinux_sdram_bankmachine6_sink_first;
assign soclinux_sdram_bankmachine6_fifo_in_last = soclinux_sdram_bankmachine6_sink_last;
assign soclinux_sdram_bankmachine6_fifo_in_payload_we = soclinux_sdram_bankmachine6_sink_payload_we;
assign soclinux_sdram_bankmachine6_fifo_in_payload_addr = soclinux_sdram_bankmachine6_sink_payload_addr;
assign soclinux_sdram_bankmachine6_source_valid = soclinux_sdram_bankmachine6_syncfifo6_readable;
assign soclinux_sdram_bankmachine6_source_first = soclinux_sdram_bankmachine6_fifo_out_first;
assign soclinux_sdram_bankmachine6_source_last = soclinux_sdram_bankmachine6_fifo_out_last;
assign soclinux_sdram_bankmachine6_source_payload_we = soclinux_sdram_bankmachine6_fifo_out_payload_we;
assign soclinux_sdram_bankmachine6_source_payload_addr = soclinux_sdram_bankmachine6_fifo_out_payload_addr;
assign soclinux_sdram_bankmachine6_syncfifo6_re = soclinux_sdram_bankmachine6_source_ready;
always @(*) begin
    soclinux_sdram_bankmachine6_wrport_adr <= 3'd0;
    if (soclinux_sdram_bankmachine6_replace) begin
        soclinux_sdram_bankmachine6_wrport_adr <= (soclinux_sdram_bankmachine6_produce - 1'd1);
    end else begin
        soclinux_sdram_bankmachine6_wrport_adr <= soclinux_sdram_bankmachine6_produce;
    end
end
assign soclinux_sdram_bankmachine6_wrport_dat_w = soclinux_sdram_bankmachine6_syncfifo6_din;
assign soclinux_sdram_bankmachine6_wrport_we = (soclinux_sdram_bankmachine6_syncfifo6_we & (soclinux_sdram_bankmachine6_syncfifo6_writable | soclinux_sdram_bankmachine6_replace));
assign soclinux_sdram_bankmachine6_do_read = (soclinux_sdram_bankmachine6_syncfifo6_readable & soclinux_sdram_bankmachine6_syncfifo6_re);
assign soclinux_sdram_bankmachine6_rdport_adr = soclinux_sdram_bankmachine6_consume;
assign soclinux_sdram_bankmachine6_syncfifo6_dout = soclinux_sdram_bankmachine6_rdport_dat_r;
assign soclinux_sdram_bankmachine6_syncfifo6_writable = (soclinux_sdram_bankmachine6_level != 4'd8);
assign soclinux_sdram_bankmachine6_syncfifo6_readable = (soclinux_sdram_bankmachine6_level != 1'd0);
assign soclinux_sdram_bankmachine6_pipe_valid_sink_ready = ((~soclinux_sdram_bankmachine6_pipe_valid_source_valid) | soclinux_sdram_bankmachine6_pipe_valid_source_ready);
assign soclinux_sdram_bankmachine6_pipe_valid_sink_valid = soclinux_sdram_bankmachine6_sink_sink_valid;
assign soclinux_sdram_bankmachine6_sink_sink_ready = soclinux_sdram_bankmachine6_pipe_valid_sink_ready;
assign soclinux_sdram_bankmachine6_pipe_valid_sink_first = soclinux_sdram_bankmachine6_sink_sink_first;
assign soclinux_sdram_bankmachine6_pipe_valid_sink_last = soclinux_sdram_bankmachine6_sink_sink_last;
assign soclinux_sdram_bankmachine6_pipe_valid_sink_payload_we = soclinux_sdram_bankmachine6_sink_sink_payload_we;
assign soclinux_sdram_bankmachine6_pipe_valid_sink_payload_addr = soclinux_sdram_bankmachine6_sink_sink_payload_addr;
assign soclinux_sdram_bankmachine6_source_source_valid = soclinux_sdram_bankmachine6_pipe_valid_source_valid;
assign soclinux_sdram_bankmachine6_pipe_valid_source_ready = soclinux_sdram_bankmachine6_source_source_ready;
assign soclinux_sdram_bankmachine6_source_source_first = soclinux_sdram_bankmachine6_pipe_valid_source_first;
assign soclinux_sdram_bankmachine6_source_source_last = soclinux_sdram_bankmachine6_pipe_valid_source_last;
assign soclinux_sdram_bankmachine6_source_source_payload_we = soclinux_sdram_bankmachine6_pipe_valid_source_payload_we;
assign soclinux_sdram_bankmachine6_source_source_payload_addr = soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    builder_soclinux_bankmachine6_next_state <= 3'd0;
    soclinux_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    soclinux_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    soclinux_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    soclinux_sdram_bankmachine6_cmd_valid <= 1'd0;
    soclinux_sdram_bankmachine6_refresh_gnt <= 1'd0;
    soclinux_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    soclinux_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    soclinux_sdram_bankmachine6_row_close <= 1'd0;
    soclinux_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    soclinux_sdram_bankmachine6_row_open <= 1'd0;
    builder_soclinux_bankmachine6_next_state <= builder_soclinux_bankmachine6_state;
    case (builder_soclinux_bankmachine6_state)
        1'd1: begin
            if ((soclinux_sdram_bankmachine6_twtpcon_ready & soclinux_sdram_bankmachine6_trascon_ready)) begin
                soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (soclinux_sdram_bankmachine6_cmd_ready) begin
                    builder_soclinux_bankmachine6_next_state <= 3'd5;
                end
                soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
                soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
            soclinux_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soclinux_sdram_bankmachine6_twtpcon_ready & soclinux_sdram_bankmachine6_trascon_ready)) begin
                builder_soclinux_bankmachine6_next_state <= 3'd5;
            end
            soclinux_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
            if (soclinux_sdram_bankmachine6_trccon_ready) begin
                soclinux_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
                soclinux_sdram_bankmachine6_row_open <= 1'd1;
                soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
                soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
                if (soclinux_sdram_bankmachine6_cmd_ready) begin
                    builder_soclinux_bankmachine6_next_state <= 3'd6;
                end
                soclinux_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (soclinux_sdram_bankmachine6_twtpcon_ready) begin
                soclinux_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
            soclinux_sdram_bankmachine6_row_close <= 1'd1;
            soclinux_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            if ((~soclinux_sdram_bankmachine6_refresh_req)) begin
                builder_soclinux_bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine6_next_state <= 2'd3;
        end
        3'd6: begin
            builder_soclinux_bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (soclinux_sdram_bankmachine6_refresh_req) begin
                builder_soclinux_bankmachine6_next_state <= 3'd4;
            end else begin
                if (soclinux_sdram_bankmachine6_source_source_valid) begin
                    if (soclinux_sdram_bankmachine6_row_opened) begin
                        if (soclinux_sdram_bankmachine6_row_hit) begin
                            soclinux_sdram_bankmachine6_cmd_valid <= 1'd1;
                            if (soclinux_sdram_bankmachine6_source_source_payload_we) begin
                                soclinux_sdram_bankmachine6_req_wdata_ready <= soclinux_sdram_bankmachine6_cmd_ready;
                                soclinux_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                                soclinux_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                                soclinux_sdram_bankmachine6_req_rdata_valid <= soclinux_sdram_bankmachine6_cmd_ready;
                                soclinux_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                            soclinux_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                            if ((soclinux_sdram_bankmachine6_cmd_ready & soclinux_sdram_bankmachine6_auto_precharge)) begin
                                builder_soclinux_bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign soclinux_sdram_bankmachine7_sink_valid = soclinux_sdram_bankmachine7_req_valid;
assign soclinux_sdram_bankmachine7_req_ready = soclinux_sdram_bankmachine7_sink_ready;
assign soclinux_sdram_bankmachine7_sink_payload_we = soclinux_sdram_bankmachine7_req_we;
assign soclinux_sdram_bankmachine7_sink_payload_addr = soclinux_sdram_bankmachine7_req_addr;
assign soclinux_sdram_bankmachine7_sink_sink_valid = soclinux_sdram_bankmachine7_source_valid;
assign soclinux_sdram_bankmachine7_source_ready = soclinux_sdram_bankmachine7_sink_sink_ready;
assign soclinux_sdram_bankmachine7_sink_sink_first = soclinux_sdram_bankmachine7_source_first;
assign soclinux_sdram_bankmachine7_sink_sink_last = soclinux_sdram_bankmachine7_source_last;
assign soclinux_sdram_bankmachine7_sink_sink_payload_we = soclinux_sdram_bankmachine7_source_payload_we;
assign soclinux_sdram_bankmachine7_sink_sink_payload_addr = soclinux_sdram_bankmachine7_source_payload_addr;
assign soclinux_sdram_bankmachine7_source_source_ready = (soclinux_sdram_bankmachine7_req_wdata_ready | soclinux_sdram_bankmachine7_req_rdata_valid);
assign soclinux_sdram_bankmachine7_req_lock = (soclinux_sdram_bankmachine7_source_valid | soclinux_sdram_bankmachine7_source_source_valid);
assign soclinux_sdram_bankmachine7_row_hit = (soclinux_sdram_bankmachine7_row == soclinux_sdram_bankmachine7_source_source_payload_addr[19:7]);
assign soclinux_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    soclinux_sdram_bankmachine7_cmd_payload_a <= 13'd0;
    if (soclinux_sdram_bankmachine7_row_col_n_addr_sel) begin
        soclinux_sdram_bankmachine7_cmd_payload_a <= soclinux_sdram_bankmachine7_source_source_payload_addr[19:7];
    end else begin
        soclinux_sdram_bankmachine7_cmd_payload_a <= ((soclinux_sdram_bankmachine7_auto_precharge <<< 4'd10) | {soclinux_sdram_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign soclinux_sdram_bankmachine7_twtpcon_valid = ((soclinux_sdram_bankmachine7_cmd_valid & soclinux_sdram_bankmachine7_cmd_ready) & soclinux_sdram_bankmachine7_cmd_payload_is_write);
assign soclinux_sdram_bankmachine7_trccon_valid = ((soclinux_sdram_bankmachine7_cmd_valid & soclinux_sdram_bankmachine7_cmd_ready) & soclinux_sdram_bankmachine7_row_open);
assign soclinux_sdram_bankmachine7_trascon_valid = ((soclinux_sdram_bankmachine7_cmd_valid & soclinux_sdram_bankmachine7_cmd_ready) & soclinux_sdram_bankmachine7_row_open);
always @(*) begin
    soclinux_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((soclinux_sdram_bankmachine7_source_valid & soclinux_sdram_bankmachine7_source_source_valid)) begin
        if ((soclinux_sdram_bankmachine7_source_payload_addr[19:7] != soclinux_sdram_bankmachine7_source_source_payload_addr[19:7])) begin
            soclinux_sdram_bankmachine7_auto_precharge <= (soclinux_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign soclinux_sdram_bankmachine7_syncfifo7_din = {soclinux_sdram_bankmachine7_fifo_in_last, soclinux_sdram_bankmachine7_fifo_in_first, soclinux_sdram_bankmachine7_fifo_in_payload_addr, soclinux_sdram_bankmachine7_fifo_in_payload_we};
assign {soclinux_sdram_bankmachine7_fifo_out_last, soclinux_sdram_bankmachine7_fifo_out_first, soclinux_sdram_bankmachine7_fifo_out_payload_addr, soclinux_sdram_bankmachine7_fifo_out_payload_we} = soclinux_sdram_bankmachine7_syncfifo7_dout;
assign soclinux_sdram_bankmachine7_sink_ready = soclinux_sdram_bankmachine7_syncfifo7_writable;
assign soclinux_sdram_bankmachine7_syncfifo7_we = soclinux_sdram_bankmachine7_sink_valid;
assign soclinux_sdram_bankmachine7_fifo_in_first = soclinux_sdram_bankmachine7_sink_first;
assign soclinux_sdram_bankmachine7_fifo_in_last = soclinux_sdram_bankmachine7_sink_last;
assign soclinux_sdram_bankmachine7_fifo_in_payload_we = soclinux_sdram_bankmachine7_sink_payload_we;
assign soclinux_sdram_bankmachine7_fifo_in_payload_addr = soclinux_sdram_bankmachine7_sink_payload_addr;
assign soclinux_sdram_bankmachine7_source_valid = soclinux_sdram_bankmachine7_syncfifo7_readable;
assign soclinux_sdram_bankmachine7_source_first = soclinux_sdram_bankmachine7_fifo_out_first;
assign soclinux_sdram_bankmachine7_source_last = soclinux_sdram_bankmachine7_fifo_out_last;
assign soclinux_sdram_bankmachine7_source_payload_we = soclinux_sdram_bankmachine7_fifo_out_payload_we;
assign soclinux_sdram_bankmachine7_source_payload_addr = soclinux_sdram_bankmachine7_fifo_out_payload_addr;
assign soclinux_sdram_bankmachine7_syncfifo7_re = soclinux_sdram_bankmachine7_source_ready;
always @(*) begin
    soclinux_sdram_bankmachine7_wrport_adr <= 3'd0;
    if (soclinux_sdram_bankmachine7_replace) begin
        soclinux_sdram_bankmachine7_wrport_adr <= (soclinux_sdram_bankmachine7_produce - 1'd1);
    end else begin
        soclinux_sdram_bankmachine7_wrport_adr <= soclinux_sdram_bankmachine7_produce;
    end
end
assign soclinux_sdram_bankmachine7_wrport_dat_w = soclinux_sdram_bankmachine7_syncfifo7_din;
assign soclinux_sdram_bankmachine7_wrport_we = (soclinux_sdram_bankmachine7_syncfifo7_we & (soclinux_sdram_bankmachine7_syncfifo7_writable | soclinux_sdram_bankmachine7_replace));
assign soclinux_sdram_bankmachine7_do_read = (soclinux_sdram_bankmachine7_syncfifo7_readable & soclinux_sdram_bankmachine7_syncfifo7_re);
assign soclinux_sdram_bankmachine7_rdport_adr = soclinux_sdram_bankmachine7_consume;
assign soclinux_sdram_bankmachine7_syncfifo7_dout = soclinux_sdram_bankmachine7_rdport_dat_r;
assign soclinux_sdram_bankmachine7_syncfifo7_writable = (soclinux_sdram_bankmachine7_level != 4'd8);
assign soclinux_sdram_bankmachine7_syncfifo7_readable = (soclinux_sdram_bankmachine7_level != 1'd0);
assign soclinux_sdram_bankmachine7_pipe_valid_sink_ready = ((~soclinux_sdram_bankmachine7_pipe_valid_source_valid) | soclinux_sdram_bankmachine7_pipe_valid_source_ready);
assign soclinux_sdram_bankmachine7_pipe_valid_sink_valid = soclinux_sdram_bankmachine7_sink_sink_valid;
assign soclinux_sdram_bankmachine7_sink_sink_ready = soclinux_sdram_bankmachine7_pipe_valid_sink_ready;
assign soclinux_sdram_bankmachine7_pipe_valid_sink_first = soclinux_sdram_bankmachine7_sink_sink_first;
assign soclinux_sdram_bankmachine7_pipe_valid_sink_last = soclinux_sdram_bankmachine7_sink_sink_last;
assign soclinux_sdram_bankmachine7_pipe_valid_sink_payload_we = soclinux_sdram_bankmachine7_sink_sink_payload_we;
assign soclinux_sdram_bankmachine7_pipe_valid_sink_payload_addr = soclinux_sdram_bankmachine7_sink_sink_payload_addr;
assign soclinux_sdram_bankmachine7_source_source_valid = soclinux_sdram_bankmachine7_pipe_valid_source_valid;
assign soclinux_sdram_bankmachine7_pipe_valid_source_ready = soclinux_sdram_bankmachine7_source_source_ready;
assign soclinux_sdram_bankmachine7_source_source_first = soclinux_sdram_bankmachine7_pipe_valid_source_first;
assign soclinux_sdram_bankmachine7_source_source_last = soclinux_sdram_bankmachine7_pipe_valid_source_last;
assign soclinux_sdram_bankmachine7_source_source_payload_we = soclinux_sdram_bankmachine7_pipe_valid_source_payload_we;
assign soclinux_sdram_bankmachine7_source_source_payload_addr = soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    builder_soclinux_bankmachine7_next_state <= 3'd0;
    soclinux_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    soclinux_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    soclinux_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    soclinux_sdram_bankmachine7_cmd_valid <= 1'd0;
    soclinux_sdram_bankmachine7_refresh_gnt <= 1'd0;
    soclinux_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    soclinux_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    soclinux_sdram_bankmachine7_row_close <= 1'd0;
    soclinux_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    soclinux_sdram_bankmachine7_row_open <= 1'd0;
    builder_soclinux_bankmachine7_next_state <= builder_soclinux_bankmachine7_state;
    case (builder_soclinux_bankmachine7_state)
        1'd1: begin
            if ((soclinux_sdram_bankmachine7_twtpcon_ready & soclinux_sdram_bankmachine7_trascon_ready)) begin
                soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (soclinux_sdram_bankmachine7_cmd_ready) begin
                    builder_soclinux_bankmachine7_next_state <= 3'd5;
                end
                soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
                soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
            soclinux_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            if ((soclinux_sdram_bankmachine7_twtpcon_ready & soclinux_sdram_bankmachine7_trascon_ready)) begin
                builder_soclinux_bankmachine7_next_state <= 3'd5;
            end
            soclinux_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
            if (soclinux_sdram_bankmachine7_trccon_ready) begin
                soclinux_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
                soclinux_sdram_bankmachine7_row_open <= 1'd1;
                soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
                soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
                if (soclinux_sdram_bankmachine7_cmd_ready) begin
                    builder_soclinux_bankmachine7_next_state <= 3'd6;
                end
                soclinux_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (soclinux_sdram_bankmachine7_twtpcon_ready) begin
                soclinux_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
            soclinux_sdram_bankmachine7_row_close <= 1'd1;
            soclinux_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            if ((~soclinux_sdram_bankmachine7_refresh_req)) begin
                builder_soclinux_bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_soclinux_bankmachine7_next_state <= 2'd3;
        end
        3'd6: begin
            builder_soclinux_bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (soclinux_sdram_bankmachine7_refresh_req) begin
                builder_soclinux_bankmachine7_next_state <= 3'd4;
            end else begin
                if (soclinux_sdram_bankmachine7_source_source_valid) begin
                    if (soclinux_sdram_bankmachine7_row_opened) begin
                        if (soclinux_sdram_bankmachine7_row_hit) begin
                            soclinux_sdram_bankmachine7_cmd_valid <= 1'd1;
                            if (soclinux_sdram_bankmachine7_source_source_payload_we) begin
                                soclinux_sdram_bankmachine7_req_wdata_ready <= soclinux_sdram_bankmachine7_cmd_ready;
                                soclinux_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                                soclinux_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                                soclinux_sdram_bankmachine7_req_rdata_valid <= soclinux_sdram_bankmachine7_cmd_ready;
                                soclinux_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                            soclinux_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                            if ((soclinux_sdram_bankmachine7_cmd_ready & soclinux_sdram_bankmachine7_auto_precharge)) begin
                                builder_soclinux_bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            builder_soclinux_bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        builder_soclinux_bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign soclinux_sdram_trrdcon_valid = ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & ((soclinux_sdram_choose_cmd_cmd_payload_ras & (~soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~soclinux_sdram_choose_cmd_cmd_payload_we)));
assign soclinux_sdram_tfawcon_valid = ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & ((soclinux_sdram_choose_cmd_cmd_payload_ras & (~soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~soclinux_sdram_choose_cmd_cmd_payload_we)));
assign soclinux_sdram_ras_allowed = (soclinux_sdram_trrdcon_ready & soclinux_sdram_tfawcon_ready);
assign soclinux_sdram_tccdcon_valid = ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_cmd_payload_is_write | soclinux_sdram_choose_req_cmd_payload_is_read));
assign soclinux_sdram_cas_allowed = soclinux_sdram_tccdcon_ready;
assign soclinux_sdram_twtrcon_valid = ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_is_write);
assign soclinux_sdram_read_available = ((((((((soclinux_sdram_bankmachine0_cmd_valid & soclinux_sdram_bankmachine0_cmd_payload_is_read) | (soclinux_sdram_bankmachine1_cmd_valid & soclinux_sdram_bankmachine1_cmd_payload_is_read)) | (soclinux_sdram_bankmachine2_cmd_valid & soclinux_sdram_bankmachine2_cmd_payload_is_read)) | (soclinux_sdram_bankmachine3_cmd_valid & soclinux_sdram_bankmachine3_cmd_payload_is_read)) | (soclinux_sdram_bankmachine4_cmd_valid & soclinux_sdram_bankmachine4_cmd_payload_is_read)) | (soclinux_sdram_bankmachine5_cmd_valid & soclinux_sdram_bankmachine5_cmd_payload_is_read)) | (soclinux_sdram_bankmachine6_cmd_valid & soclinux_sdram_bankmachine6_cmd_payload_is_read)) | (soclinux_sdram_bankmachine7_cmd_valid & soclinux_sdram_bankmachine7_cmd_payload_is_read));
assign soclinux_sdram_write_available = ((((((((soclinux_sdram_bankmachine0_cmd_valid & soclinux_sdram_bankmachine0_cmd_payload_is_write) | (soclinux_sdram_bankmachine1_cmd_valid & soclinux_sdram_bankmachine1_cmd_payload_is_write)) | (soclinux_sdram_bankmachine2_cmd_valid & soclinux_sdram_bankmachine2_cmd_payload_is_write)) | (soclinux_sdram_bankmachine3_cmd_valid & soclinux_sdram_bankmachine3_cmd_payload_is_write)) | (soclinux_sdram_bankmachine4_cmd_valid & soclinux_sdram_bankmachine4_cmd_payload_is_write)) | (soclinux_sdram_bankmachine5_cmd_valid & soclinux_sdram_bankmachine5_cmd_payload_is_write)) | (soclinux_sdram_bankmachine6_cmd_valid & soclinux_sdram_bankmachine6_cmd_payload_is_write)) | (soclinux_sdram_bankmachine7_cmd_valid & soclinux_sdram_bankmachine7_cmd_payload_is_write));
assign soclinux_sdram_max_time0 = (soclinux_sdram_time0 == 1'd0);
assign soclinux_sdram_max_time1 = (soclinux_sdram_time1 == 1'd0);
assign soclinux_sdram_bankmachine0_refresh_req = soclinux_sdram_cmd_valid;
assign soclinux_sdram_bankmachine1_refresh_req = soclinux_sdram_cmd_valid;
assign soclinux_sdram_bankmachine2_refresh_req = soclinux_sdram_cmd_valid;
assign soclinux_sdram_bankmachine3_refresh_req = soclinux_sdram_cmd_valid;
assign soclinux_sdram_bankmachine4_refresh_req = soclinux_sdram_cmd_valid;
assign soclinux_sdram_bankmachine5_refresh_req = soclinux_sdram_cmd_valid;
assign soclinux_sdram_bankmachine6_refresh_req = soclinux_sdram_cmd_valid;
assign soclinux_sdram_bankmachine7_refresh_req = soclinux_sdram_cmd_valid;
assign soclinux_sdram_go_to_refresh = (((((((soclinux_sdram_bankmachine0_refresh_gnt & soclinux_sdram_bankmachine1_refresh_gnt) & soclinux_sdram_bankmachine2_refresh_gnt) & soclinux_sdram_bankmachine3_refresh_gnt) & soclinux_sdram_bankmachine4_refresh_gnt) & soclinux_sdram_bankmachine5_refresh_gnt) & soclinux_sdram_bankmachine6_refresh_gnt) & soclinux_sdram_bankmachine7_refresh_gnt);
assign soclinux_sdram_interface_rdata = {soclinux_sdram_dfi_p1_rddata, soclinux_sdram_dfi_p0_rddata};
assign {soclinux_sdram_dfi_p1_wrdata, soclinux_sdram_dfi_p0_wrdata} = soclinux_sdram_interface_wdata;
assign {soclinux_sdram_dfi_p1_wrdata_mask, soclinux_sdram_dfi_p0_wrdata_mask} = (~soclinux_sdram_interface_wdata_we);
always @(*) begin
    soclinux_sdram_choose_cmd_valids <= 8'd0;
    soclinux_sdram_choose_cmd_valids[0] <= (soclinux_sdram_bankmachine0_cmd_valid & (((soclinux_sdram_bankmachine0_cmd_payload_is_cmd & soclinux_sdram_choose_cmd_want_cmds) & ((~((soclinux_sdram_bankmachine0_cmd_payload_ras & (~soclinux_sdram_bankmachine0_cmd_payload_cas)) & (~soclinux_sdram_bankmachine0_cmd_payload_we))) | soclinux_sdram_choose_cmd_want_activates)) | ((soclinux_sdram_bankmachine0_cmd_payload_is_read == soclinux_sdram_choose_cmd_want_reads) & (soclinux_sdram_bankmachine0_cmd_payload_is_write == soclinux_sdram_choose_cmd_want_writes))));
    soclinux_sdram_choose_cmd_valids[1] <= (soclinux_sdram_bankmachine1_cmd_valid & (((soclinux_sdram_bankmachine1_cmd_payload_is_cmd & soclinux_sdram_choose_cmd_want_cmds) & ((~((soclinux_sdram_bankmachine1_cmd_payload_ras & (~soclinux_sdram_bankmachine1_cmd_payload_cas)) & (~soclinux_sdram_bankmachine1_cmd_payload_we))) | soclinux_sdram_choose_cmd_want_activates)) | ((soclinux_sdram_bankmachine1_cmd_payload_is_read == soclinux_sdram_choose_cmd_want_reads) & (soclinux_sdram_bankmachine1_cmd_payload_is_write == soclinux_sdram_choose_cmd_want_writes))));
    soclinux_sdram_choose_cmd_valids[2] <= (soclinux_sdram_bankmachine2_cmd_valid & (((soclinux_sdram_bankmachine2_cmd_payload_is_cmd & soclinux_sdram_choose_cmd_want_cmds) & ((~((soclinux_sdram_bankmachine2_cmd_payload_ras & (~soclinux_sdram_bankmachine2_cmd_payload_cas)) & (~soclinux_sdram_bankmachine2_cmd_payload_we))) | soclinux_sdram_choose_cmd_want_activates)) | ((soclinux_sdram_bankmachine2_cmd_payload_is_read == soclinux_sdram_choose_cmd_want_reads) & (soclinux_sdram_bankmachine2_cmd_payload_is_write == soclinux_sdram_choose_cmd_want_writes))));
    soclinux_sdram_choose_cmd_valids[3] <= (soclinux_sdram_bankmachine3_cmd_valid & (((soclinux_sdram_bankmachine3_cmd_payload_is_cmd & soclinux_sdram_choose_cmd_want_cmds) & ((~((soclinux_sdram_bankmachine3_cmd_payload_ras & (~soclinux_sdram_bankmachine3_cmd_payload_cas)) & (~soclinux_sdram_bankmachine3_cmd_payload_we))) | soclinux_sdram_choose_cmd_want_activates)) | ((soclinux_sdram_bankmachine3_cmd_payload_is_read == soclinux_sdram_choose_cmd_want_reads) & (soclinux_sdram_bankmachine3_cmd_payload_is_write == soclinux_sdram_choose_cmd_want_writes))));
    soclinux_sdram_choose_cmd_valids[4] <= (soclinux_sdram_bankmachine4_cmd_valid & (((soclinux_sdram_bankmachine4_cmd_payload_is_cmd & soclinux_sdram_choose_cmd_want_cmds) & ((~((soclinux_sdram_bankmachine4_cmd_payload_ras & (~soclinux_sdram_bankmachine4_cmd_payload_cas)) & (~soclinux_sdram_bankmachine4_cmd_payload_we))) | soclinux_sdram_choose_cmd_want_activates)) | ((soclinux_sdram_bankmachine4_cmd_payload_is_read == soclinux_sdram_choose_cmd_want_reads) & (soclinux_sdram_bankmachine4_cmd_payload_is_write == soclinux_sdram_choose_cmd_want_writes))));
    soclinux_sdram_choose_cmd_valids[5] <= (soclinux_sdram_bankmachine5_cmd_valid & (((soclinux_sdram_bankmachine5_cmd_payload_is_cmd & soclinux_sdram_choose_cmd_want_cmds) & ((~((soclinux_sdram_bankmachine5_cmd_payload_ras & (~soclinux_sdram_bankmachine5_cmd_payload_cas)) & (~soclinux_sdram_bankmachine5_cmd_payload_we))) | soclinux_sdram_choose_cmd_want_activates)) | ((soclinux_sdram_bankmachine5_cmd_payload_is_read == soclinux_sdram_choose_cmd_want_reads) & (soclinux_sdram_bankmachine5_cmd_payload_is_write == soclinux_sdram_choose_cmd_want_writes))));
    soclinux_sdram_choose_cmd_valids[6] <= (soclinux_sdram_bankmachine6_cmd_valid & (((soclinux_sdram_bankmachine6_cmd_payload_is_cmd & soclinux_sdram_choose_cmd_want_cmds) & ((~((soclinux_sdram_bankmachine6_cmd_payload_ras & (~soclinux_sdram_bankmachine6_cmd_payload_cas)) & (~soclinux_sdram_bankmachine6_cmd_payload_we))) | soclinux_sdram_choose_cmd_want_activates)) | ((soclinux_sdram_bankmachine6_cmd_payload_is_read == soclinux_sdram_choose_cmd_want_reads) & (soclinux_sdram_bankmachine6_cmd_payload_is_write == soclinux_sdram_choose_cmd_want_writes))));
    soclinux_sdram_choose_cmd_valids[7] <= (soclinux_sdram_bankmachine7_cmd_valid & (((soclinux_sdram_bankmachine7_cmd_payload_is_cmd & soclinux_sdram_choose_cmd_want_cmds) & ((~((soclinux_sdram_bankmachine7_cmd_payload_ras & (~soclinux_sdram_bankmachine7_cmd_payload_cas)) & (~soclinux_sdram_bankmachine7_cmd_payload_we))) | soclinux_sdram_choose_cmd_want_activates)) | ((soclinux_sdram_bankmachine7_cmd_payload_is_read == soclinux_sdram_choose_cmd_want_reads) & (soclinux_sdram_bankmachine7_cmd_payload_is_write == soclinux_sdram_choose_cmd_want_writes))));
end
assign soclinux_sdram_choose_cmd_request = soclinux_sdram_choose_cmd_valids;
assign soclinux_sdram_choose_cmd_cmd_valid = builder_comb_rhs_array_muxed8;
assign soclinux_sdram_choose_cmd_cmd_payload_a = builder_comb_rhs_array_muxed9;
assign soclinux_sdram_choose_cmd_cmd_payload_ba = builder_comb_rhs_array_muxed10;
assign soclinux_sdram_choose_cmd_cmd_payload_is_read = builder_comb_rhs_array_muxed11;
assign soclinux_sdram_choose_cmd_cmd_payload_is_write = builder_comb_rhs_array_muxed12;
assign soclinux_sdram_choose_cmd_cmd_payload_is_cmd = builder_comb_rhs_array_muxed13;
always @(*) begin
    soclinux_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (soclinux_sdram_choose_cmd_cmd_valid) begin
        soclinux_sdram_choose_cmd_cmd_payload_cas <= builder_comb_t_array_muxed0;
    end
end
always @(*) begin
    soclinux_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (soclinux_sdram_choose_cmd_cmd_valid) begin
        soclinux_sdram_choose_cmd_cmd_payload_ras <= builder_comb_t_array_muxed1;
    end
end
always @(*) begin
    soclinux_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (soclinux_sdram_choose_cmd_cmd_valid) begin
        soclinux_sdram_choose_cmd_cmd_payload_we <= builder_comb_t_array_muxed2;
    end
end
assign soclinux_sdram_choose_cmd_ce = (soclinux_sdram_choose_cmd_cmd_ready | (~soclinux_sdram_choose_cmd_cmd_valid));
always @(*) begin
    soclinux_sdram_choose_req_valids <= 8'd0;
    soclinux_sdram_choose_req_valids[0] <= (soclinux_sdram_bankmachine0_cmd_valid & (((soclinux_sdram_bankmachine0_cmd_payload_is_cmd & soclinux_sdram_choose_req_want_cmds) & ((~((soclinux_sdram_bankmachine0_cmd_payload_ras & (~soclinux_sdram_bankmachine0_cmd_payload_cas)) & (~soclinux_sdram_bankmachine0_cmd_payload_we))) | soclinux_sdram_choose_req_want_activates)) | ((soclinux_sdram_bankmachine0_cmd_payload_is_read == soclinux_sdram_choose_req_want_reads) & (soclinux_sdram_bankmachine0_cmd_payload_is_write == soclinux_sdram_choose_req_want_writes))));
    soclinux_sdram_choose_req_valids[1] <= (soclinux_sdram_bankmachine1_cmd_valid & (((soclinux_sdram_bankmachine1_cmd_payload_is_cmd & soclinux_sdram_choose_req_want_cmds) & ((~((soclinux_sdram_bankmachine1_cmd_payload_ras & (~soclinux_sdram_bankmachine1_cmd_payload_cas)) & (~soclinux_sdram_bankmachine1_cmd_payload_we))) | soclinux_sdram_choose_req_want_activates)) | ((soclinux_sdram_bankmachine1_cmd_payload_is_read == soclinux_sdram_choose_req_want_reads) & (soclinux_sdram_bankmachine1_cmd_payload_is_write == soclinux_sdram_choose_req_want_writes))));
    soclinux_sdram_choose_req_valids[2] <= (soclinux_sdram_bankmachine2_cmd_valid & (((soclinux_sdram_bankmachine2_cmd_payload_is_cmd & soclinux_sdram_choose_req_want_cmds) & ((~((soclinux_sdram_bankmachine2_cmd_payload_ras & (~soclinux_sdram_bankmachine2_cmd_payload_cas)) & (~soclinux_sdram_bankmachine2_cmd_payload_we))) | soclinux_sdram_choose_req_want_activates)) | ((soclinux_sdram_bankmachine2_cmd_payload_is_read == soclinux_sdram_choose_req_want_reads) & (soclinux_sdram_bankmachine2_cmd_payload_is_write == soclinux_sdram_choose_req_want_writes))));
    soclinux_sdram_choose_req_valids[3] <= (soclinux_sdram_bankmachine3_cmd_valid & (((soclinux_sdram_bankmachine3_cmd_payload_is_cmd & soclinux_sdram_choose_req_want_cmds) & ((~((soclinux_sdram_bankmachine3_cmd_payload_ras & (~soclinux_sdram_bankmachine3_cmd_payload_cas)) & (~soclinux_sdram_bankmachine3_cmd_payload_we))) | soclinux_sdram_choose_req_want_activates)) | ((soclinux_sdram_bankmachine3_cmd_payload_is_read == soclinux_sdram_choose_req_want_reads) & (soclinux_sdram_bankmachine3_cmd_payload_is_write == soclinux_sdram_choose_req_want_writes))));
    soclinux_sdram_choose_req_valids[4] <= (soclinux_sdram_bankmachine4_cmd_valid & (((soclinux_sdram_bankmachine4_cmd_payload_is_cmd & soclinux_sdram_choose_req_want_cmds) & ((~((soclinux_sdram_bankmachine4_cmd_payload_ras & (~soclinux_sdram_bankmachine4_cmd_payload_cas)) & (~soclinux_sdram_bankmachine4_cmd_payload_we))) | soclinux_sdram_choose_req_want_activates)) | ((soclinux_sdram_bankmachine4_cmd_payload_is_read == soclinux_sdram_choose_req_want_reads) & (soclinux_sdram_bankmachine4_cmd_payload_is_write == soclinux_sdram_choose_req_want_writes))));
    soclinux_sdram_choose_req_valids[5] <= (soclinux_sdram_bankmachine5_cmd_valid & (((soclinux_sdram_bankmachine5_cmd_payload_is_cmd & soclinux_sdram_choose_req_want_cmds) & ((~((soclinux_sdram_bankmachine5_cmd_payload_ras & (~soclinux_sdram_bankmachine5_cmd_payload_cas)) & (~soclinux_sdram_bankmachine5_cmd_payload_we))) | soclinux_sdram_choose_req_want_activates)) | ((soclinux_sdram_bankmachine5_cmd_payload_is_read == soclinux_sdram_choose_req_want_reads) & (soclinux_sdram_bankmachine5_cmd_payload_is_write == soclinux_sdram_choose_req_want_writes))));
    soclinux_sdram_choose_req_valids[6] <= (soclinux_sdram_bankmachine6_cmd_valid & (((soclinux_sdram_bankmachine6_cmd_payload_is_cmd & soclinux_sdram_choose_req_want_cmds) & ((~((soclinux_sdram_bankmachine6_cmd_payload_ras & (~soclinux_sdram_bankmachine6_cmd_payload_cas)) & (~soclinux_sdram_bankmachine6_cmd_payload_we))) | soclinux_sdram_choose_req_want_activates)) | ((soclinux_sdram_bankmachine6_cmd_payload_is_read == soclinux_sdram_choose_req_want_reads) & (soclinux_sdram_bankmachine6_cmd_payload_is_write == soclinux_sdram_choose_req_want_writes))));
    soclinux_sdram_choose_req_valids[7] <= (soclinux_sdram_bankmachine7_cmd_valid & (((soclinux_sdram_bankmachine7_cmd_payload_is_cmd & soclinux_sdram_choose_req_want_cmds) & ((~((soclinux_sdram_bankmachine7_cmd_payload_ras & (~soclinux_sdram_bankmachine7_cmd_payload_cas)) & (~soclinux_sdram_bankmachine7_cmd_payload_we))) | soclinux_sdram_choose_req_want_activates)) | ((soclinux_sdram_bankmachine7_cmd_payload_is_read == soclinux_sdram_choose_req_want_reads) & (soclinux_sdram_bankmachine7_cmd_payload_is_write == soclinux_sdram_choose_req_want_writes))));
end
assign soclinux_sdram_choose_req_request = soclinux_sdram_choose_req_valids;
assign soclinux_sdram_choose_req_cmd_valid = builder_comb_rhs_array_muxed14;
assign soclinux_sdram_choose_req_cmd_payload_a = builder_comb_rhs_array_muxed15;
assign soclinux_sdram_choose_req_cmd_payload_ba = builder_comb_rhs_array_muxed16;
assign soclinux_sdram_choose_req_cmd_payload_is_read = builder_comb_rhs_array_muxed17;
assign soclinux_sdram_choose_req_cmd_payload_is_write = builder_comb_rhs_array_muxed18;
assign soclinux_sdram_choose_req_cmd_payload_is_cmd = builder_comb_rhs_array_muxed19;
always @(*) begin
    soclinux_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (soclinux_sdram_choose_req_cmd_valid) begin
        soclinux_sdram_choose_req_cmd_payload_cas <= builder_comb_t_array_muxed3;
    end
end
always @(*) begin
    soclinux_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (soclinux_sdram_choose_req_cmd_valid) begin
        soclinux_sdram_choose_req_cmd_payload_ras <= builder_comb_t_array_muxed4;
    end
end
always @(*) begin
    soclinux_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (soclinux_sdram_choose_req_cmd_valid) begin
        soclinux_sdram_choose_req_cmd_payload_we <= builder_comb_t_array_muxed5;
    end
end
always @(*) begin
    soclinux_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & (soclinux_sdram_choose_cmd_grant == 1'd0))) begin
        soclinux_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_grant == 1'd0))) begin
        soclinux_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soclinux_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & (soclinux_sdram_choose_cmd_grant == 1'd1))) begin
        soclinux_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_grant == 1'd1))) begin
        soclinux_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soclinux_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & (soclinux_sdram_choose_cmd_grant == 2'd2))) begin
        soclinux_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_grant == 2'd2))) begin
        soclinux_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soclinux_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & (soclinux_sdram_choose_cmd_grant == 2'd3))) begin
        soclinux_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_grant == 2'd3))) begin
        soclinux_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soclinux_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & (soclinux_sdram_choose_cmd_grant == 3'd4))) begin
        soclinux_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_grant == 3'd4))) begin
        soclinux_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soclinux_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & (soclinux_sdram_choose_cmd_grant == 3'd5))) begin
        soclinux_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_grant == 3'd5))) begin
        soclinux_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soclinux_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & (soclinux_sdram_choose_cmd_grant == 3'd6))) begin
        soclinux_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_grant == 3'd6))) begin
        soclinux_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    soclinux_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & (soclinux_sdram_choose_cmd_grant == 3'd7))) begin
        soclinux_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & (soclinux_sdram_choose_req_grant == 3'd7))) begin
        soclinux_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign soclinux_sdram_choose_req_ce = (soclinux_sdram_choose_req_cmd_ready | (~soclinux_sdram_choose_req_cmd_valid));
assign soclinux_sdram_dfi_p0_reset_n = 1'd1;
assign soclinux_sdram_dfi_p0_cke = {1{soclinux_sdram_steerer0}};
assign soclinux_sdram_dfi_p0_odt = {1{soclinux_sdram_steerer1}};
assign soclinux_sdram_dfi_p1_reset_n = 1'd1;
assign soclinux_sdram_dfi_p1_cke = {1{soclinux_sdram_steerer2}};
assign soclinux_sdram_dfi_p1_odt = {1{soclinux_sdram_steerer3}};
assign soclinux_sdram_tfawcon_count = ((soclinux_sdram_tfawcon_window[0] + soclinux_sdram_tfawcon_window[1]) + soclinux_sdram_tfawcon_window[2]);
always @(*) begin
    builder_soclinux_multiplexer_next_state <= 4'd0;
    soclinux_sdram_choose_cmd_cmd_ready <= 1'd0;
    soclinux_sdram_choose_cmd_want_activates <= 1'd0;
    soclinux_sdram_choose_req_cmd_ready <= 1'd0;
    soclinux_sdram_choose_req_want_reads <= 1'd0;
    soclinux_sdram_choose_req_want_writes <= 1'd0;
    soclinux_sdram_cmd_ready <= 1'd0;
    soclinux_sdram_en0 <= 1'd0;
    soclinux_sdram_en1 <= 1'd0;
    soclinux_sdram_steerer_sel0 <= 2'd0;
    soclinux_sdram_steerer_sel1 <= 2'd0;
    builder_soclinux_multiplexer_next_state <= builder_soclinux_multiplexer_state;
    case (builder_soclinux_multiplexer_state)
        1'd1: begin
            soclinux_sdram_en1 <= 1'd1;
            soclinux_sdram_choose_req_want_writes <= 1'd1;
            if (1'd0) begin
                soclinux_sdram_choose_req_cmd_ready <= (soclinux_sdram_cas_allowed & ((~((soclinux_sdram_choose_req_cmd_payload_ras & (~soclinux_sdram_choose_req_cmd_payload_cas)) & (~soclinux_sdram_choose_req_cmd_payload_we))) | soclinux_sdram_ras_allowed));
            end else begin
                soclinux_sdram_choose_cmd_want_activates <= soclinux_sdram_ras_allowed;
                soclinux_sdram_choose_cmd_cmd_ready <= ((~((soclinux_sdram_choose_cmd_cmd_payload_ras & (~soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~soclinux_sdram_choose_cmd_cmd_payload_we))) | soclinux_sdram_ras_allowed);
                soclinux_sdram_choose_req_cmd_ready <= soclinux_sdram_cas_allowed;
            end
            soclinux_sdram_steerer_sel0 <= 1'd0;
            if (1'd0) begin
                soclinux_sdram_steerer_sel0 <= 2'd2;
            end
            if (1'd1) begin
                soclinux_sdram_steerer_sel0 <= 1'd1;
            end
            soclinux_sdram_steerer_sel1 <= 1'd0;
            if (1'd1) begin
                soclinux_sdram_steerer_sel1 <= 2'd2;
            end
            if (1'd0) begin
                soclinux_sdram_steerer_sel1 <= 1'd1;
            end
            if (soclinux_sdram_read_available) begin
                if (((~soclinux_sdram_write_available) | soclinux_sdram_max_time1)) begin
                    builder_soclinux_multiplexer_next_state <= 2'd3;
                end
            end
            if (soclinux_sdram_go_to_refresh) begin
                builder_soclinux_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            soclinux_sdram_steerer_sel0 <= 2'd3;
            soclinux_sdram_cmd_ready <= 1'd1;
            if (soclinux_sdram_cmd_last) begin
                builder_soclinux_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (soclinux_sdram_twtrcon_ready) begin
                builder_soclinux_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            builder_soclinux_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            builder_soclinux_multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            builder_soclinux_multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            builder_soclinux_multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            builder_soclinux_multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            builder_soclinux_multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            builder_soclinux_multiplexer_next_state <= 4'd11;
        end
        4'd11: begin
            builder_soclinux_multiplexer_next_state <= 4'd12;
        end
        4'd12: begin
            builder_soclinux_multiplexer_next_state <= 4'd13;
        end
        4'd13: begin
            builder_soclinux_multiplexer_next_state <= 4'd14;
        end
        4'd14: begin
            builder_soclinux_multiplexer_next_state <= 1'd1;
        end
        default: begin
            soclinux_sdram_en0 <= 1'd1;
            soclinux_sdram_choose_req_want_reads <= 1'd1;
            if (1'd0) begin
                soclinux_sdram_choose_req_cmd_ready <= (soclinux_sdram_cas_allowed & ((~((soclinux_sdram_choose_req_cmd_payload_ras & (~soclinux_sdram_choose_req_cmd_payload_cas)) & (~soclinux_sdram_choose_req_cmd_payload_we))) | soclinux_sdram_ras_allowed));
            end else begin
                soclinux_sdram_choose_cmd_want_activates <= soclinux_sdram_ras_allowed;
                soclinux_sdram_choose_cmd_cmd_ready <= ((~((soclinux_sdram_choose_cmd_cmd_payload_ras & (~soclinux_sdram_choose_cmd_cmd_payload_cas)) & (~soclinux_sdram_choose_cmd_cmd_payload_we))) | soclinux_sdram_ras_allowed);
                soclinux_sdram_choose_req_cmd_ready <= soclinux_sdram_cas_allowed;
            end
            soclinux_sdram_steerer_sel0 <= 1'd0;
            if (1'd1) begin
                soclinux_sdram_steerer_sel0 <= 2'd2;
            end
            if (1'd0) begin
                soclinux_sdram_steerer_sel0 <= 1'd1;
            end
            soclinux_sdram_steerer_sel1 <= 1'd0;
            if (1'd0) begin
                soclinux_sdram_steerer_sel1 <= 2'd2;
            end
            if (1'd1) begin
                soclinux_sdram_steerer_sel1 <= 1'd1;
            end
            if (soclinux_sdram_write_available) begin
                if (((~soclinux_sdram_read_available) | soclinux_sdram_max_time0)) begin
                    builder_soclinux_multiplexer_next_state <= 3'd4;
                end
            end
            if (soclinux_sdram_go_to_refresh) begin
                builder_soclinux_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign builder_soclinux_roundrobin0_request = {(((soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_soclinux_locked0 | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin0_ce = ((~soclinux_sdram_interface_bank0_valid) & (~soclinux_sdram_interface_bank0_lock));
assign soclinux_sdram_interface_bank0_addr = builder_comb_rhs_array_muxed20;
assign soclinux_sdram_interface_bank0_we = builder_comb_rhs_array_muxed21;
assign soclinux_sdram_interface_bank0_valid = builder_comb_rhs_array_muxed22;
assign builder_soclinux_roundrobin1_request = {(((soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_soclinux_locked1 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin1_ce = ((~soclinux_sdram_interface_bank1_valid) & (~soclinux_sdram_interface_bank1_lock));
assign soclinux_sdram_interface_bank1_addr = builder_comb_rhs_array_muxed23;
assign soclinux_sdram_interface_bank1_we = builder_comb_rhs_array_muxed24;
assign soclinux_sdram_interface_bank1_valid = builder_comb_rhs_array_muxed25;
assign builder_soclinux_roundrobin2_request = {(((soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_soclinux_locked2 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin2_ce = ((~soclinux_sdram_interface_bank2_valid) & (~soclinux_sdram_interface_bank2_lock));
assign soclinux_sdram_interface_bank2_addr = builder_comb_rhs_array_muxed26;
assign soclinux_sdram_interface_bank2_we = builder_comb_rhs_array_muxed27;
assign soclinux_sdram_interface_bank2_valid = builder_comb_rhs_array_muxed28;
assign builder_soclinux_roundrobin3_request = {(((soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_soclinux_locked3 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin3_ce = ((~soclinux_sdram_interface_bank3_valid) & (~soclinux_sdram_interface_bank3_lock));
assign soclinux_sdram_interface_bank3_addr = builder_comb_rhs_array_muxed29;
assign soclinux_sdram_interface_bank3_we = builder_comb_rhs_array_muxed30;
assign soclinux_sdram_interface_bank3_valid = builder_comb_rhs_array_muxed31;
assign builder_soclinux_roundrobin4_request = {(((soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_soclinux_locked4 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin4_ce = ((~soclinux_sdram_interface_bank4_valid) & (~soclinux_sdram_interface_bank4_lock));
assign soclinux_sdram_interface_bank4_addr = builder_comb_rhs_array_muxed32;
assign soclinux_sdram_interface_bank4_we = builder_comb_rhs_array_muxed33;
assign soclinux_sdram_interface_bank4_valid = builder_comb_rhs_array_muxed34;
assign builder_soclinux_roundrobin5_request = {(((soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_soclinux_locked5 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin5_ce = ((~soclinux_sdram_interface_bank5_valid) & (~soclinux_sdram_interface_bank5_lock));
assign soclinux_sdram_interface_bank5_addr = builder_comb_rhs_array_muxed35;
assign soclinux_sdram_interface_bank5_we = builder_comb_rhs_array_muxed36;
assign soclinux_sdram_interface_bank5_valid = builder_comb_rhs_array_muxed37;
assign builder_soclinux_roundrobin6_request = {(((soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_soclinux_locked6 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin6_ce = ((~soclinux_sdram_interface_bank6_valid) & (~soclinux_sdram_interface_bank6_lock));
assign soclinux_sdram_interface_bank6_addr = builder_comb_rhs_array_muxed38;
assign soclinux_sdram_interface_bank6_we = builder_comb_rhs_array_muxed39;
assign soclinux_sdram_interface_bank6_valid = builder_comb_rhs_array_muxed40;
assign builder_soclinux_roundrobin7_request = {(((soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_soclinux_locked7 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))))) & soclinux_port_cmd_valid)};
assign builder_soclinux_roundrobin7_ce = ((~soclinux_sdram_interface_bank7_valid) & (~soclinux_sdram_interface_bank7_lock));
assign soclinux_sdram_interface_bank7_addr = builder_comb_rhs_array_muxed41;
assign soclinux_sdram_interface_bank7_we = builder_comb_rhs_array_muxed42;
assign soclinux_sdram_interface_bank7_valid = builder_comb_rhs_array_muxed43;
assign soclinux_port_cmd_ready = ((((((((1'd0 | (((builder_soclinux_roundrobin0_grant == 1'd0) & ((soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_soclinux_locked0 | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & soclinux_sdram_interface_bank0_ready)) | (((builder_soclinux_roundrobin1_grant == 1'd0) & ((soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_soclinux_locked1 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & soclinux_sdram_interface_bank1_ready)) | (((builder_soclinux_roundrobin2_grant == 1'd0) & ((soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_soclinux_locked2 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & soclinux_sdram_interface_bank2_ready)) | (((builder_soclinux_roundrobin3_grant == 1'd0) & ((soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_soclinux_locked3 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & soclinux_sdram_interface_bank3_ready)) | (((builder_soclinux_roundrobin4_grant == 1'd0) & ((soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_soclinux_locked4 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & soclinux_sdram_interface_bank4_ready)) | (((builder_soclinux_roundrobin5_grant == 1'd0) & ((soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_soclinux_locked5 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & soclinux_sdram_interface_bank5_ready)) | (((builder_soclinux_roundrobin6_grant == 1'd0) & ((soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_soclinux_locked6 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0)))))) & soclinux_sdram_interface_bank6_ready)) | (((builder_soclinux_roundrobin7_grant == 1'd0) & ((soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_soclinux_locked7 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0)))))) & soclinux_sdram_interface_bank7_ready));
assign soclinux_port_wdata_ready = builder_soclinux_new_master_wdata_ready2;
assign soclinux_port_rdata_valid = builder_soclinux_new_master_rdata_valid12;
always @(*) begin
    soclinux_sdram_interface_wdata <= 128'd0;
    soclinux_sdram_interface_wdata_we <= 16'd0;
    case ({builder_soclinux_new_master_wdata_ready2})
        1'd1: begin
            soclinux_sdram_interface_wdata <= soclinux_port_wdata_payload_data;
            soclinux_sdram_interface_wdata_we <= soclinux_port_wdata_payload_we;
        end
        default: begin
            soclinux_sdram_interface_wdata <= 1'd0;
            soclinux_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign soclinux_port_rdata_payload_data = soclinux_sdram_interface_rdata;
assign builder_soclinux_roundrobin0_grant = 1'd0;
assign builder_soclinux_roundrobin1_grant = 1'd0;
assign builder_soclinux_roundrobin2_grant = 1'd0;
assign builder_soclinux_roundrobin3_grant = 1'd0;
assign builder_soclinux_roundrobin4_grant = 1'd0;
assign builder_soclinux_roundrobin5_grant = 1'd0;
assign builder_soclinux_roundrobin6_grant = 1'd0;
assign builder_soclinux_roundrobin7_grant = 1'd0;
assign soclinux_data_port_adr = soclinux_wb_sdram_adr[6:2];
always @(*) begin
    soclinux_data_port_dat_w <= 128'd0;
    soclinux_data_port_we <= 16'd0;
    if (soclinux_write_from_slave) begin
        soclinux_data_port_dat_w <= soclinux_interface_dat_r;
        soclinux_data_port_we <= {16{1'd1}};
    end else begin
        soclinux_data_port_dat_w <= {4{soclinux_wb_sdram_dat_w}};
        if ((((soclinux_wb_sdram_cyc & soclinux_wb_sdram_stb) & soclinux_wb_sdram_we) & soclinux_wb_sdram_ack)) begin
            soclinux_data_port_we <= {({4{(soclinux_wb_sdram_adr[1:0] == 2'd3)}} & soclinux_wb_sdram_sel), ({4{(soclinux_wb_sdram_adr[1:0] == 2'd2)}} & soclinux_wb_sdram_sel), ({4{(soclinux_wb_sdram_adr[1:0] == 1'd1)}} & soclinux_wb_sdram_sel), ({4{(soclinux_wb_sdram_adr[1:0] == 1'd0)}} & soclinux_wb_sdram_sel)};
        end
    end
end
assign soclinux_interface_dat_w = soclinux_data_port_dat_r;
assign soclinux_interface_sel = 16'd65535;
always @(*) begin
    soclinux_wb_sdram_dat_r <= 32'd0;
    case (soclinux_adr_offset_r)
        1'd0: begin
            soclinux_wb_sdram_dat_r <= soclinux_data_port_dat_r[31:0];
        end
        1'd1: begin
            soclinux_wb_sdram_dat_r <= soclinux_data_port_dat_r[63:32];
        end
        2'd2: begin
            soclinux_wb_sdram_dat_r <= soclinux_data_port_dat_r[95:64];
        end
        default: begin
            soclinux_wb_sdram_dat_r <= soclinux_data_port_dat_r[127:96];
        end
    endcase
end
assign {soclinux_tag_do_dirty, soclinux_tag_do_tag} = soclinux_tag_port_dat_r;
assign soclinux_tag_port_dat_w = {soclinux_tag_di_dirty, soclinux_tag_di_tag};
assign soclinux_tag_port_adr = soclinux_wb_sdram_adr[6:2];
assign soclinux_tag_di_tag = soclinux_wb_sdram_adr[29:7];
assign soclinux_interface_adr = {soclinux_tag_do_tag, soclinux_wb_sdram_adr[6:2]};
always @(*) begin
    builder_soclinux_fullmemorywe_next_state <= 2'd0;
    soclinux_interface_cyc <= 1'd0;
    soclinux_interface_stb <= 1'd0;
    soclinux_interface_we <= 1'd0;
    soclinux_tag_di_dirty <= 1'd0;
    soclinux_tag_port_we <= 1'd0;
    soclinux_wb_sdram_ack <= 1'd0;
    soclinux_word_clr <= 1'd0;
    soclinux_word_inc <= 1'd0;
    soclinux_write_from_slave <= 1'd0;
    builder_soclinux_fullmemorywe_next_state <= builder_soclinux_fullmemorywe_state;
    case (builder_soclinux_fullmemorywe_state)
        1'd1: begin
            soclinux_word_clr <= 1'd1;
            if ((soclinux_tag_do_tag == soclinux_wb_sdram_adr[29:7])) begin
                soclinux_wb_sdram_ack <= 1'd1;
                if (soclinux_wb_sdram_we) begin
                    soclinux_tag_di_dirty <= 1'd1;
                    soclinux_tag_port_we <= 1'd1;
                end
                builder_soclinux_fullmemorywe_next_state <= 1'd0;
            end else begin
                if (soclinux_tag_do_dirty) begin
                    builder_soclinux_fullmemorywe_next_state <= 2'd2;
                end else begin
                    soclinux_tag_port_we <= 1'd1;
                    soclinux_word_clr <= 1'd1;
                    builder_soclinux_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            soclinux_interface_stb <= 1'd1;
            soclinux_interface_cyc <= 1'd1;
            soclinux_interface_we <= 1'd1;
            if (soclinux_interface_ack) begin
                soclinux_word_inc <= 1'd1;
                if (1'd1) begin
                    soclinux_tag_port_we <= 1'd1;
                    soclinux_word_clr <= 1'd1;
                    builder_soclinux_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            soclinux_interface_stb <= 1'd1;
            soclinux_interface_cyc <= 1'd1;
            soclinux_interface_we <= 1'd0;
            if (soclinux_interface_ack) begin
                soclinux_write_from_slave <= 1'd1;
                soclinux_word_inc <= 1'd1;
                if (1'd1) begin
                    builder_soclinux_fullmemorywe_next_state <= 1'd1;
                end else begin
                    builder_soclinux_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((soclinux_wb_sdram_cyc & soclinux_wb_sdram_stb)) begin
                builder_soclinux_fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
assign soclinux_port_cmd_payload_addr = (soclinux_interface_adr - 27'd67108864);
assign soclinux_port_cmd_payload_we = soclinux_interface_we;
assign soclinux_port_cmd_last = (~soclinux_interface_we);
assign soclinux_port_flush = (~soclinux_interface_cyc);
always @(*) begin
    soclinux_port_wdata_valid <= 1'd0;
    soclinux_port_wdata_valid <= (soclinux_interface_stb & soclinux_interface_we);
    if (1'd1) begin
        if ((~soclinux_is_ongoing)) begin
            soclinux_port_wdata_valid <= 1'd0;
        end
    end
end
assign soclinux_port_wdata_payload_data = soclinux_interface_dat_w;
assign soclinux_port_wdata_payload_we = soclinux_interface_sel;
assign soclinux_port_rdata_ready = 1'd1;
always @(*) begin
    builder_soclinux_litedramwishbone2native_next_state <= 2'd0;
    soclinux_aborted_litedramwishbone2native_next_value <= 1'd0;
    soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd0;
    soclinux_interface_ack <= 1'd0;
    soclinux_interface_dat_r <= 128'd0;
    soclinux_is_ongoing <= 1'd0;
    soclinux_port_cmd_valid <= 1'd0;
    builder_soclinux_litedramwishbone2native_next_state <= builder_soclinux_litedramwishbone2native_state;
    case (builder_soclinux_litedramwishbone2native_state)
        1'd1: begin
            soclinux_is_ongoing <= 1'd1;
            soclinux_aborted_litedramwishbone2native_next_value <= ((~soclinux_interface_cyc) | soclinux_aborted);
            soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if ((soclinux_port_wdata_valid & soclinux_port_wdata_ready)) begin
                soclinux_interface_ack <= (soclinux_interface_cyc & (~soclinux_aborted));
                builder_soclinux_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        2'd2: begin
            soclinux_aborted_litedramwishbone2native_next_value <= ((~soclinux_interface_cyc) | soclinux_aborted);
            soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if (soclinux_port_rdata_valid) begin
                soclinux_interface_ack <= (soclinux_interface_cyc & (~soclinux_aborted));
                soclinux_interface_dat_r <= soclinux_port_rdata_payload_data;
                builder_soclinux_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        default: begin
            soclinux_port_cmd_valid <= (soclinux_interface_cyc & soclinux_interface_stb);
            if (((soclinux_port_cmd_valid & soclinux_port_cmd_ready) & soclinux_interface_we)) begin
                builder_soclinux_litedramwishbone2native_next_state <= 1'd1;
            end
            if (((soclinux_port_cmd_valid & soclinux_port_cmd_ready) & (~soclinux_interface_we))) begin
                builder_soclinux_litedramwishbone2native_next_state <= 2'd2;
            end
            soclinux_aborted_litedramwishbone2native_next_value <= 1'd0;
            soclinux_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
    endcase
end
assign leds_wait = (~leds_done);
always @(*) begin
    leds_leds <= 6'd0;
    if ((leds_mode == 1'd1)) begin
        leds_leds <= leds_storage;
    end else begin
        leds_leds <= leds_chaser;
    end
end
assign {led5, led4, led3, led2, led1, led0} = (leds_leds ^ 1'd0);
assign leds_done = (leds_count == 1'd0);
assign soclinux_start0 = soclinux_start1;
assign soclinux_length0 = soclinux_length1;
assign soclinux_done1 = soclinux_done0;
assign soclinux_mode0 = 1'd0;
assign soclinux_mosi = soclinux_mosi_storage;
assign soclinux_miso_status = soclinux_miso;
assign soclinux_cs = soclinux_sel;
assign soclinux_cs_mode = soclinux_mode1;
assign soclinux_loopback = soclinux_mode2;
assign soclinux_clk_rise = (soclinux_clk_divider1 == (soclinux_clk_divider0[15:1] - 1'd1));
assign soclinux_clk_fall = (soclinux_clk_divider1 == (soclinux_clk_divider0 - 1'd1));
assign soclinux_clk_divider0 = soclinux_storage;
always @(*) begin
    builder_soclinux_spimaster_next_state <= 2'd0;
    soclinux_clk_enable <= 1'd0;
    soclinux_count_spimaster_next_value <= 3'd0;
    soclinux_count_spimaster_next_value_ce <= 1'd0;
    soclinux_done0 <= 1'd0;
    soclinux_irq <= 1'd0;
    soclinux_miso_latch <= 1'd0;
    soclinux_mosi_latch <= 1'd0;
    soclinux_xfer_enable <= 1'd0;
    builder_soclinux_spimaster_next_state <= builder_soclinux_spimaster_state;
    case (builder_soclinux_spimaster_state)
        1'd1: begin
            soclinux_count_spimaster_next_value <= 1'd0;
            soclinux_count_spimaster_next_value_ce <= 1'd1;
            if (soclinux_clk_fall) begin
                soclinux_xfer_enable <= 1'd1;
                builder_soclinux_spimaster_next_state <= 2'd2;
            end
        end
        2'd2: begin
            soclinux_clk_enable <= 1'd1;
            soclinux_xfer_enable <= 1'd1;
            if (soclinux_clk_fall) begin
                soclinux_count_spimaster_next_value <= (soclinux_count + 1'd1);
                soclinux_count_spimaster_next_value_ce <= 1'd1;
                if ((soclinux_count == (soclinux_length0 - 1'd1))) begin
                    builder_soclinux_spimaster_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            soclinux_xfer_enable <= 1'd1;
            if (soclinux_clk_rise) begin
                soclinux_miso_latch <= 1'd1;
                soclinux_irq <= 1'd1;
                builder_soclinux_spimaster_next_state <= 1'd0;
            end
        end
        default: begin
            soclinux_done0 <= 1'd1;
            if (soclinux_start0) begin
                soclinux_done0 <= 1'd0;
                soclinux_mosi_latch <= 1'd1;
                builder_soclinux_spimaster_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_soclinux_adr_wishbone2csr_next_value1 <= 14'd0;
    builder_soclinux_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    builder_soclinux_dat_w_wishbone2csr_next_value0 <= 32'd0;
    builder_soclinux_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    builder_soclinux_we_wishbone2csr_next_value2 <= 1'd0;
    builder_soclinux_we_wishbone2csr_next_value_ce2 <= 1'd0;
    builder_soclinux_wishbone2csr_next_state <= 2'd0;
    builder_soclinux_wishbone_ack <= 1'd0;
    builder_soclinux_wishbone_dat_r <= 32'd0;
    builder_soclinux_wishbone2csr_next_state <= builder_soclinux_wishbone2csr_state;
    case (builder_soclinux_wishbone2csr_state)
        1'd1: begin
            builder_soclinux_adr_wishbone2csr_next_value1 <= 1'd0;
            builder_soclinux_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            builder_soclinux_we_wishbone2csr_next_value2 <= 1'd0;
            builder_soclinux_we_wishbone2csr_next_value_ce2 <= 1'd1;
            builder_soclinux_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            builder_soclinux_wishbone_ack <= 1'd1;
            builder_soclinux_wishbone_dat_r <= builder_soclinux_dat_r;
            builder_soclinux_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            builder_soclinux_dat_w_wishbone2csr_next_value0 <= builder_soclinux_wishbone_dat_w;
            builder_soclinux_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((builder_soclinux_wishbone_cyc & builder_soclinux_wishbone_stb)) begin
                builder_soclinux_adr_wishbone2csr_next_value1 <= builder_soclinux_wishbone_adr;
                builder_soclinux_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                builder_soclinux_we_wishbone2csr_next_value2 <= (builder_soclinux_wishbone_we & (builder_soclinux_wishbone_sel != 1'd0));
                builder_soclinux_we_wishbone2csr_next_value_ce2 <= 1'd1;
                builder_soclinux_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_in_r = builder_csr_bankarray_interface0_bank_bus_dat_w[4:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_in_re <= 1'd0;
    builder_csr_bankarray_csrbank0_in_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank0_in_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_in_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank0_in_w = buttons_status[4:0];
assign buttons_we = builder_csr_bankarray_csrbank0_in_we;
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_reset0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_reset0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_reset0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank1_reset0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_reset0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_scratch0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_scratch0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_scratch0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank1_scratch0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_scratch0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_bus_errors_r = builder_csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_bus_errors_re <= 1'd0;
    builder_csr_bankarray_csrbank1_bus_errors_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank1_bus_errors_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_bus_errors_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
always @(*) begin
    soclinux_soc_rst <= 1'd0;
    if (soclinux_reset_re) begin
        soclinux_soc_rst <= soclinux_reset_storage[0];
    end
end
assign soclinux_cpu_rst = soclinux_reset_storage[1];
assign builder_csr_bankarray_csrbank1_reset0_w = soclinux_reset_storage[1:0];
assign builder_csr_bankarray_csrbank1_scratch0_w = soclinux_scratch_storage[31:0];
assign builder_csr_bankarray_csrbank1_bus_errors_w = soclinux_bus_errors_status[31:0];
assign soclinux_bus_errors_we = builder_csr_bankarray_csrbank1_bus_errors_we;
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 3'd4);
assign builder_csr_bankarray_csrbank2_dly_sel0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_dly_sel0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_dly_sel0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank2_dly_sel0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_dly_sel0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign gw2ddrphy_rdly_dq_rst_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    gw2ddrphy_rdly_dq_rst_re <= 1'd0;
    gw2ddrphy_rdly_dq_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        gw2ddrphy_rdly_dq_rst_re <= builder_csr_bankarray_interface2_bank_bus_we;
        gw2ddrphy_rdly_dq_rst_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign gw2ddrphy_rdly_dq_inc_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    gw2ddrphy_rdly_dq_inc_re <= 1'd0;
    gw2ddrphy_rdly_dq_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        gw2ddrphy_rdly_dq_inc_re <= builder_csr_bankarray_interface2_bank_bus_we;
        gw2ddrphy_rdly_dq_inc_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign gw2ddrphy_rdly_dq_bitslip_rst_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    gw2ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    gw2ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        gw2ddrphy_rdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface2_bank_bus_we;
        gw2ddrphy_rdly_dq_bitslip_rst_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign gw2ddrphy_rdly_dq_bitslip_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    gw2ddrphy_rdly_dq_bitslip_re <= 1'd0;
    gw2ddrphy_rdly_dq_bitslip_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
        gw2ddrphy_rdly_dq_bitslip_re <= builder_csr_bankarray_interface2_bank_bus_we;
        gw2ddrphy_rdly_dq_bitslip_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign gw2ddrphy_burstdet_clr_r = builder_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    gw2ddrphy_burstdet_clr_re <= 1'd0;
    gw2ddrphy_burstdet_clr_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
        gw2ddrphy_burstdet_clr_re <= builder_csr_bankarray_interface2_bank_bus_we;
        gw2ddrphy_burstdet_clr_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank2_burstdet_seen_r = builder_csr_bankarray_interface2_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_burstdet_seen_re <= 1'd0;
    builder_csr_bankarray_csrbank2_burstdet_seen_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank2_burstdet_seen_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_burstdet_seen_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank2_dly_sel0_w = gw2ddrphy_dly_sel_storage[1:0];
assign builder_csr_bankarray_csrbank2_burstdet_seen_w = gw2ddrphy_burstdet_seen_status[1:0];
assign gw2ddrphy_burstdet_seen_we = builder_csr_bankarray_csrbank2_burstdet_seen_we;
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 3'd5);
always @(*) begin
    builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (builder_csr_bankarray_sel_r) begin
        builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
    end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[4:0];
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd6);
assign builder_csr_bankarray_csrbank3_out0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[5:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_out0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_out0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank3_out0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_out0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_out0_w = leds_storage[5:0];
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd7);
assign builder_csr_bankarray_csrbank4_dfii_control0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank4_dfii_control0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_control0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi0_command0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi0_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi0_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank4_dfii_pi0_command0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi0_command0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign soclinux_sdram_phaseinjector0_command_issue_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    soclinux_sdram_phaseinjector0_command_issue_re <= 1'd0;
    soclinux_sdram_phaseinjector0_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        soclinux_sdram_phaseinjector0_command_issue_re <= builder_csr_bankarray_interface4_bank_bus_we;
        soclinux_sdram_phaseinjector0_command_issue_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi0_address0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[12:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi0_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi0_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank4_dfii_pi0_address0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi0_address0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi1_command0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi1_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi1_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank4_dfii_pi1_command0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi1_command0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign soclinux_sdram_phaseinjector1_command_issue_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    soclinux_sdram_phaseinjector1_command_issue_re <= 1'd0;
    soclinux_sdram_phaseinjector1_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd10))) begin
        soclinux_sdram_phaseinjector1_command_issue_re <= builder_csr_bankarray_interface4_bank_bus_we;
        soclinux_sdram_phaseinjector1_command_issue_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi1_address0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[12:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi1_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi1_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csr_bankarray_csrbank4_dfii_pi1_address0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi1_address0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd13))) begin
        builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd14))) begin
        builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 4'd15))) begin
        builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 5'd16))) begin
        builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign soclinux_sdram_sel = soclinux_sdram_storage[0];
assign soclinux_sdram_cke = soclinux_sdram_storage[1];
assign soclinux_sdram_odt = soclinux_sdram_storage[2];
assign soclinux_sdram_reset_n = soclinux_sdram_storage[3];
assign builder_csr_bankarray_csrbank4_dfii_control0_w = soclinux_sdram_storage[3:0];
assign soclinux_sdram_phaseinjector0_csrfield_cs = soclinux_sdram_phaseinjector0_command_storage[0];
assign soclinux_sdram_phaseinjector0_csrfield_we = soclinux_sdram_phaseinjector0_command_storage[1];
assign soclinux_sdram_phaseinjector0_csrfield_cas = soclinux_sdram_phaseinjector0_command_storage[2];
assign soclinux_sdram_phaseinjector0_csrfield_ras = soclinux_sdram_phaseinjector0_command_storage[3];
assign soclinux_sdram_phaseinjector0_csrfield_wren = soclinux_sdram_phaseinjector0_command_storage[4];
assign soclinux_sdram_phaseinjector0_csrfield_rden = soclinux_sdram_phaseinjector0_command_storage[5];
assign soclinux_sdram_phaseinjector0_csrfield_cs_top = soclinux_sdram_phaseinjector0_command_storage[6];
assign soclinux_sdram_phaseinjector0_csrfield_cs_bottom = soclinux_sdram_phaseinjector0_command_storage[7];
assign builder_csr_bankarray_csrbank4_dfii_pi0_command0_w = soclinux_sdram_phaseinjector0_command_storage[7:0];
assign builder_csr_bankarray_csrbank4_dfii_pi0_address0_w = soclinux_sdram_phaseinjector0_address_storage[12:0];
assign builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_w = soclinux_sdram_phaseinjector0_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_w = soclinux_sdram_phaseinjector0_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_w = soclinux_sdram_phaseinjector0_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_w = soclinux_sdram_phaseinjector0_rddata_status[63:32];
assign builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_w = soclinux_sdram_phaseinjector0_rddata_status[31:0];
assign soclinux_sdram_phaseinjector0_rddata_we = builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_we;
assign soclinux_sdram_phaseinjector1_csrfield_cs = soclinux_sdram_phaseinjector1_command_storage[0];
assign soclinux_sdram_phaseinjector1_csrfield_we = soclinux_sdram_phaseinjector1_command_storage[1];
assign soclinux_sdram_phaseinjector1_csrfield_cas = soclinux_sdram_phaseinjector1_command_storage[2];
assign soclinux_sdram_phaseinjector1_csrfield_ras = soclinux_sdram_phaseinjector1_command_storage[3];
assign soclinux_sdram_phaseinjector1_csrfield_wren = soclinux_sdram_phaseinjector1_command_storage[4];
assign soclinux_sdram_phaseinjector1_csrfield_rden = soclinux_sdram_phaseinjector1_command_storage[5];
assign soclinux_sdram_phaseinjector1_csrfield_cs_top = soclinux_sdram_phaseinjector1_command_storage[6];
assign soclinux_sdram_phaseinjector1_csrfield_cs_bottom = soclinux_sdram_phaseinjector1_command_storage[7];
assign builder_csr_bankarray_csrbank4_dfii_pi1_command0_w = soclinux_sdram_phaseinjector1_command_storage[7:0];
assign builder_csr_bankarray_csrbank4_dfii_pi1_address0_w = soclinux_sdram_phaseinjector1_address_storage[12:0];
assign builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_w = soclinux_sdram_phaseinjector1_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_w = soclinux_sdram_phaseinjector1_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_w = soclinux_sdram_phaseinjector1_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_w = soclinux_sdram_phaseinjector1_rddata_status[63:32];
assign builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_w = soclinux_sdram_phaseinjector1_rddata_status[31:0];
assign soclinux_sdram_phaseinjector1_rddata_we = builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_we;
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 4'd8);
assign builder_csr_bankarray_csrbank5_control0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank5_control0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_control0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_status_re <= 1'd0;
    builder_csr_bankarray_csrbank5_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank5_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_status_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_mosi0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_mosi0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_mosi0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank5_mosi0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_mosi0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_miso_r = builder_csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_miso_re <= 1'd0;
    builder_csr_bankarray_csrbank5_miso_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank5_miso_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_miso_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_cs0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[16:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_cs0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_cs0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank5_cs0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_cs0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_loopback0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_loopback0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_loopback0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank5_loopback0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_loopback0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_clk_divider0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[15:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_clk_divider0_re <= 1'd0;
    builder_csr_bankarray_csrbank5_clk_divider0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank5_clk_divider0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_clk_divider0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
always @(*) begin
    soclinux_start1 <= 1'd0;
    if (soclinux_control_re) begin
        soclinux_start1 <= soclinux_control_storage[0];
    end
end
assign soclinux_length1 = soclinux_control_storage[15:8];
assign builder_csr_bankarray_csrbank5_control0_w = soclinux_control_storage[15:0];
always @(*) begin
    soclinux_status_status <= 2'd0;
    soclinux_status_status[0] <= soclinux_done1;
    soclinux_status_status[1] <= soclinux_mode0;
end
assign builder_csr_bankarray_csrbank5_status_w = soclinux_status_status[1:0];
assign soclinux_status_we = builder_csr_bankarray_csrbank5_status_we;
assign builder_csr_bankarray_csrbank5_mosi0_w = soclinux_mosi_storage[7:0];
assign builder_csr_bankarray_csrbank5_miso_w = soclinux_miso_status[7:0];
assign soclinux_miso_we = builder_csr_bankarray_csrbank5_miso_we;
assign soclinux_sel = soclinux_cs_storage[0];
assign soclinux_mode1 = soclinux_cs_storage[16];
assign builder_csr_bankarray_csrbank5_cs0_w = soclinux_cs_storage[16:0];
assign soclinux_mode2 = soclinux_loopback_storage;
assign builder_csr_bankarray_csrbank5_loopback0_w = soclinux_loopback_storage;
assign builder_csr_bankarray_csrbank5_clk_divider0_w = soclinux_storage[15:0];
assign builder_csr_bankarray_csrbank6_sel = (builder_csr_bankarray_interface6_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank6_load0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_load0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_load0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank6_load0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_load0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_reload0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_reload0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_reload0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank6_reload0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_reload0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_en0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_en0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_en0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank6_en0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_en0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_update_value0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_update_value0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_update_value0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank6_update_value0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_update_value0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_value_r = builder_csr_bankarray_interface6_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank6_value_re <= 1'd0;
    builder_csr_bankarray_csrbank6_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank6_value_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_value_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_ev_status_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank6_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank6_ev_status_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_ev_status_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_ev_pending_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank6_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank6_ev_pending_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_ev_pending_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_ev_enable0_r = builder_csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank6_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank6_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank6_sel & (builder_csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank6_ev_enable0_re <= builder_csr_bankarray_interface6_bank_bus_we;
        builder_csr_bankarray_csrbank6_ev_enable0_we <= (~builder_csr_bankarray_interface6_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank6_load0_w = soclinux_timer_load_storage[31:0];
assign builder_csr_bankarray_csrbank6_reload0_w = soclinux_timer_reload_storage[31:0];
assign builder_csr_bankarray_csrbank6_en0_w = soclinux_timer_en_storage;
assign builder_csr_bankarray_csrbank6_update_value0_w = soclinux_timer_update_value_storage;
assign builder_csr_bankarray_csrbank6_value_w = soclinux_timer_value_status[31:0];
assign soclinux_timer_value_we = builder_csr_bankarray_csrbank6_value_we;
always @(*) begin
    soclinux_timer_status_status <= 1'd0;
    soclinux_timer_status_status <= soclinux_timer_zero0;
end
assign builder_csr_bankarray_csrbank6_ev_status_w = soclinux_timer_status_status;
assign soclinux_timer_status_we = builder_csr_bankarray_csrbank6_ev_status_we;
always @(*) begin
    soclinux_timer_pending_status <= 1'd0;
    soclinux_timer_pending_status <= soclinux_timer_zero1;
end
assign builder_csr_bankarray_csrbank6_ev_pending_w = soclinux_timer_pending_status;
assign soclinux_timer_pending_we = builder_csr_bankarray_csrbank6_ev_pending_we;
assign soclinux_timer_zero2 = soclinux_timer_enable_storage;
assign builder_csr_bankarray_csrbank6_ev_enable0_w = soclinux_timer_enable_storage;
assign builder_csr_bankarray_csrbank7_sel = (builder_csr_bankarray_interface7_bank_bus_adr[13:9] == 2'd2);
assign soclinux_uart_rxtx_r = builder_csr_bankarray_interface7_bank_bus_dat_w[7:0];
always @(*) begin
    soclinux_uart_rxtx_re <= 1'd0;
    soclinux_uart_rxtx_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd0))) begin
        soclinux_uart_rxtx_re <= builder_csr_bankarray_interface7_bank_bus_we;
        soclinux_uart_rxtx_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_txfull_r = builder_csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank7_txfull_re <= 1'd0;
    builder_csr_bankarray_csrbank7_txfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank7_txfull_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_txfull_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_rxempty_r = builder_csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank7_rxempty_re <= 1'd0;
    builder_csr_bankarray_csrbank7_rxempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank7_rxempty_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_rxempty_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_ev_status_r = builder_csr_bankarray_interface7_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank7_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank7_ev_status_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_ev_status_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_ev_pending_r = builder_csr_bankarray_interface7_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank7_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank7_ev_pending_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_ev_pending_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_ev_enable0_r = builder_csr_bankarray_interface7_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank7_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank7_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank7_ev_enable0_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_ev_enable0_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_txempty_r = builder_csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank7_txempty_re <= 1'd0;
    builder_csr_bankarray_csrbank7_txempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank7_txempty_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_txempty_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_rxfull_r = builder_csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank7_rxfull_re <= 1'd0;
    builder_csr_bankarray_csrbank7_rxfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank7_sel & (builder_csr_bankarray_interface7_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank7_rxfull_re <= builder_csr_bankarray_interface7_bank_bus_we;
        builder_csr_bankarray_csrbank7_rxfull_we <= (~builder_csr_bankarray_interface7_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank7_txfull_w = soclinux_uart_txfull_status;
assign soclinux_uart_txfull_we = builder_csr_bankarray_csrbank7_txfull_we;
assign builder_csr_bankarray_csrbank7_rxempty_w = soclinux_uart_rxempty_status;
assign soclinux_uart_rxempty_we = builder_csr_bankarray_csrbank7_rxempty_we;
always @(*) begin
    soclinux_uart_status_status <= 2'd0;
    soclinux_uart_status_status[0] <= soclinux_uart_tx0;
    soclinux_uart_status_status[1] <= soclinux_uart_rx0;
end
assign builder_csr_bankarray_csrbank7_ev_status_w = soclinux_uart_status_status[1:0];
assign soclinux_uart_status_we = builder_csr_bankarray_csrbank7_ev_status_we;
always @(*) begin
    soclinux_uart_pending_status <= 2'd0;
    soclinux_uart_pending_status[0] <= soclinux_uart_tx1;
    soclinux_uart_pending_status[1] <= soclinux_uart_rx1;
end
assign builder_csr_bankarray_csrbank7_ev_pending_w = soclinux_uart_pending_status[1:0];
assign soclinux_uart_pending_we = builder_csr_bankarray_csrbank7_ev_pending_we;
assign soclinux_uart_tx2 = soclinux_uart_enable_storage[0];
assign soclinux_uart_rx2 = soclinux_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank7_ev_enable0_w = soclinux_uart_enable_storage[1:0];
assign builder_csr_bankarray_csrbank7_txempty_w = soclinux_uart_txempty_status;
assign soclinux_uart_txempty_we = builder_csr_bankarray_csrbank7_txempty_we;
assign builder_csr_bankarray_csrbank7_rxfull_w = soclinux_uart_rxfull_status;
assign soclinux_uart_rxfull_we = builder_csr_bankarray_csrbank7_rxfull_we;
assign builder_csr_interconnect_adr = builder_soclinux_adr;
assign builder_csr_interconnect_we = builder_soclinux_we;
assign builder_csr_interconnect_dat_w = builder_soclinux_dat_w;
assign builder_soclinux_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface6_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface7_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface6_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface7_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface6_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface7_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_interface6_bank_bus_dat_r) | builder_csr_bankarray_interface7_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
    builder_comb_rhs_array_muxed0 <= 30'd0;
    case (builder_grant)
        default: begin
            builder_comb_rhs_array_muxed0 <= soclinux_pbus_adr;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed1 <= 32'd0;
    case (builder_grant)
        default: begin
            builder_comb_rhs_array_muxed1 <= soclinux_pbus_dat_w;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed2 <= 4'd0;
    case (builder_grant)
        default: begin
            builder_comb_rhs_array_muxed2 <= soclinux_pbus_sel;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed3 <= 1'd0;
    case (builder_grant)
        default: begin
            builder_comb_rhs_array_muxed3 <= soclinux_pbus_cyc;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed4 <= 1'd0;
    case (builder_grant)
        default: begin
            builder_comb_rhs_array_muxed4 <= soclinux_pbus_stb;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed5 <= 1'd0;
    case (builder_grant)
        default: begin
            builder_comb_rhs_array_muxed5 <= soclinux_pbus_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed6 <= 3'd0;
    case (builder_grant)
        default: begin
            builder_comb_rhs_array_muxed6 <= soclinux_pbus_cti;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed7 <= 2'd0;
    case (builder_grant)
        default: begin
            builder_comb_rhs_array_muxed7 <= soclinux_pbus_bte;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed8 <= 1'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            builder_comb_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            builder_comb_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_valids[2];
        end
        2'd3: begin
            builder_comb_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_valids[3];
        end
        3'd4: begin
            builder_comb_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_valids[4];
        end
        3'd5: begin
            builder_comb_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_valids[5];
        end
        3'd6: begin
            builder_comb_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_valids[6];
        end
        default: begin
            builder_comb_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_valids[7];
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed9 <= 13'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed9 <= soclinux_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed9 <= soclinux_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed9 <= soclinux_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed9 <= soclinux_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed9 <= soclinux_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed9 <= soclinux_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed9 <= soclinux_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_comb_rhs_array_muxed9 <= soclinux_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed10 <= 3'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed10 <= soclinux_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed10 <= soclinux_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed10 <= soclinux_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed10 <= soclinux_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed10 <= soclinux_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed10 <= soclinux_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed10 <= soclinux_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_comb_rhs_array_muxed10 <= soclinux_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed11 <= 1'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed11 <= soclinux_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed11 <= soclinux_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed11 <= soclinux_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed11 <= soclinux_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed11 <= soclinux_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed11 <= soclinux_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed11 <= soclinux_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_comb_rhs_array_muxed11 <= soclinux_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed12 <= 1'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed12 <= soclinux_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed12 <= soclinux_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed12 <= soclinux_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed12 <= soclinux_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed12 <= soclinux_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed12 <= soclinux_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed12 <= soclinux_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_comb_rhs_array_muxed12 <= soclinux_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed13 <= 1'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed13 <= soclinux_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed13 <= soclinux_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed13 <= soclinux_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed13 <= soclinux_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed13 <= soclinux_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed13 <= soclinux_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed13 <= soclinux_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_comb_rhs_array_muxed13 <= soclinux_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_comb_t_array_muxed0 <= 1'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_t_array_muxed0 <= soclinux_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_comb_t_array_muxed0 <= soclinux_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_comb_t_array_muxed0 <= soclinux_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_comb_t_array_muxed0 <= soclinux_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_comb_t_array_muxed0 <= soclinux_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_comb_t_array_muxed0 <= soclinux_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_comb_t_array_muxed0 <= soclinux_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_comb_t_array_muxed0 <= soclinux_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_comb_t_array_muxed1 <= 1'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_t_array_muxed1 <= soclinux_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_comb_t_array_muxed1 <= soclinux_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_comb_t_array_muxed1 <= soclinux_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_comb_t_array_muxed1 <= soclinux_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_comb_t_array_muxed1 <= soclinux_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_comb_t_array_muxed1 <= soclinux_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_comb_t_array_muxed1 <= soclinux_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_comb_t_array_muxed1 <= soclinux_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_comb_t_array_muxed2 <= 1'd0;
    case (soclinux_sdram_choose_cmd_grant)
        1'd0: begin
            builder_comb_t_array_muxed2 <= soclinux_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_comb_t_array_muxed2 <= soclinux_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_comb_t_array_muxed2 <= soclinux_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_comb_t_array_muxed2 <= soclinux_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_comb_t_array_muxed2 <= soclinux_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_comb_t_array_muxed2 <= soclinux_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_comb_t_array_muxed2 <= soclinux_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_comb_t_array_muxed2 <= soclinux_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed14 <= 1'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed14 <= soclinux_sdram_choose_req_valids[0];
        end
        1'd1: begin
            builder_comb_rhs_array_muxed14 <= soclinux_sdram_choose_req_valids[1];
        end
        2'd2: begin
            builder_comb_rhs_array_muxed14 <= soclinux_sdram_choose_req_valids[2];
        end
        2'd3: begin
            builder_comb_rhs_array_muxed14 <= soclinux_sdram_choose_req_valids[3];
        end
        3'd4: begin
            builder_comb_rhs_array_muxed14 <= soclinux_sdram_choose_req_valids[4];
        end
        3'd5: begin
            builder_comb_rhs_array_muxed14 <= soclinux_sdram_choose_req_valids[5];
        end
        3'd6: begin
            builder_comb_rhs_array_muxed14 <= soclinux_sdram_choose_req_valids[6];
        end
        default: begin
            builder_comb_rhs_array_muxed14 <= soclinux_sdram_choose_req_valids[7];
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed15 <= 13'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed15 <= soclinux_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed15 <= soclinux_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed15 <= soclinux_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed15 <= soclinux_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed15 <= soclinux_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed15 <= soclinux_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed15 <= soclinux_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_comb_rhs_array_muxed15 <= soclinux_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed16 <= 3'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed16 <= soclinux_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed16 <= soclinux_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed16 <= soclinux_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed16 <= soclinux_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed16 <= soclinux_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed16 <= soclinux_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed16 <= soclinux_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_comb_rhs_array_muxed16 <= soclinux_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed17 <= 1'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed17 <= soclinux_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed17 <= soclinux_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed17 <= soclinux_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed17 <= soclinux_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed17 <= soclinux_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed17 <= soclinux_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed17 <= soclinux_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_comb_rhs_array_muxed17 <= soclinux_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed18 <= 1'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed18 <= soclinux_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed18 <= soclinux_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed18 <= soclinux_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed18 <= soclinux_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed18 <= soclinux_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed18 <= soclinux_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed18 <= soclinux_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_comb_rhs_array_muxed18 <= soclinux_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed19 <= 1'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_rhs_array_muxed19 <= soclinux_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_comb_rhs_array_muxed19 <= soclinux_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_comb_rhs_array_muxed19 <= soclinux_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_comb_rhs_array_muxed19 <= soclinux_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_comb_rhs_array_muxed19 <= soclinux_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_comb_rhs_array_muxed19 <= soclinux_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_comb_rhs_array_muxed19 <= soclinux_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_comb_rhs_array_muxed19 <= soclinux_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_comb_t_array_muxed3 <= 1'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_t_array_muxed3 <= soclinux_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_comb_t_array_muxed3 <= soclinux_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_comb_t_array_muxed3 <= soclinux_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_comb_t_array_muxed3 <= soclinux_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_comb_t_array_muxed3 <= soclinux_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_comb_t_array_muxed3 <= soclinux_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_comb_t_array_muxed3 <= soclinux_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_comb_t_array_muxed3 <= soclinux_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_comb_t_array_muxed4 <= 1'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_t_array_muxed4 <= soclinux_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_comb_t_array_muxed4 <= soclinux_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_comb_t_array_muxed4 <= soclinux_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_comb_t_array_muxed4 <= soclinux_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_comb_t_array_muxed4 <= soclinux_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_comb_t_array_muxed4 <= soclinux_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_comb_t_array_muxed4 <= soclinux_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_comb_t_array_muxed4 <= soclinux_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_comb_t_array_muxed5 <= 1'd0;
    case (soclinux_sdram_choose_req_grant)
        1'd0: begin
            builder_comb_t_array_muxed5 <= soclinux_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_comb_t_array_muxed5 <= soclinux_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_comb_t_array_muxed5 <= soclinux_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_comb_t_array_muxed5 <= soclinux_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_comb_t_array_muxed5 <= soclinux_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_comb_t_array_muxed5 <= soclinux_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_comb_t_array_muxed5 <= soclinux_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_comb_t_array_muxed5 <= soclinux_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed20 <= 20'd0;
    case (builder_soclinux_roundrobin0_grant)
        default: begin
            builder_comb_rhs_array_muxed20 <= {soclinux_port_cmd_payload_addr[22:10], soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed21 <= 1'd0;
    case (builder_soclinux_roundrobin0_grant)
        default: begin
            builder_comb_rhs_array_muxed21 <= soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed22 <= 1'd0;
    case (builder_soclinux_roundrobin0_grant)
        default: begin
            builder_comb_rhs_array_muxed22 <= (((soclinux_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_soclinux_locked0 | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed23 <= 20'd0;
    case (builder_soclinux_roundrobin1_grant)
        default: begin
            builder_comb_rhs_array_muxed23 <= {soclinux_port_cmd_payload_addr[22:10], soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed24 <= 1'd0;
    case (builder_soclinux_roundrobin1_grant)
        default: begin
            builder_comb_rhs_array_muxed24 <= soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed25 <= 1'd0;
    case (builder_soclinux_roundrobin1_grant)
        default: begin
            builder_comb_rhs_array_muxed25 <= (((soclinux_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_soclinux_locked1 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed26 <= 20'd0;
    case (builder_soclinux_roundrobin2_grant)
        default: begin
            builder_comb_rhs_array_muxed26 <= {soclinux_port_cmd_payload_addr[22:10], soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed27 <= 1'd0;
    case (builder_soclinux_roundrobin2_grant)
        default: begin
            builder_comb_rhs_array_muxed27 <= soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed28 <= 1'd0;
    case (builder_soclinux_roundrobin2_grant)
        default: begin
            builder_comb_rhs_array_muxed28 <= (((soclinux_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_soclinux_locked2 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed29 <= 20'd0;
    case (builder_soclinux_roundrobin3_grant)
        default: begin
            builder_comb_rhs_array_muxed29 <= {soclinux_port_cmd_payload_addr[22:10], soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed30 <= 1'd0;
    case (builder_soclinux_roundrobin3_grant)
        default: begin
            builder_comb_rhs_array_muxed30 <= soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed31 <= 1'd0;
    case (builder_soclinux_roundrobin3_grant)
        default: begin
            builder_comb_rhs_array_muxed31 <= (((soclinux_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_soclinux_locked3 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed32 <= 20'd0;
    case (builder_soclinux_roundrobin4_grant)
        default: begin
            builder_comb_rhs_array_muxed32 <= {soclinux_port_cmd_payload_addr[22:10], soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed33 <= 1'd0;
    case (builder_soclinux_roundrobin4_grant)
        default: begin
            builder_comb_rhs_array_muxed33 <= soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed34 <= 1'd0;
    case (builder_soclinux_roundrobin4_grant)
        default: begin
            builder_comb_rhs_array_muxed34 <= (((soclinux_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_soclinux_locked4 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed35 <= 20'd0;
    case (builder_soclinux_roundrobin5_grant)
        default: begin
            builder_comb_rhs_array_muxed35 <= {soclinux_port_cmd_payload_addr[22:10], soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed36 <= 1'd0;
    case (builder_soclinux_roundrobin5_grant)
        default: begin
            builder_comb_rhs_array_muxed36 <= soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed37 <= 1'd0;
    case (builder_soclinux_roundrobin5_grant)
        default: begin
            builder_comb_rhs_array_muxed37 <= (((soclinux_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_soclinux_locked5 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed38 <= 20'd0;
    case (builder_soclinux_roundrobin6_grant)
        default: begin
            builder_comb_rhs_array_muxed38 <= {soclinux_port_cmd_payload_addr[22:10], soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed39 <= 1'd0;
    case (builder_soclinux_roundrobin6_grant)
        default: begin
            builder_comb_rhs_array_muxed39 <= soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed40 <= 1'd0;
    case (builder_soclinux_roundrobin6_grant)
        default: begin
            builder_comb_rhs_array_muxed40 <= (((soclinux_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_soclinux_locked6 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank7_lock & (builder_soclinux_roundrobin7_grant == 1'd0))))) & soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed41 <= 20'd0;
    case (builder_soclinux_roundrobin7_grant)
        default: begin
            builder_comb_rhs_array_muxed41 <= {soclinux_port_cmd_payload_addr[22:10], soclinux_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed42 <= 1'd0;
    case (builder_soclinux_roundrobin7_grant)
        default: begin
            builder_comb_rhs_array_muxed42 <= soclinux_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_comb_rhs_array_muxed43 <= 1'd0;
    case (builder_soclinux_roundrobin7_grant)
        default: begin
            builder_comb_rhs_array_muxed43 <= (((soclinux_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_soclinux_locked7 | (soclinux_sdram_interface_bank0_lock & (builder_soclinux_roundrobin0_grant == 1'd0))) | (soclinux_sdram_interface_bank1_lock & (builder_soclinux_roundrobin1_grant == 1'd0))) | (soclinux_sdram_interface_bank2_lock & (builder_soclinux_roundrobin2_grant == 1'd0))) | (soclinux_sdram_interface_bank3_lock & (builder_soclinux_roundrobin3_grant == 1'd0))) | (soclinux_sdram_interface_bank4_lock & (builder_soclinux_roundrobin4_grant == 1'd0))) | (soclinux_sdram_interface_bank5_lock & (builder_soclinux_roundrobin5_grant == 1'd0))) | (soclinux_sdram_interface_bank6_lock & (builder_soclinux_roundrobin6_grant == 1'd0))))) & soclinux_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed0 <= 3'd0;
    case (soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_sync_rhs_array_muxed0 <= soclinux_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_sync_rhs_array_muxed0 <= soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_sync_rhs_array_muxed0 <= soclinux_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_sync_rhs_array_muxed0 <= soclinux_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed1 <= 13'd0;
    case (soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_sync_rhs_array_muxed1 <= soclinux_sdram_nop_a;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed1 <= soclinux_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_sync_rhs_array_muxed1 <= soclinux_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_sync_rhs_array_muxed1 <= soclinux_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed2 <= 1'd0;
    case (soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_sync_rhs_array_muxed2 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed2 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed2 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_sync_rhs_array_muxed2 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed3 <= 1'd0;
    case (soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_sync_rhs_array_muxed3 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed3 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed3 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_sync_rhs_array_muxed3 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed4 <= 1'd0;
    case (soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_sync_rhs_array_muxed4 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed4 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed4 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_sync_rhs_array_muxed4 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed5 <= 1'd0;
    case (soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_sync_rhs_array_muxed5 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed5 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed5 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_sync_rhs_array_muxed5 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed6 <= 1'd0;
    case (soclinux_sdram_steerer_sel0)
        1'd0: begin
            builder_sync_rhs_array_muxed6 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed6 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed6 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_sync_rhs_array_muxed6 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed7 <= 3'd0;
    case (soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_sync_rhs_array_muxed7 <= soclinux_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_sync_rhs_array_muxed7 <= soclinux_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_sync_rhs_array_muxed7 <= soclinux_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_sync_rhs_array_muxed7 <= soclinux_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed8 <= 13'd0;
    case (soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_sync_rhs_array_muxed8 <= soclinux_sdram_nop_a;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed8 <= soclinux_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_sync_rhs_array_muxed8 <= soclinux_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_sync_rhs_array_muxed8 <= soclinux_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed9 <= 1'd0;
    case (soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_sync_rhs_array_muxed9 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed9 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed9 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_sync_rhs_array_muxed9 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed10 <= 1'd0;
    case (soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_sync_rhs_array_muxed10 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed10 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed10 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_sync_rhs_array_muxed10 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed11 <= 1'd0;
    case (soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_sync_rhs_array_muxed11 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed11 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed11 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_sync_rhs_array_muxed11 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed12 <= 1'd0;
    case (soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_sync_rhs_array_muxed12 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed12 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed12 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_sync_rhs_array_muxed12 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_sync_rhs_array_muxed13 <= 1'd0;
    case (soclinux_sdram_steerer_sel1)
        1'd0: begin
            builder_sync_rhs_array_muxed13 <= 1'd0;
        end
        1'd1: begin
            builder_sync_rhs_array_muxed13 <= ((soclinux_sdram_choose_cmd_cmd_valid & soclinux_sdram_choose_cmd_cmd_ready) & soclinux_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_sync_rhs_array_muxed13 <= ((soclinux_sdram_choose_req_cmd_valid & soclinux_sdram_choose_req_cmd_ready) & soclinux_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_sync_rhs_array_muxed13 <= ((soclinux_sdram_cmd_valid & soclinux_sdram_cmd_ready) & soclinux_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_sync_f_array_muxed <= 1'd0;
    case (soclinux_mosi_sel)
        1'd0: begin
            builder_sync_f_array_muxed <= soclinux_mosi_data[0];
        end
        1'd1: begin
            builder_sync_f_array_muxed <= soclinux_mosi_data[1];
        end
        2'd2: begin
            builder_sync_f_array_muxed <= soclinux_mosi_data[2];
        end
        2'd3: begin
            builder_sync_f_array_muxed <= soclinux_mosi_data[3];
        end
        3'd4: begin
            builder_sync_f_array_muxed <= soclinux_mosi_data[4];
        end
        3'd5: begin
            builder_sync_f_array_muxed <= soclinux_mosi_data[5];
        end
        3'd6: begin
            builder_sync_f_array_muxed <= soclinux_mosi_data[6];
        end
        default: begin
            builder_sync_f_array_muxed <= soclinux_mosi_data[7];
        end
    endcase
end
assign soclinux_rx_rx = builder_multiregimpl0_regs1;
assign gw2ddrphy_lock1 = builder_multiregimpl1_regs1;
assign buttons_status = builder_multiregimpl2_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge init_clk) begin
    gw2ddrphy_lock_d <= gw2ddrphy_lock1;
    if ((gw2ddrphy_counter == 4'd8)) begin
        gw2ddrphy_freeze <= 1'd1;
    end
    if ((gw2ddrphy_counter == 5'd16)) begin
        gw2ddrphy_stop1 <= 1'd1;
    end
    if ((gw2ddrphy_counter == 5'd24)) begin
        gw2ddrphy_reset1 <= 1'd1;
    end
    if ((gw2ddrphy_counter == 6'd32)) begin
        gw2ddrphy_reset1 <= 1'd0;
    end
    if ((gw2ddrphy_counter == 6'd40)) begin
        gw2ddrphy_stop1 <= 1'd0;
    end
    if ((gw2ddrphy_counter == 6'd48)) begin
        gw2ddrphy_freeze <= 1'd0;
    end
    if ((gw2ddrphy_counter == 6'd56)) begin
        gw2ddrphy_pause1 <= 1'd1;
    end
    if ((gw2ddrphy_counter == 7'd64)) begin
        gw2ddrphy_update <= 1'd1;
    end
    if ((gw2ddrphy_counter == 7'd72)) begin
        gw2ddrphy_update <= 1'd0;
    end
    if ((gw2ddrphy_counter == 7'd80)) begin
        gw2ddrphy_pause1 <= 1'd0;
    end
    if ((gw2ddrphy_counter == 7'd80)) begin
        gw2ddrphy_counter <= 1'd0;
    end else begin
        if ((gw2ddrphy_counter != 1'd0)) begin
            gw2ddrphy_counter <= (gw2ddrphy_counter + 1'd1);
        end else begin
            if (gw2ddrphy_new_lock) begin
                gw2ddrphy_counter <= 1'd1;
            end
        end
    end
    if (init_rst) begin
        gw2ddrphy_update <= 1'd0;
        gw2ddrphy_stop1 <= 1'd0;
        gw2ddrphy_freeze <= 1'd0;
        gw2ddrphy_pause1 <= 1'd0;
        gw2ddrphy_reset1 <= 1'd0;
        gw2ddrphy_lock_d <= 1'd0;
        gw2ddrphy_counter <= 7'd0;
    end
    builder_multiregimpl1_regs0 <= gw2ddrphy_lock0;
    builder_multiregimpl1_regs1 <= builder_multiregimpl1_regs0;
end

always @(posedge por_clk) begin
    if ((~crg_por_done)) begin
        crg_por_count <= (crg_por_count - 1'd1);
    end
    if (por_rst) begin
        crg_por_count <= 16'd65535;
    end
end

always @(posedge sys_clk) begin
    builder_slave_sel_r <= builder_slave_sel;
    if (builder_wait) begin
        if ((~builder_done)) begin
            builder_count <= (builder_count - 1'd1);
        end
    end else begin
        builder_count <= 20'd1000000;
    end
    if ((soclinux_bus_errors != 32'd4294967295)) begin
        if (soclinux_bus_error) begin
            soclinux_bus_errors <= (soclinux_bus_errors + 1'd1);
        end
    end
    soclinux_soclinux_ram_bus_ack <= 1'd0;
    if (((soclinux_soclinux_ram_bus_cyc & soclinux_soclinux_ram_bus_stb) & ((~soclinux_soclinux_ram_bus_ack) | soclinux_soclinux_adr_burst))) begin
        soclinux_soclinux_ram_bus_ack <= 1'd1;
    end
    soclinux_ram_bus_ram_bus_ack <= 1'd0;
    if (((soclinux_ram_bus_ram_bus_cyc & soclinux_ram_bus_ram_bus_stb) & ((~soclinux_ram_bus_ram_bus_ack) | soclinux_ram_adr_burst))) begin
        soclinux_ram_bus_ram_bus_ack <= 1'd1;
    end
    {soclinux_tx_tick, soclinux_tx_phase} <= 29'd268435456;
    if (soclinux_tx_enable) begin
        {soclinux_tx_tick, soclinux_tx_phase} <= (soclinux_tx_phase + 29'd268435456);
    end
    builder_soclinux_rs232phytx_state <= builder_soclinux_rs232phytx_next_state;
    if (soclinux_tx_count_rs232phytx_next_value_ce0) begin
        soclinux_tx_count <= soclinux_tx_count_rs232phytx_next_value0;
    end
    if (soclinux_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= soclinux_serial_tx_rs232phytx_next_value1;
    end
    if (soclinux_tx_data_rs232phytx_next_value_ce2) begin
        soclinux_tx_data <= soclinux_tx_data_rs232phytx_next_value2;
    end
    soclinux_rx_rx_d <= soclinux_rx_rx;
    {soclinux_rx_tick, soclinux_rx_phase} <= 32'd2147483648;
    if (soclinux_rx_enable) begin
        {soclinux_rx_tick, soclinux_rx_phase} <= (soclinux_rx_phase + 29'd268435456);
    end
    builder_soclinux_rs232phyrx_state <= builder_soclinux_rs232phyrx_next_state;
    if (soclinux_rx_count_rs232phyrx_next_value_ce0) begin
        soclinux_rx_count <= soclinux_rx_count_rs232phyrx_next_value0;
    end
    if (soclinux_rx_data_rs232phyrx_next_value_ce1) begin
        soclinux_rx_data <= soclinux_rx_data_rs232phyrx_next_value1;
    end
    if (soclinux_uart_tx_clear) begin
        soclinux_uart_tx_pending <= 1'd0;
    end
    soclinux_uart_tx_trigger_d <= soclinux_uart_tx_trigger;
    if ((soclinux_uart_tx_trigger & (~soclinux_uart_tx_trigger_d))) begin
        soclinux_uart_tx_pending <= 1'd1;
    end
    if (soclinux_uart_rx_clear) begin
        soclinux_uart_rx_pending <= 1'd0;
    end
    soclinux_uart_rx_trigger_d <= soclinux_uart_rx_trigger;
    if ((soclinux_uart_rx_trigger & (~soclinux_uart_rx_trigger_d))) begin
        soclinux_uart_rx_pending <= 1'd1;
    end
    if (soclinux_uart_tx_fifo_syncfifo_re) begin
        soclinux_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (soclinux_uart_tx_fifo_re) begin
            soclinux_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((soclinux_uart_tx_fifo_syncfifo_we & soclinux_uart_tx_fifo_syncfifo_writable) & (~soclinux_uart_tx_fifo_replace))) begin
        soclinux_uart_tx_fifo_produce <= (soclinux_uart_tx_fifo_produce + 1'd1);
    end
    if (soclinux_uart_tx_fifo_do_read) begin
        soclinux_uart_tx_fifo_consume <= (soclinux_uart_tx_fifo_consume + 1'd1);
    end
    if (((soclinux_uart_tx_fifo_syncfifo_we & soclinux_uart_tx_fifo_syncfifo_writable) & (~soclinux_uart_tx_fifo_replace))) begin
        if ((~soclinux_uart_tx_fifo_do_read)) begin
            soclinux_uart_tx_fifo_level0 <= (soclinux_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (soclinux_uart_tx_fifo_do_read) begin
            soclinux_uart_tx_fifo_level0 <= (soclinux_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (soclinux_uart_rx_fifo_syncfifo_re) begin
        soclinux_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (soclinux_uart_rx_fifo_re) begin
            soclinux_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((soclinux_uart_rx_fifo_syncfifo_we & soclinux_uart_rx_fifo_syncfifo_writable) & (~soclinux_uart_rx_fifo_replace))) begin
        soclinux_uart_rx_fifo_produce <= (soclinux_uart_rx_fifo_produce + 1'd1);
    end
    if (soclinux_uart_rx_fifo_do_read) begin
        soclinux_uart_rx_fifo_consume <= (soclinux_uart_rx_fifo_consume + 1'd1);
    end
    if (((soclinux_uart_rx_fifo_syncfifo_we & soclinux_uart_rx_fifo_syncfifo_writable) & (~soclinux_uart_rx_fifo_replace))) begin
        if ((~soclinux_uart_rx_fifo_do_read)) begin
            soclinux_uart_rx_fifo_level0 <= (soclinux_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (soclinux_uart_rx_fifo_do_read) begin
            soclinux_uart_rx_fifo_level0 <= (soclinux_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (soclinux_timer_en_storage) begin
        if ((soclinux_timer_value == 1'd0)) begin
            soclinux_timer_value <= soclinux_timer_reload_storage;
        end else begin
            soclinux_timer_value <= (soclinux_timer_value - 1'd1);
        end
    end else begin
        soclinux_timer_value <= soclinux_timer_load_storage;
    end
    if (soclinux_timer_update_value_re) begin
        soclinux_timer_value_status <= soclinux_timer_value;
    end
    if (soclinux_timer_zero_clear) begin
        soclinux_timer_zero_pending <= 1'd0;
    end
    soclinux_timer_zero_trigger_d <= soclinux_timer_zero_trigger;
    if ((soclinux_timer_zero_trigger & (~soclinux_timer_zero_trigger_d))) begin
        soclinux_timer_zero_pending <= 1'd1;
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_rst_re)) begin
        gw2ddrphy_rdly0 <= 1'd0;
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_inc_re)) begin
        gw2ddrphy_rdly0 <= (gw2ddrphy_rdly0 + 1'd1);
    end
    gw2ddrphy_burstdet_d0 <= gw2ddrphy_burstdet0;
    if (gw2ddrphy_burstdet_clr_re) begin
        gw2ddrphy_burstdet_seen_status[0] <= 1'd0;
    end
    if ((gw2ddrphy_burstdet0 & (~gw2ddrphy_burstdet_d0))) begin
        gw2ddrphy_burstdet_seen_status[0] <= 1'd1;
    end
    gw2ddrphy_dm_o_data_d0 <= gw2ddrphy_dm_o_data0;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dm_o_data_muxed0 <= gw2ddrphy_dm_o_data0[3:0];
        end
        1'd1: begin
            gw2ddrphy_dm_o_data_muxed0 <= gw2ddrphy_dm_o_data_d0[7:4];
        end
    endcase
    gw2ddrphy_dq_o_data_d0 <= gw2ddrphy_dq_o_data0;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed0 <= gw2ddrphy_dq_o_data0[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed0 <= gw2ddrphy_dq_o_data_d0[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d0 <= gw2ddrphy_bitslip0_o;
    gw2ddrphy_dq_o_data_d1 <= gw2ddrphy_dq_o_data1;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed1 <= gw2ddrphy_dq_o_data1[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed1 <= gw2ddrphy_dq_o_data_d1[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d1 <= gw2ddrphy_bitslip1_o;
    gw2ddrphy_dq_o_data_d2 <= gw2ddrphy_dq_o_data2;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed2 <= gw2ddrphy_dq_o_data2[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed2 <= gw2ddrphy_dq_o_data_d2[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d2 <= gw2ddrphy_bitslip2_o;
    gw2ddrphy_dq_o_data_d3 <= gw2ddrphy_dq_o_data3;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed3 <= gw2ddrphy_dq_o_data3[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed3 <= gw2ddrphy_dq_o_data_d3[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d3 <= gw2ddrphy_bitslip3_o;
    gw2ddrphy_dq_o_data_d4 <= gw2ddrphy_dq_o_data4;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed4 <= gw2ddrphy_dq_o_data4[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed4 <= gw2ddrphy_dq_o_data_d4[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d4 <= gw2ddrphy_bitslip4_o;
    gw2ddrphy_dq_o_data_d5 <= gw2ddrphy_dq_o_data5;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed5 <= gw2ddrphy_dq_o_data5[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed5 <= gw2ddrphy_dq_o_data_d5[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d5 <= gw2ddrphy_bitslip5_o;
    gw2ddrphy_dq_o_data_d6 <= gw2ddrphy_dq_o_data6;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed6 <= gw2ddrphy_dq_o_data6[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed6 <= gw2ddrphy_dq_o_data_d6[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d6 <= gw2ddrphy_bitslip6_o;
    gw2ddrphy_dq_o_data_d7 <= gw2ddrphy_dq_o_data7;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed7 <= gw2ddrphy_dq_o_data7[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed7 <= gw2ddrphy_dq_o_data_d7[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d7 <= gw2ddrphy_bitslip7_o;
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_rst_re)) begin
        gw2ddrphy_rdly1 <= 1'd0;
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_inc_re)) begin
        gw2ddrphy_rdly1 <= (gw2ddrphy_rdly1 + 1'd1);
    end
    gw2ddrphy_burstdet_d1 <= gw2ddrphy_burstdet1;
    if (gw2ddrphy_burstdet_clr_re) begin
        gw2ddrphy_burstdet_seen_status[1] <= 1'd0;
    end
    if ((gw2ddrphy_burstdet1 & (~gw2ddrphy_burstdet_d1))) begin
        gw2ddrphy_burstdet_seen_status[1] <= 1'd1;
    end
    gw2ddrphy_dm_o_data_d1 <= gw2ddrphy_dm_o_data1;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dm_o_data_muxed1 <= gw2ddrphy_dm_o_data1[3:0];
        end
        1'd1: begin
            gw2ddrphy_dm_o_data_muxed1 <= gw2ddrphy_dm_o_data_d1[7:4];
        end
    endcase
    gw2ddrphy_dq_o_data_d8 <= gw2ddrphy_dq_o_data8;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed8 <= gw2ddrphy_dq_o_data8[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed8 <= gw2ddrphy_dq_o_data_d8[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d8 <= gw2ddrphy_bitslip8_o;
    gw2ddrphy_dq_o_data_d9 <= gw2ddrphy_dq_o_data9;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed9 <= gw2ddrphy_dq_o_data9[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed9 <= gw2ddrphy_dq_o_data_d9[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d9 <= gw2ddrphy_bitslip9_o;
    gw2ddrphy_dq_o_data_d10 <= gw2ddrphy_dq_o_data10;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed10 <= gw2ddrphy_dq_o_data10[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed10 <= gw2ddrphy_dq_o_data_d10[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d10 <= gw2ddrphy_bitslip10_o;
    gw2ddrphy_dq_o_data_d11 <= gw2ddrphy_dq_o_data11;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed11 <= gw2ddrphy_dq_o_data11[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed11 <= gw2ddrphy_dq_o_data_d11[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d11 <= gw2ddrphy_bitslip11_o;
    gw2ddrphy_dq_o_data_d12 <= gw2ddrphy_dq_o_data12;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed12 <= gw2ddrphy_dq_o_data12[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed12 <= gw2ddrphy_dq_o_data_d12[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d12 <= gw2ddrphy_bitslip12_o;
    gw2ddrphy_dq_o_data_d13 <= gw2ddrphy_dq_o_data13;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed13 <= gw2ddrphy_dq_o_data13[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed13 <= gw2ddrphy_dq_o_data_d13[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d13 <= gw2ddrphy_bitslip13_o;
    gw2ddrphy_dq_o_data_d14 <= gw2ddrphy_dq_o_data14;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed14 <= gw2ddrphy_dq_o_data14[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed14 <= gw2ddrphy_dq_o_data_d14[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d14 <= gw2ddrphy_bitslip14_o;
    gw2ddrphy_dq_o_data_d15 <= gw2ddrphy_dq_o_data15;
    case (gw2ddrphy_bl8_chunk)
        1'd0: begin
            gw2ddrphy_dq_o_data_muxed15 <= gw2ddrphy_dq_o_data15[3:0];
        end
        1'd1: begin
            gw2ddrphy_dq_o_data_muxed15 <= gw2ddrphy_dq_o_data_d15[7:4];
        end
    endcase
    gw2ddrphy_dq_i_bitslip_o_d15 <= gw2ddrphy_bitslip15_o;
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip0_value <= (gw2ddrphy_bitslip0_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip0_value <= 1'd0;
    end
    gw2ddrphy_bitslip0_r <= {gw2ddrphy_bitslip0_i, gw2ddrphy_bitslip0_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip1_value <= (gw2ddrphy_bitslip1_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip1_value <= 1'd0;
    end
    gw2ddrphy_bitslip1_r <= {gw2ddrphy_bitslip1_i, gw2ddrphy_bitslip1_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip2_value <= (gw2ddrphy_bitslip2_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip2_value <= 1'd0;
    end
    gw2ddrphy_bitslip2_r <= {gw2ddrphy_bitslip2_i, gw2ddrphy_bitslip2_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip3_value <= (gw2ddrphy_bitslip3_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip3_value <= 1'd0;
    end
    gw2ddrphy_bitslip3_r <= {gw2ddrphy_bitslip3_i, gw2ddrphy_bitslip3_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip4_value <= (gw2ddrphy_bitslip4_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip4_value <= 1'd0;
    end
    gw2ddrphy_bitslip4_r <= {gw2ddrphy_bitslip4_i, gw2ddrphy_bitslip4_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip5_value <= (gw2ddrphy_bitslip5_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip5_value <= 1'd0;
    end
    gw2ddrphy_bitslip5_r <= {gw2ddrphy_bitslip5_i, gw2ddrphy_bitslip5_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip6_value <= (gw2ddrphy_bitslip6_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip6_value <= 1'd0;
    end
    gw2ddrphy_bitslip6_r <= {gw2ddrphy_bitslip6_i, gw2ddrphy_bitslip6_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip7_value <= (gw2ddrphy_bitslip7_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[0] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip7_value <= 1'd0;
    end
    gw2ddrphy_bitslip7_r <= {gw2ddrphy_bitslip7_i, gw2ddrphy_bitslip7_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip8_value <= (gw2ddrphy_bitslip8_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip8_value <= 1'd0;
    end
    gw2ddrphy_bitslip8_r <= {gw2ddrphy_bitslip8_i, gw2ddrphy_bitslip8_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip9_value <= (gw2ddrphy_bitslip9_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip9_value <= 1'd0;
    end
    gw2ddrphy_bitslip9_r <= {gw2ddrphy_bitslip9_i, gw2ddrphy_bitslip9_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip10_value <= (gw2ddrphy_bitslip10_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip10_value <= 1'd0;
    end
    gw2ddrphy_bitslip10_r <= {gw2ddrphy_bitslip10_i, gw2ddrphy_bitslip10_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip11_value <= (gw2ddrphy_bitslip11_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip11_value <= 1'd0;
    end
    gw2ddrphy_bitslip11_r <= {gw2ddrphy_bitslip11_i, gw2ddrphy_bitslip11_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip12_value <= (gw2ddrphy_bitslip12_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip12_value <= 1'd0;
    end
    gw2ddrphy_bitslip12_r <= {gw2ddrphy_bitslip12_i, gw2ddrphy_bitslip12_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip13_value <= (gw2ddrphy_bitslip13_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip13_value <= 1'd0;
    end
    gw2ddrphy_bitslip13_r <= {gw2ddrphy_bitslip13_i, gw2ddrphy_bitslip13_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip14_value <= (gw2ddrphy_bitslip14_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip14_value <= 1'd0;
    end
    gw2ddrphy_bitslip14_r <= {gw2ddrphy_bitslip14_i, gw2ddrphy_bitslip14_r[7:4]};
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_re)) begin
        gw2ddrphy_bitslip15_value <= (gw2ddrphy_bitslip15_value + 1'd1);
    end
    if ((gw2ddrphy_dly_sel_storage[1] & gw2ddrphy_rdly_dq_bitslip_rst_re)) begin
        gw2ddrphy_bitslip15_value <= 1'd0;
    end
    gw2ddrphy_bitslip15_r <= {gw2ddrphy_bitslip15_i, gw2ddrphy_bitslip15_r[7:4]};
    gw2ddrphy_rddata_en_tappeddelayline0 <= (gw2ddrphy_dfi_p0_rddata_en | gw2ddrphy_dfi_p1_rddata_en);
    gw2ddrphy_rddata_en_tappeddelayline1 <= gw2ddrphy_rddata_en_tappeddelayline0;
    gw2ddrphy_rddata_en_tappeddelayline2 <= gw2ddrphy_rddata_en_tappeddelayline1;
    gw2ddrphy_rddata_en_tappeddelayline3 <= gw2ddrphy_rddata_en_tappeddelayline2;
    gw2ddrphy_rddata_en_tappeddelayline4 <= gw2ddrphy_rddata_en_tappeddelayline3;
    gw2ddrphy_rddata_en_tappeddelayline5 <= gw2ddrphy_rddata_en_tappeddelayline4;
    gw2ddrphy_rddata_en_tappeddelayline6 <= gw2ddrphy_rddata_en_tappeddelayline5;
    gw2ddrphy_rddata_en_tappeddelayline7 <= gw2ddrphy_rddata_en_tappeddelayline6;
    gw2ddrphy_rddata_en_tappeddelayline8 <= gw2ddrphy_rddata_en_tappeddelayline7;
    gw2ddrphy_rddata_en_tappeddelayline9 <= gw2ddrphy_rddata_en_tappeddelayline8;
    gw2ddrphy_rddata_en_tappeddelayline10 <= gw2ddrphy_rddata_en_tappeddelayline9;
    gw2ddrphy_rddata_en_tappeddelayline11 <= gw2ddrphy_rddata_en_tappeddelayline10;
    gw2ddrphy_wrdata_en_tappeddelayline0 <= (gw2ddrphy_dfi_p0_wrdata_en | gw2ddrphy_dfi_p1_wrdata_en);
    gw2ddrphy_wrdata_en_tappeddelayline1 <= gw2ddrphy_wrdata_en_tappeddelayline0;
    gw2ddrphy_wrdata_en_tappeddelayline2 <= gw2ddrphy_wrdata_en_tappeddelayline1;
    gw2ddrphy_wrdata_en_tappeddelayline3 <= gw2ddrphy_wrdata_en_tappeddelayline2;
    gw2ddrphy_wrdata_en_tappeddelayline4 <= gw2ddrphy_wrdata_en_tappeddelayline3;
    gw2ddrphy_wrdata_en_tappeddelayline5 <= gw2ddrphy_wrdata_en_tappeddelayline4;
    if (soclinux_sdram_csr_dfi_p0_rddata_valid) begin
        soclinux_sdram_phaseinjector0_rddata_status <= soclinux_sdram_csr_dfi_p0_rddata;
    end
    if (soclinux_sdram_csr_dfi_p1_rddata_valid) begin
        soclinux_sdram_phaseinjector1_rddata_status <= soclinux_sdram_csr_dfi_p1_rddata;
    end
    if ((soclinux_sdram_timer_wait & (~soclinux_sdram_timer_done0))) begin
        soclinux_sdram_timer_count1 <= (soclinux_sdram_timer_count1 - 1'd1);
    end else begin
        soclinux_sdram_timer_count1 <= 9'd374;
    end
    soclinux_sdram_postponer_req_o <= 1'd0;
    if (soclinux_sdram_postponer_req_i) begin
        soclinux_sdram_postponer_count <= (soclinux_sdram_postponer_count - 1'd1);
        if ((soclinux_sdram_postponer_count == 1'd0)) begin
            soclinux_sdram_postponer_count <= 1'd0;
            soclinux_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (soclinux_sdram_sequencer_start0) begin
        soclinux_sdram_sequencer_count <= 1'd0;
    end else begin
        if (soclinux_sdram_sequencer_done1) begin
            if ((soclinux_sdram_sequencer_count != 1'd0)) begin
                soclinux_sdram_sequencer_count <= (soclinux_sdram_sequencer_count - 1'd1);
            end
        end
    end
    soclinux_sdram_cmd_payload_a <= 1'd0;
    soclinux_sdram_cmd_payload_ba <= 1'd0;
    soclinux_sdram_cmd_payload_cas <= 1'd0;
    soclinux_sdram_cmd_payload_ras <= 1'd0;
    soclinux_sdram_cmd_payload_we <= 1'd0;
    soclinux_sdram_sequencer_done1 <= 1'd0;
    if ((soclinux_sdram_sequencer_start1 & (soclinux_sdram_sequencer_counter == 1'd0))) begin
        soclinux_sdram_cmd_payload_a <= 11'd1024;
        soclinux_sdram_cmd_payload_ba <= 1'd0;
        soclinux_sdram_cmd_payload_cas <= 1'd0;
        soclinux_sdram_cmd_payload_ras <= 1'd1;
        soclinux_sdram_cmd_payload_we <= 1'd1;
    end
    if ((soclinux_sdram_sequencer_counter == 2'd2)) begin
        soclinux_sdram_cmd_payload_a <= 11'd1024;
        soclinux_sdram_cmd_payload_ba <= 1'd0;
        soclinux_sdram_cmd_payload_cas <= 1'd1;
        soclinux_sdram_cmd_payload_ras <= 1'd1;
        soclinux_sdram_cmd_payload_we <= 1'd0;
    end
    if ((soclinux_sdram_sequencer_counter == 7'd66)) begin
        soclinux_sdram_cmd_payload_a <= 1'd0;
        soclinux_sdram_cmd_payload_ba <= 1'd0;
        soclinux_sdram_cmd_payload_cas <= 1'd0;
        soclinux_sdram_cmd_payload_ras <= 1'd0;
        soclinux_sdram_cmd_payload_we <= 1'd0;
        soclinux_sdram_sequencer_done1 <= 1'd1;
    end
    if ((soclinux_sdram_sequencer_counter == 7'd66)) begin
        soclinux_sdram_sequencer_counter <= 1'd0;
    end else begin
        if ((soclinux_sdram_sequencer_counter != 1'd0)) begin
            soclinux_sdram_sequencer_counter <= (soclinux_sdram_sequencer_counter + 1'd1);
        end else begin
            if (soclinux_sdram_sequencer_start1) begin
                soclinux_sdram_sequencer_counter <= 1'd1;
            end
        end
    end
    if ((soclinux_sdram_zqcs_timer_wait & (~soclinux_sdram_zqcs_timer_done0))) begin
        soclinux_sdram_zqcs_timer_count1 <= (soclinux_sdram_zqcs_timer_count1 - 1'd1);
    end else begin
        soclinux_sdram_zqcs_timer_count1 <= 26'd47999999;
    end
    soclinux_sdram_zqcs_executer_done <= 1'd0;
    if ((soclinux_sdram_zqcs_executer_start & (soclinux_sdram_zqcs_executer_counter == 1'd0))) begin
        soclinux_sdram_cmd_payload_a <= 11'd1024;
        soclinux_sdram_cmd_payload_ba <= 1'd0;
        soclinux_sdram_cmd_payload_cas <= 1'd0;
        soclinux_sdram_cmd_payload_ras <= 1'd1;
        soclinux_sdram_cmd_payload_we <= 1'd1;
    end
    if ((soclinux_sdram_zqcs_executer_counter == 2'd2)) begin
        soclinux_sdram_cmd_payload_a <= 1'd0;
        soclinux_sdram_cmd_payload_ba <= 1'd0;
        soclinux_sdram_cmd_payload_cas <= 1'd0;
        soclinux_sdram_cmd_payload_ras <= 1'd0;
        soclinux_sdram_cmd_payload_we <= 1'd1;
    end
    if ((soclinux_sdram_zqcs_executer_counter == 6'd34)) begin
        soclinux_sdram_cmd_payload_a <= 1'd0;
        soclinux_sdram_cmd_payload_ba <= 1'd0;
        soclinux_sdram_cmd_payload_cas <= 1'd0;
        soclinux_sdram_cmd_payload_ras <= 1'd0;
        soclinux_sdram_cmd_payload_we <= 1'd0;
        soclinux_sdram_zqcs_executer_done <= 1'd1;
    end
    if ((soclinux_sdram_zqcs_executer_counter == 6'd34)) begin
        soclinux_sdram_zqcs_executer_counter <= 1'd0;
    end else begin
        if ((soclinux_sdram_zqcs_executer_counter != 1'd0)) begin
            soclinux_sdram_zqcs_executer_counter <= (soclinux_sdram_zqcs_executer_counter + 1'd1);
        end else begin
            if (soclinux_sdram_zqcs_executer_start) begin
                soclinux_sdram_zqcs_executer_counter <= 1'd1;
            end
        end
    end
    builder_soclinux_refresher_state <= builder_soclinux_refresher_next_state;
    if (soclinux_sdram_bankmachine0_row_close) begin
        soclinux_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (soclinux_sdram_bankmachine0_row_open) begin
            soclinux_sdram_bankmachine0_row_opened <= 1'd1;
            soclinux_sdram_bankmachine0_row <= soclinux_sdram_bankmachine0_source_source_payload_addr[19:7];
        end
    end
    if (((soclinux_sdram_bankmachine0_syncfifo0_we & soclinux_sdram_bankmachine0_syncfifo0_writable) & (~soclinux_sdram_bankmachine0_replace))) begin
        soclinux_sdram_bankmachine0_produce <= (soclinux_sdram_bankmachine0_produce + 1'd1);
    end
    if (soclinux_sdram_bankmachine0_do_read) begin
        soclinux_sdram_bankmachine0_consume <= (soclinux_sdram_bankmachine0_consume + 1'd1);
    end
    if (((soclinux_sdram_bankmachine0_syncfifo0_we & soclinux_sdram_bankmachine0_syncfifo0_writable) & (~soclinux_sdram_bankmachine0_replace))) begin
        if ((~soclinux_sdram_bankmachine0_do_read)) begin
            soclinux_sdram_bankmachine0_level <= (soclinux_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (soclinux_sdram_bankmachine0_do_read) begin
            soclinux_sdram_bankmachine0_level <= (soclinux_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~soclinux_sdram_bankmachine0_pipe_valid_source_valid) | soclinux_sdram_bankmachine0_pipe_valid_source_ready)) begin
        soclinux_sdram_bankmachine0_pipe_valid_source_valid <= soclinux_sdram_bankmachine0_pipe_valid_sink_valid;
        soclinux_sdram_bankmachine0_pipe_valid_source_first <= soclinux_sdram_bankmachine0_pipe_valid_sink_first;
        soclinux_sdram_bankmachine0_pipe_valid_source_last <= soclinux_sdram_bankmachine0_pipe_valid_sink_last;
        soclinux_sdram_bankmachine0_pipe_valid_source_payload_we <= soclinux_sdram_bankmachine0_pipe_valid_sink_payload_we;
        soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr <= soclinux_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (soclinux_sdram_bankmachine0_twtpcon_valid) begin
        soclinux_sdram_bankmachine0_twtpcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine0_twtpcon_ready)) begin
            soclinux_sdram_bankmachine0_twtpcon_count <= (soclinux_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((soclinux_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine0_trccon_valid) begin
        soclinux_sdram_bankmachine0_trccon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine0_trccon_ready)) begin
            soclinux_sdram_bankmachine0_trccon_count <= (soclinux_sdram_bankmachine0_trccon_count - 1'd1);
            if ((soclinux_sdram_bankmachine0_trccon_count == 1'd1)) begin
                soclinux_sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine0_trascon_valid) begin
        soclinux_sdram_bankmachine0_trascon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine0_trascon_ready)) begin
            soclinux_sdram_bankmachine0_trascon_count <= (soclinux_sdram_bankmachine0_trascon_count - 1'd1);
            if ((soclinux_sdram_bankmachine0_trascon_count == 1'd1)) begin
                soclinux_sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine0_state <= builder_soclinux_bankmachine0_next_state;
    if (soclinux_sdram_bankmachine1_row_close) begin
        soclinux_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (soclinux_sdram_bankmachine1_row_open) begin
            soclinux_sdram_bankmachine1_row_opened <= 1'd1;
            soclinux_sdram_bankmachine1_row <= soclinux_sdram_bankmachine1_source_source_payload_addr[19:7];
        end
    end
    if (((soclinux_sdram_bankmachine1_syncfifo1_we & soclinux_sdram_bankmachine1_syncfifo1_writable) & (~soclinux_sdram_bankmachine1_replace))) begin
        soclinux_sdram_bankmachine1_produce <= (soclinux_sdram_bankmachine1_produce + 1'd1);
    end
    if (soclinux_sdram_bankmachine1_do_read) begin
        soclinux_sdram_bankmachine1_consume <= (soclinux_sdram_bankmachine1_consume + 1'd1);
    end
    if (((soclinux_sdram_bankmachine1_syncfifo1_we & soclinux_sdram_bankmachine1_syncfifo1_writable) & (~soclinux_sdram_bankmachine1_replace))) begin
        if ((~soclinux_sdram_bankmachine1_do_read)) begin
            soclinux_sdram_bankmachine1_level <= (soclinux_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (soclinux_sdram_bankmachine1_do_read) begin
            soclinux_sdram_bankmachine1_level <= (soclinux_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~soclinux_sdram_bankmachine1_pipe_valid_source_valid) | soclinux_sdram_bankmachine1_pipe_valid_source_ready)) begin
        soclinux_sdram_bankmachine1_pipe_valid_source_valid <= soclinux_sdram_bankmachine1_pipe_valid_sink_valid;
        soclinux_sdram_bankmachine1_pipe_valid_source_first <= soclinux_sdram_bankmachine1_pipe_valid_sink_first;
        soclinux_sdram_bankmachine1_pipe_valid_source_last <= soclinux_sdram_bankmachine1_pipe_valid_sink_last;
        soclinux_sdram_bankmachine1_pipe_valid_source_payload_we <= soclinux_sdram_bankmachine1_pipe_valid_sink_payload_we;
        soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr <= soclinux_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (soclinux_sdram_bankmachine1_twtpcon_valid) begin
        soclinux_sdram_bankmachine1_twtpcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine1_twtpcon_ready)) begin
            soclinux_sdram_bankmachine1_twtpcon_count <= (soclinux_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((soclinux_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine1_trccon_valid) begin
        soclinux_sdram_bankmachine1_trccon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine1_trccon_ready)) begin
            soclinux_sdram_bankmachine1_trccon_count <= (soclinux_sdram_bankmachine1_trccon_count - 1'd1);
            if ((soclinux_sdram_bankmachine1_trccon_count == 1'd1)) begin
                soclinux_sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine1_trascon_valid) begin
        soclinux_sdram_bankmachine1_trascon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine1_trascon_ready)) begin
            soclinux_sdram_bankmachine1_trascon_count <= (soclinux_sdram_bankmachine1_trascon_count - 1'd1);
            if ((soclinux_sdram_bankmachine1_trascon_count == 1'd1)) begin
                soclinux_sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine1_state <= builder_soclinux_bankmachine1_next_state;
    if (soclinux_sdram_bankmachine2_row_close) begin
        soclinux_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (soclinux_sdram_bankmachine2_row_open) begin
            soclinux_sdram_bankmachine2_row_opened <= 1'd1;
            soclinux_sdram_bankmachine2_row <= soclinux_sdram_bankmachine2_source_source_payload_addr[19:7];
        end
    end
    if (((soclinux_sdram_bankmachine2_syncfifo2_we & soclinux_sdram_bankmachine2_syncfifo2_writable) & (~soclinux_sdram_bankmachine2_replace))) begin
        soclinux_sdram_bankmachine2_produce <= (soclinux_sdram_bankmachine2_produce + 1'd1);
    end
    if (soclinux_sdram_bankmachine2_do_read) begin
        soclinux_sdram_bankmachine2_consume <= (soclinux_sdram_bankmachine2_consume + 1'd1);
    end
    if (((soclinux_sdram_bankmachine2_syncfifo2_we & soclinux_sdram_bankmachine2_syncfifo2_writable) & (~soclinux_sdram_bankmachine2_replace))) begin
        if ((~soclinux_sdram_bankmachine2_do_read)) begin
            soclinux_sdram_bankmachine2_level <= (soclinux_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (soclinux_sdram_bankmachine2_do_read) begin
            soclinux_sdram_bankmachine2_level <= (soclinux_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~soclinux_sdram_bankmachine2_pipe_valid_source_valid) | soclinux_sdram_bankmachine2_pipe_valid_source_ready)) begin
        soclinux_sdram_bankmachine2_pipe_valid_source_valid <= soclinux_sdram_bankmachine2_pipe_valid_sink_valid;
        soclinux_sdram_bankmachine2_pipe_valid_source_first <= soclinux_sdram_bankmachine2_pipe_valid_sink_first;
        soclinux_sdram_bankmachine2_pipe_valid_source_last <= soclinux_sdram_bankmachine2_pipe_valid_sink_last;
        soclinux_sdram_bankmachine2_pipe_valid_source_payload_we <= soclinux_sdram_bankmachine2_pipe_valid_sink_payload_we;
        soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr <= soclinux_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (soclinux_sdram_bankmachine2_twtpcon_valid) begin
        soclinux_sdram_bankmachine2_twtpcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine2_twtpcon_ready)) begin
            soclinux_sdram_bankmachine2_twtpcon_count <= (soclinux_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((soclinux_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine2_trccon_valid) begin
        soclinux_sdram_bankmachine2_trccon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine2_trccon_ready)) begin
            soclinux_sdram_bankmachine2_trccon_count <= (soclinux_sdram_bankmachine2_trccon_count - 1'd1);
            if ((soclinux_sdram_bankmachine2_trccon_count == 1'd1)) begin
                soclinux_sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine2_trascon_valid) begin
        soclinux_sdram_bankmachine2_trascon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine2_trascon_ready)) begin
            soclinux_sdram_bankmachine2_trascon_count <= (soclinux_sdram_bankmachine2_trascon_count - 1'd1);
            if ((soclinux_sdram_bankmachine2_trascon_count == 1'd1)) begin
                soclinux_sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine2_state <= builder_soclinux_bankmachine2_next_state;
    if (soclinux_sdram_bankmachine3_row_close) begin
        soclinux_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (soclinux_sdram_bankmachine3_row_open) begin
            soclinux_sdram_bankmachine3_row_opened <= 1'd1;
            soclinux_sdram_bankmachine3_row <= soclinux_sdram_bankmachine3_source_source_payload_addr[19:7];
        end
    end
    if (((soclinux_sdram_bankmachine3_syncfifo3_we & soclinux_sdram_bankmachine3_syncfifo3_writable) & (~soclinux_sdram_bankmachine3_replace))) begin
        soclinux_sdram_bankmachine3_produce <= (soclinux_sdram_bankmachine3_produce + 1'd1);
    end
    if (soclinux_sdram_bankmachine3_do_read) begin
        soclinux_sdram_bankmachine3_consume <= (soclinux_sdram_bankmachine3_consume + 1'd1);
    end
    if (((soclinux_sdram_bankmachine3_syncfifo3_we & soclinux_sdram_bankmachine3_syncfifo3_writable) & (~soclinux_sdram_bankmachine3_replace))) begin
        if ((~soclinux_sdram_bankmachine3_do_read)) begin
            soclinux_sdram_bankmachine3_level <= (soclinux_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (soclinux_sdram_bankmachine3_do_read) begin
            soclinux_sdram_bankmachine3_level <= (soclinux_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~soclinux_sdram_bankmachine3_pipe_valid_source_valid) | soclinux_sdram_bankmachine3_pipe_valid_source_ready)) begin
        soclinux_sdram_bankmachine3_pipe_valid_source_valid <= soclinux_sdram_bankmachine3_pipe_valid_sink_valid;
        soclinux_sdram_bankmachine3_pipe_valid_source_first <= soclinux_sdram_bankmachine3_pipe_valid_sink_first;
        soclinux_sdram_bankmachine3_pipe_valid_source_last <= soclinux_sdram_bankmachine3_pipe_valid_sink_last;
        soclinux_sdram_bankmachine3_pipe_valid_source_payload_we <= soclinux_sdram_bankmachine3_pipe_valid_sink_payload_we;
        soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr <= soclinux_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (soclinux_sdram_bankmachine3_twtpcon_valid) begin
        soclinux_sdram_bankmachine3_twtpcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine3_twtpcon_ready)) begin
            soclinux_sdram_bankmachine3_twtpcon_count <= (soclinux_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((soclinux_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine3_trccon_valid) begin
        soclinux_sdram_bankmachine3_trccon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine3_trccon_ready)) begin
            soclinux_sdram_bankmachine3_trccon_count <= (soclinux_sdram_bankmachine3_trccon_count - 1'd1);
            if ((soclinux_sdram_bankmachine3_trccon_count == 1'd1)) begin
                soclinux_sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine3_trascon_valid) begin
        soclinux_sdram_bankmachine3_trascon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine3_trascon_ready)) begin
            soclinux_sdram_bankmachine3_trascon_count <= (soclinux_sdram_bankmachine3_trascon_count - 1'd1);
            if ((soclinux_sdram_bankmachine3_trascon_count == 1'd1)) begin
                soclinux_sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine3_state <= builder_soclinux_bankmachine3_next_state;
    if (soclinux_sdram_bankmachine4_row_close) begin
        soclinux_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (soclinux_sdram_bankmachine4_row_open) begin
            soclinux_sdram_bankmachine4_row_opened <= 1'd1;
            soclinux_sdram_bankmachine4_row <= soclinux_sdram_bankmachine4_source_source_payload_addr[19:7];
        end
    end
    if (((soclinux_sdram_bankmachine4_syncfifo4_we & soclinux_sdram_bankmachine4_syncfifo4_writable) & (~soclinux_sdram_bankmachine4_replace))) begin
        soclinux_sdram_bankmachine4_produce <= (soclinux_sdram_bankmachine4_produce + 1'd1);
    end
    if (soclinux_sdram_bankmachine4_do_read) begin
        soclinux_sdram_bankmachine4_consume <= (soclinux_sdram_bankmachine4_consume + 1'd1);
    end
    if (((soclinux_sdram_bankmachine4_syncfifo4_we & soclinux_sdram_bankmachine4_syncfifo4_writable) & (~soclinux_sdram_bankmachine4_replace))) begin
        if ((~soclinux_sdram_bankmachine4_do_read)) begin
            soclinux_sdram_bankmachine4_level <= (soclinux_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (soclinux_sdram_bankmachine4_do_read) begin
            soclinux_sdram_bankmachine4_level <= (soclinux_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~soclinux_sdram_bankmachine4_pipe_valid_source_valid) | soclinux_sdram_bankmachine4_pipe_valid_source_ready)) begin
        soclinux_sdram_bankmachine4_pipe_valid_source_valid <= soclinux_sdram_bankmachine4_pipe_valid_sink_valid;
        soclinux_sdram_bankmachine4_pipe_valid_source_first <= soclinux_sdram_bankmachine4_pipe_valid_sink_first;
        soclinux_sdram_bankmachine4_pipe_valid_source_last <= soclinux_sdram_bankmachine4_pipe_valid_sink_last;
        soclinux_sdram_bankmachine4_pipe_valid_source_payload_we <= soclinux_sdram_bankmachine4_pipe_valid_sink_payload_we;
        soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr <= soclinux_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (soclinux_sdram_bankmachine4_twtpcon_valid) begin
        soclinux_sdram_bankmachine4_twtpcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine4_twtpcon_ready)) begin
            soclinux_sdram_bankmachine4_twtpcon_count <= (soclinux_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((soclinux_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
                soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine4_trccon_valid) begin
        soclinux_sdram_bankmachine4_trccon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine4_trccon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine4_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine4_trccon_ready)) begin
            soclinux_sdram_bankmachine4_trccon_count <= (soclinux_sdram_bankmachine4_trccon_count - 1'd1);
            if ((soclinux_sdram_bankmachine4_trccon_count == 1'd1)) begin
                soclinux_sdram_bankmachine4_trccon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine4_trascon_valid) begin
        soclinux_sdram_bankmachine4_trascon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine4_trascon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine4_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine4_trascon_ready)) begin
            soclinux_sdram_bankmachine4_trascon_count <= (soclinux_sdram_bankmachine4_trascon_count - 1'd1);
            if ((soclinux_sdram_bankmachine4_trascon_count == 1'd1)) begin
                soclinux_sdram_bankmachine4_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine4_state <= builder_soclinux_bankmachine4_next_state;
    if (soclinux_sdram_bankmachine5_row_close) begin
        soclinux_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (soclinux_sdram_bankmachine5_row_open) begin
            soclinux_sdram_bankmachine5_row_opened <= 1'd1;
            soclinux_sdram_bankmachine5_row <= soclinux_sdram_bankmachine5_source_source_payload_addr[19:7];
        end
    end
    if (((soclinux_sdram_bankmachine5_syncfifo5_we & soclinux_sdram_bankmachine5_syncfifo5_writable) & (~soclinux_sdram_bankmachine5_replace))) begin
        soclinux_sdram_bankmachine5_produce <= (soclinux_sdram_bankmachine5_produce + 1'd1);
    end
    if (soclinux_sdram_bankmachine5_do_read) begin
        soclinux_sdram_bankmachine5_consume <= (soclinux_sdram_bankmachine5_consume + 1'd1);
    end
    if (((soclinux_sdram_bankmachine5_syncfifo5_we & soclinux_sdram_bankmachine5_syncfifo5_writable) & (~soclinux_sdram_bankmachine5_replace))) begin
        if ((~soclinux_sdram_bankmachine5_do_read)) begin
            soclinux_sdram_bankmachine5_level <= (soclinux_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (soclinux_sdram_bankmachine5_do_read) begin
            soclinux_sdram_bankmachine5_level <= (soclinux_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~soclinux_sdram_bankmachine5_pipe_valid_source_valid) | soclinux_sdram_bankmachine5_pipe_valid_source_ready)) begin
        soclinux_sdram_bankmachine5_pipe_valid_source_valid <= soclinux_sdram_bankmachine5_pipe_valid_sink_valid;
        soclinux_sdram_bankmachine5_pipe_valid_source_first <= soclinux_sdram_bankmachine5_pipe_valid_sink_first;
        soclinux_sdram_bankmachine5_pipe_valid_source_last <= soclinux_sdram_bankmachine5_pipe_valid_sink_last;
        soclinux_sdram_bankmachine5_pipe_valid_source_payload_we <= soclinux_sdram_bankmachine5_pipe_valid_sink_payload_we;
        soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr <= soclinux_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (soclinux_sdram_bankmachine5_twtpcon_valid) begin
        soclinux_sdram_bankmachine5_twtpcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine5_twtpcon_ready)) begin
            soclinux_sdram_bankmachine5_twtpcon_count <= (soclinux_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((soclinux_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
                soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine5_trccon_valid) begin
        soclinux_sdram_bankmachine5_trccon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine5_trccon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine5_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine5_trccon_ready)) begin
            soclinux_sdram_bankmachine5_trccon_count <= (soclinux_sdram_bankmachine5_trccon_count - 1'd1);
            if ((soclinux_sdram_bankmachine5_trccon_count == 1'd1)) begin
                soclinux_sdram_bankmachine5_trccon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine5_trascon_valid) begin
        soclinux_sdram_bankmachine5_trascon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine5_trascon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine5_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine5_trascon_ready)) begin
            soclinux_sdram_bankmachine5_trascon_count <= (soclinux_sdram_bankmachine5_trascon_count - 1'd1);
            if ((soclinux_sdram_bankmachine5_trascon_count == 1'd1)) begin
                soclinux_sdram_bankmachine5_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine5_state <= builder_soclinux_bankmachine5_next_state;
    if (soclinux_sdram_bankmachine6_row_close) begin
        soclinux_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (soclinux_sdram_bankmachine6_row_open) begin
            soclinux_sdram_bankmachine6_row_opened <= 1'd1;
            soclinux_sdram_bankmachine6_row <= soclinux_sdram_bankmachine6_source_source_payload_addr[19:7];
        end
    end
    if (((soclinux_sdram_bankmachine6_syncfifo6_we & soclinux_sdram_bankmachine6_syncfifo6_writable) & (~soclinux_sdram_bankmachine6_replace))) begin
        soclinux_sdram_bankmachine6_produce <= (soclinux_sdram_bankmachine6_produce + 1'd1);
    end
    if (soclinux_sdram_bankmachine6_do_read) begin
        soclinux_sdram_bankmachine6_consume <= (soclinux_sdram_bankmachine6_consume + 1'd1);
    end
    if (((soclinux_sdram_bankmachine6_syncfifo6_we & soclinux_sdram_bankmachine6_syncfifo6_writable) & (~soclinux_sdram_bankmachine6_replace))) begin
        if ((~soclinux_sdram_bankmachine6_do_read)) begin
            soclinux_sdram_bankmachine6_level <= (soclinux_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (soclinux_sdram_bankmachine6_do_read) begin
            soclinux_sdram_bankmachine6_level <= (soclinux_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~soclinux_sdram_bankmachine6_pipe_valid_source_valid) | soclinux_sdram_bankmachine6_pipe_valid_source_ready)) begin
        soclinux_sdram_bankmachine6_pipe_valid_source_valid <= soclinux_sdram_bankmachine6_pipe_valid_sink_valid;
        soclinux_sdram_bankmachine6_pipe_valid_source_first <= soclinux_sdram_bankmachine6_pipe_valid_sink_first;
        soclinux_sdram_bankmachine6_pipe_valid_source_last <= soclinux_sdram_bankmachine6_pipe_valid_sink_last;
        soclinux_sdram_bankmachine6_pipe_valid_source_payload_we <= soclinux_sdram_bankmachine6_pipe_valid_sink_payload_we;
        soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr <= soclinux_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (soclinux_sdram_bankmachine6_twtpcon_valid) begin
        soclinux_sdram_bankmachine6_twtpcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine6_twtpcon_ready)) begin
            soclinux_sdram_bankmachine6_twtpcon_count <= (soclinux_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((soclinux_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
                soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine6_trccon_valid) begin
        soclinux_sdram_bankmachine6_trccon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine6_trccon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine6_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine6_trccon_ready)) begin
            soclinux_sdram_bankmachine6_trccon_count <= (soclinux_sdram_bankmachine6_trccon_count - 1'd1);
            if ((soclinux_sdram_bankmachine6_trccon_count == 1'd1)) begin
                soclinux_sdram_bankmachine6_trccon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine6_trascon_valid) begin
        soclinux_sdram_bankmachine6_trascon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine6_trascon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine6_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine6_trascon_ready)) begin
            soclinux_sdram_bankmachine6_trascon_count <= (soclinux_sdram_bankmachine6_trascon_count - 1'd1);
            if ((soclinux_sdram_bankmachine6_trascon_count == 1'd1)) begin
                soclinux_sdram_bankmachine6_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine6_state <= builder_soclinux_bankmachine6_next_state;
    if (soclinux_sdram_bankmachine7_row_close) begin
        soclinux_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (soclinux_sdram_bankmachine7_row_open) begin
            soclinux_sdram_bankmachine7_row_opened <= 1'd1;
            soclinux_sdram_bankmachine7_row <= soclinux_sdram_bankmachine7_source_source_payload_addr[19:7];
        end
    end
    if (((soclinux_sdram_bankmachine7_syncfifo7_we & soclinux_sdram_bankmachine7_syncfifo7_writable) & (~soclinux_sdram_bankmachine7_replace))) begin
        soclinux_sdram_bankmachine7_produce <= (soclinux_sdram_bankmachine7_produce + 1'd1);
    end
    if (soclinux_sdram_bankmachine7_do_read) begin
        soclinux_sdram_bankmachine7_consume <= (soclinux_sdram_bankmachine7_consume + 1'd1);
    end
    if (((soclinux_sdram_bankmachine7_syncfifo7_we & soclinux_sdram_bankmachine7_syncfifo7_writable) & (~soclinux_sdram_bankmachine7_replace))) begin
        if ((~soclinux_sdram_bankmachine7_do_read)) begin
            soclinux_sdram_bankmachine7_level <= (soclinux_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (soclinux_sdram_bankmachine7_do_read) begin
            soclinux_sdram_bankmachine7_level <= (soclinux_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~soclinux_sdram_bankmachine7_pipe_valid_source_valid) | soclinux_sdram_bankmachine7_pipe_valid_source_ready)) begin
        soclinux_sdram_bankmachine7_pipe_valid_source_valid <= soclinux_sdram_bankmachine7_pipe_valid_sink_valid;
        soclinux_sdram_bankmachine7_pipe_valid_source_first <= soclinux_sdram_bankmachine7_pipe_valid_sink_first;
        soclinux_sdram_bankmachine7_pipe_valid_source_last <= soclinux_sdram_bankmachine7_pipe_valid_sink_last;
        soclinux_sdram_bankmachine7_pipe_valid_source_payload_we <= soclinux_sdram_bankmachine7_pipe_valid_sink_payload_we;
        soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr <= soclinux_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (soclinux_sdram_bankmachine7_twtpcon_valid) begin
        soclinux_sdram_bankmachine7_twtpcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine7_twtpcon_ready)) begin
            soclinux_sdram_bankmachine7_twtpcon_count <= (soclinux_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((soclinux_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
                soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine7_trccon_valid) begin
        soclinux_sdram_bankmachine7_trccon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine7_trccon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine7_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine7_trccon_ready)) begin
            soclinux_sdram_bankmachine7_trccon_count <= (soclinux_sdram_bankmachine7_trccon_count - 1'd1);
            if ((soclinux_sdram_bankmachine7_trccon_count == 1'd1)) begin
                soclinux_sdram_bankmachine7_trccon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_bankmachine7_trascon_valid) begin
        soclinux_sdram_bankmachine7_trascon_count <= 2'd2;
        if (1'd0) begin
            soclinux_sdram_bankmachine7_trascon_ready <= 1'd1;
        end else begin
            soclinux_sdram_bankmachine7_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_bankmachine7_trascon_ready)) begin
            soclinux_sdram_bankmachine7_trascon_count <= (soclinux_sdram_bankmachine7_trascon_count - 1'd1);
            if ((soclinux_sdram_bankmachine7_trascon_count == 1'd1)) begin
                soclinux_sdram_bankmachine7_trascon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_bankmachine7_state <= builder_soclinux_bankmachine7_next_state;
    if ((~soclinux_sdram_en0)) begin
        soclinux_sdram_time0 <= 5'd31;
    end else begin
        if ((~soclinux_sdram_max_time0)) begin
            soclinux_sdram_time0 <= (soclinux_sdram_time0 - 1'd1);
        end
    end
    if ((~soclinux_sdram_en1)) begin
        soclinux_sdram_time1 <= 4'd15;
    end else begin
        if ((~soclinux_sdram_max_time1)) begin
            soclinux_sdram_time1 <= (soclinux_sdram_time1 - 1'd1);
        end
    end
    if (soclinux_sdram_choose_cmd_ce) begin
        case (soclinux_sdram_choose_cmd_grant)
            1'd0: begin
                if (soclinux_sdram_choose_cmd_request[1]) begin
                    soclinux_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (soclinux_sdram_choose_cmd_request[2]) begin
                        soclinux_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (soclinux_sdram_choose_cmd_request[3]) begin
                            soclinux_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (soclinux_sdram_choose_cmd_request[4]) begin
                                soclinux_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (soclinux_sdram_choose_cmd_request[5]) begin
                                    soclinux_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (soclinux_sdram_choose_cmd_request[6]) begin
                                        soclinux_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (soclinux_sdram_choose_cmd_request[7]) begin
                                            soclinux_sdram_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soclinux_sdram_choose_cmd_request[2]) begin
                    soclinux_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (soclinux_sdram_choose_cmd_request[3]) begin
                        soclinux_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (soclinux_sdram_choose_cmd_request[4]) begin
                            soclinux_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (soclinux_sdram_choose_cmd_request[5]) begin
                                soclinux_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (soclinux_sdram_choose_cmd_request[6]) begin
                                    soclinux_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (soclinux_sdram_choose_cmd_request[7]) begin
                                        soclinux_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (soclinux_sdram_choose_cmd_request[0]) begin
                                            soclinux_sdram_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soclinux_sdram_choose_cmd_request[3]) begin
                    soclinux_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (soclinux_sdram_choose_cmd_request[4]) begin
                        soclinux_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (soclinux_sdram_choose_cmd_request[5]) begin
                            soclinux_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (soclinux_sdram_choose_cmd_request[6]) begin
                                soclinux_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (soclinux_sdram_choose_cmd_request[7]) begin
                                    soclinux_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (soclinux_sdram_choose_cmd_request[0]) begin
                                        soclinux_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (soclinux_sdram_choose_cmd_request[1]) begin
                                            soclinux_sdram_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soclinux_sdram_choose_cmd_request[4]) begin
                    soclinux_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (soclinux_sdram_choose_cmd_request[5]) begin
                        soclinux_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (soclinux_sdram_choose_cmd_request[6]) begin
                            soclinux_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (soclinux_sdram_choose_cmd_request[7]) begin
                                soclinux_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (soclinux_sdram_choose_cmd_request[0]) begin
                                    soclinux_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (soclinux_sdram_choose_cmd_request[1]) begin
                                        soclinux_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (soclinux_sdram_choose_cmd_request[2]) begin
                                            soclinux_sdram_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soclinux_sdram_choose_cmd_request[5]) begin
                    soclinux_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (soclinux_sdram_choose_cmd_request[6]) begin
                        soclinux_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (soclinux_sdram_choose_cmd_request[7]) begin
                            soclinux_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (soclinux_sdram_choose_cmd_request[0]) begin
                                soclinux_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (soclinux_sdram_choose_cmd_request[1]) begin
                                    soclinux_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (soclinux_sdram_choose_cmd_request[2]) begin
                                        soclinux_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (soclinux_sdram_choose_cmd_request[3]) begin
                                            soclinux_sdram_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soclinux_sdram_choose_cmd_request[6]) begin
                    soclinux_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (soclinux_sdram_choose_cmd_request[7]) begin
                        soclinux_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (soclinux_sdram_choose_cmd_request[0]) begin
                            soclinux_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (soclinux_sdram_choose_cmd_request[1]) begin
                                soclinux_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (soclinux_sdram_choose_cmd_request[2]) begin
                                    soclinux_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (soclinux_sdram_choose_cmd_request[3]) begin
                                        soclinux_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (soclinux_sdram_choose_cmd_request[4]) begin
                                            soclinux_sdram_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (soclinux_sdram_choose_cmd_request[7]) begin
                    soclinux_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (soclinux_sdram_choose_cmd_request[0]) begin
                        soclinux_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (soclinux_sdram_choose_cmd_request[1]) begin
                            soclinux_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (soclinux_sdram_choose_cmd_request[2]) begin
                                soclinux_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (soclinux_sdram_choose_cmd_request[3]) begin
                                    soclinux_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (soclinux_sdram_choose_cmd_request[4]) begin
                                        soclinux_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (soclinux_sdram_choose_cmd_request[5]) begin
                                            soclinux_sdram_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (soclinux_sdram_choose_cmd_request[0]) begin
                    soclinux_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (soclinux_sdram_choose_cmd_request[1]) begin
                        soclinux_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (soclinux_sdram_choose_cmd_request[2]) begin
                            soclinux_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (soclinux_sdram_choose_cmd_request[3]) begin
                                soclinux_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (soclinux_sdram_choose_cmd_request[4]) begin
                                    soclinux_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (soclinux_sdram_choose_cmd_request[5]) begin
                                        soclinux_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (soclinux_sdram_choose_cmd_request[6]) begin
                                            soclinux_sdram_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (soclinux_sdram_choose_req_ce) begin
        case (soclinux_sdram_choose_req_grant)
            1'd0: begin
                if (soclinux_sdram_choose_req_request[1]) begin
                    soclinux_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (soclinux_sdram_choose_req_request[2]) begin
                        soclinux_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (soclinux_sdram_choose_req_request[3]) begin
                            soclinux_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (soclinux_sdram_choose_req_request[4]) begin
                                soclinux_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (soclinux_sdram_choose_req_request[5]) begin
                                    soclinux_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (soclinux_sdram_choose_req_request[6]) begin
                                        soclinux_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (soclinux_sdram_choose_req_request[7]) begin
                                            soclinux_sdram_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (soclinux_sdram_choose_req_request[2]) begin
                    soclinux_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (soclinux_sdram_choose_req_request[3]) begin
                        soclinux_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (soclinux_sdram_choose_req_request[4]) begin
                            soclinux_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (soclinux_sdram_choose_req_request[5]) begin
                                soclinux_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (soclinux_sdram_choose_req_request[6]) begin
                                    soclinux_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (soclinux_sdram_choose_req_request[7]) begin
                                        soclinux_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (soclinux_sdram_choose_req_request[0]) begin
                                            soclinux_sdram_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (soclinux_sdram_choose_req_request[3]) begin
                    soclinux_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (soclinux_sdram_choose_req_request[4]) begin
                        soclinux_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (soclinux_sdram_choose_req_request[5]) begin
                            soclinux_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (soclinux_sdram_choose_req_request[6]) begin
                                soclinux_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (soclinux_sdram_choose_req_request[7]) begin
                                    soclinux_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (soclinux_sdram_choose_req_request[0]) begin
                                        soclinux_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (soclinux_sdram_choose_req_request[1]) begin
                                            soclinux_sdram_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (soclinux_sdram_choose_req_request[4]) begin
                    soclinux_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (soclinux_sdram_choose_req_request[5]) begin
                        soclinux_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (soclinux_sdram_choose_req_request[6]) begin
                            soclinux_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (soclinux_sdram_choose_req_request[7]) begin
                                soclinux_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (soclinux_sdram_choose_req_request[0]) begin
                                    soclinux_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (soclinux_sdram_choose_req_request[1]) begin
                                        soclinux_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (soclinux_sdram_choose_req_request[2]) begin
                                            soclinux_sdram_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (soclinux_sdram_choose_req_request[5]) begin
                    soclinux_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (soclinux_sdram_choose_req_request[6]) begin
                        soclinux_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (soclinux_sdram_choose_req_request[7]) begin
                            soclinux_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (soclinux_sdram_choose_req_request[0]) begin
                                soclinux_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (soclinux_sdram_choose_req_request[1]) begin
                                    soclinux_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (soclinux_sdram_choose_req_request[2]) begin
                                        soclinux_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (soclinux_sdram_choose_req_request[3]) begin
                                            soclinux_sdram_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (soclinux_sdram_choose_req_request[6]) begin
                    soclinux_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (soclinux_sdram_choose_req_request[7]) begin
                        soclinux_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (soclinux_sdram_choose_req_request[0]) begin
                            soclinux_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (soclinux_sdram_choose_req_request[1]) begin
                                soclinux_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (soclinux_sdram_choose_req_request[2]) begin
                                    soclinux_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (soclinux_sdram_choose_req_request[3]) begin
                                        soclinux_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (soclinux_sdram_choose_req_request[4]) begin
                                            soclinux_sdram_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (soclinux_sdram_choose_req_request[7]) begin
                    soclinux_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (soclinux_sdram_choose_req_request[0]) begin
                        soclinux_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (soclinux_sdram_choose_req_request[1]) begin
                            soclinux_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (soclinux_sdram_choose_req_request[2]) begin
                                soclinux_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (soclinux_sdram_choose_req_request[3]) begin
                                    soclinux_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (soclinux_sdram_choose_req_request[4]) begin
                                        soclinux_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (soclinux_sdram_choose_req_request[5]) begin
                                            soclinux_sdram_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (soclinux_sdram_choose_req_request[0]) begin
                    soclinux_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (soclinux_sdram_choose_req_request[1]) begin
                        soclinux_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (soclinux_sdram_choose_req_request[2]) begin
                            soclinux_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (soclinux_sdram_choose_req_request[3]) begin
                                soclinux_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (soclinux_sdram_choose_req_request[4]) begin
                                    soclinux_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (soclinux_sdram_choose_req_request[5]) begin
                                        soclinux_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (soclinux_sdram_choose_req_request[6]) begin
                                            soclinux_sdram_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    soclinux_sdram_dfi_p0_cs_n <= 1'd0;
    soclinux_sdram_dfi_p0_bank <= builder_sync_rhs_array_muxed0;
    soclinux_sdram_dfi_p0_address <= builder_sync_rhs_array_muxed1;
    soclinux_sdram_dfi_p0_cas_n <= (~builder_sync_rhs_array_muxed2);
    soclinux_sdram_dfi_p0_ras_n <= (~builder_sync_rhs_array_muxed3);
    soclinux_sdram_dfi_p0_we_n <= (~builder_sync_rhs_array_muxed4);
    soclinux_sdram_dfi_p0_rddata_en <= builder_sync_rhs_array_muxed5;
    soclinux_sdram_dfi_p0_wrdata_en <= builder_sync_rhs_array_muxed6;
    soclinux_sdram_dfi_p1_cs_n <= 1'd0;
    soclinux_sdram_dfi_p1_bank <= builder_sync_rhs_array_muxed7;
    soclinux_sdram_dfi_p1_address <= builder_sync_rhs_array_muxed8;
    soclinux_sdram_dfi_p1_cas_n <= (~builder_sync_rhs_array_muxed9);
    soclinux_sdram_dfi_p1_ras_n <= (~builder_sync_rhs_array_muxed10);
    soclinux_sdram_dfi_p1_we_n <= (~builder_sync_rhs_array_muxed11);
    soclinux_sdram_dfi_p1_rddata_en <= builder_sync_rhs_array_muxed12;
    soclinux_sdram_dfi_p1_wrdata_en <= builder_sync_rhs_array_muxed13;
    if (soclinux_sdram_trrdcon_valid) begin
        soclinux_sdram_trrdcon_count <= 1'd1;
        if (1'd0) begin
            soclinux_sdram_trrdcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_trrdcon_ready)) begin
            soclinux_sdram_trrdcon_count <= (soclinux_sdram_trrdcon_count - 1'd1);
            if ((soclinux_sdram_trrdcon_count == 1'd1)) begin
                soclinux_sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    soclinux_sdram_tfawcon_window <= {soclinux_sdram_tfawcon_window, soclinux_sdram_tfawcon_valid};
    if ((soclinux_sdram_tfawcon_count < 3'd4)) begin
        if ((soclinux_sdram_tfawcon_count == 2'd3)) begin
            soclinux_sdram_tfawcon_ready <= (~soclinux_sdram_tfawcon_valid);
        end else begin
            soclinux_sdram_tfawcon_ready <= 1'd1;
        end
    end
    if (soclinux_sdram_tccdcon_valid) begin
        soclinux_sdram_tccdcon_count <= 1'd1;
        if (1'd0) begin
            soclinux_sdram_tccdcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_tccdcon_ready)) begin
            soclinux_sdram_tccdcon_count <= (soclinux_sdram_tccdcon_count - 1'd1);
            if ((soclinux_sdram_tccdcon_count == 1'd1)) begin
                soclinux_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (soclinux_sdram_twtrcon_valid) begin
        soclinux_sdram_twtrcon_count <= 3'd6;
        if (1'd0) begin
            soclinux_sdram_twtrcon_ready <= 1'd1;
        end else begin
            soclinux_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~soclinux_sdram_twtrcon_ready)) begin
            soclinux_sdram_twtrcon_count <= (soclinux_sdram_twtrcon_count - 1'd1);
            if ((soclinux_sdram_twtrcon_count == 1'd1)) begin
                soclinux_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    builder_soclinux_multiplexer_state <= builder_soclinux_multiplexer_next_state;
    builder_soclinux_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_soclinux_roundrobin0_grant == 1'd0) & soclinux_sdram_interface_bank0_wdata_ready)) | ((builder_soclinux_roundrobin1_grant == 1'd0) & soclinux_sdram_interface_bank1_wdata_ready)) | ((builder_soclinux_roundrobin2_grant == 1'd0) & soclinux_sdram_interface_bank2_wdata_ready)) | ((builder_soclinux_roundrobin3_grant == 1'd0) & soclinux_sdram_interface_bank3_wdata_ready)) | ((builder_soclinux_roundrobin4_grant == 1'd0) & soclinux_sdram_interface_bank4_wdata_ready)) | ((builder_soclinux_roundrobin5_grant == 1'd0) & soclinux_sdram_interface_bank5_wdata_ready)) | ((builder_soclinux_roundrobin6_grant == 1'd0) & soclinux_sdram_interface_bank6_wdata_ready)) | ((builder_soclinux_roundrobin7_grant == 1'd0) & soclinux_sdram_interface_bank7_wdata_ready));
    builder_soclinux_new_master_wdata_ready1 <= builder_soclinux_new_master_wdata_ready0;
    builder_soclinux_new_master_wdata_ready2 <= builder_soclinux_new_master_wdata_ready1;
    builder_soclinux_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_soclinux_roundrobin0_grant == 1'd0) & soclinux_sdram_interface_bank0_rdata_valid)) | ((builder_soclinux_roundrobin1_grant == 1'd0) & soclinux_sdram_interface_bank1_rdata_valid)) | ((builder_soclinux_roundrobin2_grant == 1'd0) & soclinux_sdram_interface_bank2_rdata_valid)) | ((builder_soclinux_roundrobin3_grant == 1'd0) & soclinux_sdram_interface_bank3_rdata_valid)) | ((builder_soclinux_roundrobin4_grant == 1'd0) & soclinux_sdram_interface_bank4_rdata_valid)) | ((builder_soclinux_roundrobin5_grant == 1'd0) & soclinux_sdram_interface_bank5_rdata_valid)) | ((builder_soclinux_roundrobin6_grant == 1'd0) & soclinux_sdram_interface_bank6_rdata_valid)) | ((builder_soclinux_roundrobin7_grant == 1'd0) & soclinux_sdram_interface_bank7_rdata_valid));
    builder_soclinux_new_master_rdata_valid1 <= builder_soclinux_new_master_rdata_valid0;
    builder_soclinux_new_master_rdata_valid2 <= builder_soclinux_new_master_rdata_valid1;
    builder_soclinux_new_master_rdata_valid3 <= builder_soclinux_new_master_rdata_valid2;
    builder_soclinux_new_master_rdata_valid4 <= builder_soclinux_new_master_rdata_valid3;
    builder_soclinux_new_master_rdata_valid5 <= builder_soclinux_new_master_rdata_valid4;
    builder_soclinux_new_master_rdata_valid6 <= builder_soclinux_new_master_rdata_valid5;
    builder_soclinux_new_master_rdata_valid7 <= builder_soclinux_new_master_rdata_valid6;
    builder_soclinux_new_master_rdata_valid8 <= builder_soclinux_new_master_rdata_valid7;
    builder_soclinux_new_master_rdata_valid9 <= builder_soclinux_new_master_rdata_valid8;
    builder_soclinux_new_master_rdata_valid10 <= builder_soclinux_new_master_rdata_valid9;
    builder_soclinux_new_master_rdata_valid11 <= builder_soclinux_new_master_rdata_valid10;
    builder_soclinux_new_master_rdata_valid12 <= builder_soclinux_new_master_rdata_valid11;
    soclinux_adr_offset_r <= soclinux_wb_sdram_adr[1:0];
    builder_soclinux_fullmemorywe_state <= builder_soclinux_fullmemorywe_next_state;
    builder_soclinux_litedramwishbone2native_state <= builder_soclinux_litedramwishbone2native_next_state;
    if (soclinux_aborted_litedramwishbone2native_next_value_ce) begin
        soclinux_aborted <= soclinux_aborted_litedramwishbone2native_next_value;
    end
    if (leds_done) begin
        leds_chaser <= {leds_chaser, (~leds_chaser[5])};
    end
    if (leds_re) begin
        leds_mode <= 1'd1;
    end
    if (leds_wait) begin
        if ((~leds_done)) begin
            leds_count <= (leds_count - 1'd1);
        end
    end else begin
        leds_count <= 22'd4000000;
    end
    soclinux_clk_divider1 <= (soclinux_clk_divider1 + 1'd1);
    if (soclinux_clk_rise) begin
        spisdcard_clk <= soclinux_clk_enable;
    end else begin
        if (soclinux_clk_fall) begin
            soclinux_clk_divider1 <= 1'd0;
            spisdcard_clk <= 1'd0;
        end
    end
    spisdcard_cs_n <= (~(soclinux_cs & (soclinux_xfer_enable | (soclinux_cs_mode == 1'd1))));
    if (soclinux_mosi_latch) begin
        soclinux_mosi_data <= soclinux_mosi;
        soclinux_mosi_sel <= 3'd7;
    end else begin
        if (soclinux_clk_fall) begin
            if (soclinux_xfer_enable) begin
                spisdcard_mosi <= builder_sync_f_array_muxed;
            end
            soclinux_mosi_sel <= (soclinux_mosi_sel - 1'd1);
        end
    end
    if (soclinux_clk_rise) begin
        if (soclinux_loopback) begin
            soclinux_miso_data <= {soclinux_miso_data, spisdcard_mosi};
        end else begin
            soclinux_miso_data <= {soclinux_miso_data, spisdcard_miso};
        end
    end
    if (soclinux_miso_latch) begin
        soclinux_miso <= soclinux_miso_data;
    end
    builder_soclinux_spimaster_state <= builder_soclinux_spimaster_next_state;
    if (soclinux_count_spimaster_next_value_ce) begin
        soclinux_count <= soclinux_count_spimaster_next_value;
    end
    builder_soclinux_wishbone2csr_state <= builder_soclinux_wishbone2csr_next_state;
    if (builder_soclinux_dat_w_wishbone2csr_next_value_ce0) begin
        builder_soclinux_dat_w <= builder_soclinux_dat_w_wishbone2csr_next_value0;
    end
    if (builder_soclinux_adr_wishbone2csr_next_value_ce1) begin
        builder_soclinux_adr <= builder_soclinux_adr_wishbone2csr_next_value1;
    end
    if (builder_soclinux_we_wishbone2csr_next_value_ce2) begin
        builder_soclinux_we <= builder_soclinux_we_wishbone2csr_next_value2;
    end
    builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank0_sel) begin
        case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_in_w;
            end
        endcase
    end
    buttons_re <= builder_csr_bankarray_csrbank0_in_re;
    builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank1_sel) begin
        case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_reset0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_scratch0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_bus_errors_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank1_reset0_re) begin
        soclinux_reset_storage[1:0] <= builder_csr_bankarray_csrbank1_reset0_r;
    end
    soclinux_reset_re <= builder_csr_bankarray_csrbank1_reset0_re;
    if (builder_csr_bankarray_csrbank1_scratch0_re) begin
        soclinux_scratch_storage[31:0] <= builder_csr_bankarray_csrbank1_scratch0_r;
    end
    soclinux_scratch_re <= builder_csr_bankarray_csrbank1_scratch0_re;
    soclinux_bus_errors_re <= builder_csr_bankarray_csrbank1_bus_errors_re;
    builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank2_sel) begin
        case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_dly_sel0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= gw2ddrphy_rdly_dq_rst_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= gw2ddrphy_rdly_dq_inc_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= gw2ddrphy_rdly_dq_bitslip_rst_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= gw2ddrphy_rdly_dq_bitslip_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= gw2ddrphy_burstdet_clr_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_burstdet_seen_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank2_dly_sel0_re) begin
        gw2ddrphy_dly_sel_storage[1:0] <= builder_csr_bankarray_csrbank2_dly_sel0_r;
    end
    gw2ddrphy_dly_sel_re <= builder_csr_bankarray_csrbank2_dly_sel0_re;
    gw2ddrphy_burstdet_seen_re <= builder_csr_bankarray_csrbank2_burstdet_seen_re;
    builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
    builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank3_sel) begin
        case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_out0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank3_out0_re) begin
        leds_storage[5:0] <= builder_csr_bankarray_csrbank3_out0_r;
    end
    leds_re <= builder_csr_bankarray_csrbank3_out0_re;
    builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank4_sel) begin
        case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi0_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= soclinux_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi0_address0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi0_rddata1_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi1_command0_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= soclinux_sdram_phaseinjector1_command_issue_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi1_address0_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi1_rddata1_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank4_dfii_control0_re) begin
        soclinux_sdram_storage[3:0] <= builder_csr_bankarray_csrbank4_dfii_control0_r;
    end
    soclinux_sdram_re <= builder_csr_bankarray_csrbank4_dfii_control0_re;
    if (builder_csr_bankarray_csrbank4_dfii_pi0_command0_re) begin
        soclinux_sdram_phaseinjector0_command_storage[7:0] <= builder_csr_bankarray_csrbank4_dfii_pi0_command0_r;
    end
    soclinux_sdram_phaseinjector0_command_re <= builder_csr_bankarray_csrbank4_dfii_pi0_command0_re;
    if (builder_csr_bankarray_csrbank4_dfii_pi0_address0_re) begin
        soclinux_sdram_phaseinjector0_address_storage[12:0] <= builder_csr_bankarray_csrbank4_dfii_pi0_address0_r;
    end
    soclinux_sdram_phaseinjector0_address_re <= builder_csr_bankarray_csrbank4_dfii_pi0_address0_re;
    if (builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re) begin
        soclinux_sdram_phaseinjector0_baddress_storage[2:0] <= builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_r;
    end
    soclinux_sdram_phaseinjector0_baddress_re <= builder_csr_bankarray_csrbank4_dfii_pi0_baddress0_re;
    if (builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_re) begin
        soclinux_sdram_phaseinjector0_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank4_dfii_pi0_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re) begin
        soclinux_sdram_phaseinjector0_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_r;
    end
    soclinux_sdram_phaseinjector0_wrdata_re <= builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re;
    soclinux_sdram_phaseinjector0_rddata_re <= builder_csr_bankarray_csrbank4_dfii_pi0_rddata0_re;
    if (builder_csr_bankarray_csrbank4_dfii_pi1_command0_re) begin
        soclinux_sdram_phaseinjector1_command_storage[7:0] <= builder_csr_bankarray_csrbank4_dfii_pi1_command0_r;
    end
    soclinux_sdram_phaseinjector1_command_re <= builder_csr_bankarray_csrbank4_dfii_pi1_command0_re;
    if (builder_csr_bankarray_csrbank4_dfii_pi1_address0_re) begin
        soclinux_sdram_phaseinjector1_address_storage[12:0] <= builder_csr_bankarray_csrbank4_dfii_pi1_address0_r;
    end
    soclinux_sdram_phaseinjector1_address_re <= builder_csr_bankarray_csrbank4_dfii_pi1_address0_re;
    if (builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re) begin
        soclinux_sdram_phaseinjector1_baddress_storage[2:0] <= builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_r;
    end
    soclinux_sdram_phaseinjector1_baddress_re <= builder_csr_bankarray_csrbank4_dfii_pi1_baddress0_re;
    if (builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_re) begin
        soclinux_sdram_phaseinjector1_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank4_dfii_pi1_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re) begin
        soclinux_sdram_phaseinjector1_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_r;
    end
    soclinux_sdram_phaseinjector1_wrdata_re <= builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re;
    soclinux_sdram_phaseinjector1_rddata_re <= builder_csr_bankarray_csrbank4_dfii_pi1_rddata0_re;
    builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank5_sel) begin
        case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_status_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_mosi0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_miso_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_cs0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_loopback0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_clk_divider0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank5_control0_re) begin
        soclinux_control_storage[15:0] <= builder_csr_bankarray_csrbank5_control0_r;
    end
    soclinux_control_re <= builder_csr_bankarray_csrbank5_control0_re;
    soclinux_status_re <= builder_csr_bankarray_csrbank5_status_re;
    if (builder_csr_bankarray_csrbank5_mosi0_re) begin
        soclinux_mosi_storage[7:0] <= builder_csr_bankarray_csrbank5_mosi0_r;
    end
    soclinux_mosi_re <= builder_csr_bankarray_csrbank5_mosi0_re;
    soclinux_miso_re <= builder_csr_bankarray_csrbank5_miso_re;
    if (builder_csr_bankarray_csrbank5_cs0_re) begin
        soclinux_cs_storage[16:0] <= builder_csr_bankarray_csrbank5_cs0_r;
    end
    soclinux_cs_re <= builder_csr_bankarray_csrbank5_cs0_re;
    if (builder_csr_bankarray_csrbank5_loopback0_re) begin
        soclinux_loopback_storage <= builder_csr_bankarray_csrbank5_loopback0_r;
    end
    soclinux_loopback_re <= builder_csr_bankarray_csrbank5_loopback0_re;
    if (builder_csr_bankarray_csrbank5_clk_divider0_re) begin
        soclinux_storage[15:0] <= builder_csr_bankarray_csrbank5_clk_divider0_r;
    end
    soclinux_re <= builder_csr_bankarray_csrbank5_clk_divider0_re;
    builder_csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank6_sel) begin
        case (builder_csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_load0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_reload0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_en0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_update_value0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_value_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface6_bank_bus_dat_r <= builder_csr_bankarray_csrbank6_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank6_load0_re) begin
        soclinux_timer_load_storage[31:0] <= builder_csr_bankarray_csrbank6_load0_r;
    end
    soclinux_timer_load_re <= builder_csr_bankarray_csrbank6_load0_re;
    if (builder_csr_bankarray_csrbank6_reload0_re) begin
        soclinux_timer_reload_storage[31:0] <= builder_csr_bankarray_csrbank6_reload0_r;
    end
    soclinux_timer_reload_re <= builder_csr_bankarray_csrbank6_reload0_re;
    if (builder_csr_bankarray_csrbank6_en0_re) begin
        soclinux_timer_en_storage <= builder_csr_bankarray_csrbank6_en0_r;
    end
    soclinux_timer_en_re <= builder_csr_bankarray_csrbank6_en0_re;
    if (builder_csr_bankarray_csrbank6_update_value0_re) begin
        soclinux_timer_update_value_storage <= builder_csr_bankarray_csrbank6_update_value0_r;
    end
    soclinux_timer_update_value_re <= builder_csr_bankarray_csrbank6_update_value0_re;
    soclinux_timer_value_re <= builder_csr_bankarray_csrbank6_value_re;
    soclinux_timer_status_re <= builder_csr_bankarray_csrbank6_ev_status_re;
    if (builder_csr_bankarray_csrbank6_ev_pending_re) begin
        soclinux_timer_pending_r <= builder_csr_bankarray_csrbank6_ev_pending_r;
    end
    soclinux_timer_pending_re <= builder_csr_bankarray_csrbank6_ev_pending_re;
    if (builder_csr_bankarray_csrbank6_ev_enable0_re) begin
        soclinux_timer_enable_storage <= builder_csr_bankarray_csrbank6_ev_enable0_r;
    end
    soclinux_timer_enable_re <= builder_csr_bankarray_csrbank6_ev_enable0_re;
    builder_csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank7_sel) begin
        case (builder_csr_bankarray_interface7_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= soclinux_uart_rxtx_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_txfull_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_rxempty_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_ev_enable0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_txempty_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface7_bank_bus_dat_r <= builder_csr_bankarray_csrbank7_rxfull_w;
            end
        endcase
    end
    soclinux_uart_txfull_re <= builder_csr_bankarray_csrbank7_txfull_re;
    soclinux_uart_rxempty_re <= builder_csr_bankarray_csrbank7_rxempty_re;
    soclinux_uart_status_re <= builder_csr_bankarray_csrbank7_ev_status_re;
    if (builder_csr_bankarray_csrbank7_ev_pending_re) begin
        soclinux_uart_pending_r[1:0] <= builder_csr_bankarray_csrbank7_ev_pending_r;
    end
    soclinux_uart_pending_re <= builder_csr_bankarray_csrbank7_ev_pending_re;
    if (builder_csr_bankarray_csrbank7_ev_enable0_re) begin
        soclinux_uart_enable_storage[1:0] <= builder_csr_bankarray_csrbank7_ev_enable0_r;
    end
    soclinux_uart_enable_re <= builder_csr_bankarray_csrbank7_ev_enable0_re;
    soclinux_uart_txempty_re <= builder_csr_bankarray_csrbank7_txempty_re;
    soclinux_uart_rxfull_re <= builder_csr_bankarray_csrbank7_rxfull_re;
    if (sys_rst) begin
        soclinux_reset_storage <= 2'd0;
        soclinux_reset_re <= 1'd0;
        soclinux_scratch_storage <= 32'd305419896;
        soclinux_scratch_re <= 1'd0;
        soclinux_bus_errors_re <= 1'd0;
        soclinux_bus_errors <= 32'd0;
        soclinux_soclinux_ram_bus_ack <= 1'd0;
        soclinux_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        soclinux_tx_tick <= 1'd0;
        soclinux_rx_tick <= 1'd0;
        soclinux_rx_rx_d <= 1'd0;
        soclinux_uart_txfull_re <= 1'd0;
        soclinux_uart_rxempty_re <= 1'd0;
        soclinux_uart_tx_pending <= 1'd0;
        soclinux_uart_tx_trigger_d <= 1'd0;
        soclinux_uart_rx_pending <= 1'd0;
        soclinux_uart_rx_trigger_d <= 1'd0;
        soclinux_uart_status_re <= 1'd0;
        soclinux_uart_pending_re <= 1'd0;
        soclinux_uart_pending_r <= 2'd0;
        soclinux_uart_enable_storage <= 2'd0;
        soclinux_uart_enable_re <= 1'd0;
        soclinux_uart_txempty_re <= 1'd0;
        soclinux_uart_rxfull_re <= 1'd0;
        soclinux_uart_tx_fifo_readable <= 1'd0;
        soclinux_uart_tx_fifo_level0 <= 5'd0;
        soclinux_uart_tx_fifo_produce <= 4'd0;
        soclinux_uart_tx_fifo_consume <= 4'd0;
        soclinux_uart_rx_fifo_readable <= 1'd0;
        soclinux_uart_rx_fifo_level0 <= 5'd0;
        soclinux_uart_rx_fifo_produce <= 4'd0;
        soclinux_uart_rx_fifo_consume <= 4'd0;
        soclinux_timer_load_storage <= 32'd0;
        soclinux_timer_load_re <= 1'd0;
        soclinux_timer_reload_storage <= 32'd0;
        soclinux_timer_reload_re <= 1'd0;
        soclinux_timer_en_storage <= 1'd0;
        soclinux_timer_en_re <= 1'd0;
        soclinux_timer_update_value_storage <= 1'd0;
        soclinux_timer_update_value_re <= 1'd0;
        soclinux_timer_value_status <= 32'd0;
        soclinux_timer_value_re <= 1'd0;
        soclinux_timer_zero_pending <= 1'd0;
        soclinux_timer_zero_trigger_d <= 1'd0;
        soclinux_timer_status_re <= 1'd0;
        soclinux_timer_pending_re <= 1'd0;
        soclinux_timer_pending_r <= 1'd0;
        soclinux_timer_enable_storage <= 1'd0;
        soclinux_timer_enable_re <= 1'd0;
        soclinux_timer_value <= 32'd0;
        gw2ddrphy_dly_sel_storage <= 2'd0;
        gw2ddrphy_dly_sel_re <= 1'd0;
        gw2ddrphy_burstdet_seen_status <= 2'd0;
        gw2ddrphy_burstdet_seen_re <= 1'd0;
        gw2ddrphy_rdly0 <= 3'd0;
        gw2ddrphy_burstdet_d0 <= 1'd0;
        gw2ddrphy_dm_o_data_d0 <= 8'd0;
        gw2ddrphy_dm_o_data_muxed0 <= 4'd0;
        gw2ddrphy_dq_o_data_d0 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed0 <= 4'd0;
        gw2ddrphy_bitslip0_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d0 <= 4'd0;
        gw2ddrphy_dq_o_data_d1 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed1 <= 4'd0;
        gw2ddrphy_bitslip1_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d1 <= 4'd0;
        gw2ddrphy_dq_o_data_d2 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed2 <= 4'd0;
        gw2ddrphy_bitslip2_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d2 <= 4'd0;
        gw2ddrphy_dq_o_data_d3 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed3 <= 4'd0;
        gw2ddrphy_bitslip3_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d3 <= 4'd0;
        gw2ddrphy_dq_o_data_d4 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed4 <= 4'd0;
        gw2ddrphy_bitslip4_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d4 <= 4'd0;
        gw2ddrphy_dq_o_data_d5 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed5 <= 4'd0;
        gw2ddrphy_bitslip5_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d5 <= 4'd0;
        gw2ddrphy_dq_o_data_d6 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed6 <= 4'd0;
        gw2ddrphy_bitslip6_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d6 <= 4'd0;
        gw2ddrphy_dq_o_data_d7 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed7 <= 4'd0;
        gw2ddrphy_bitslip7_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d7 <= 4'd0;
        gw2ddrphy_rdly1 <= 3'd0;
        gw2ddrphy_burstdet_d1 <= 1'd0;
        gw2ddrphy_dm_o_data_d1 <= 8'd0;
        gw2ddrphy_dm_o_data_muxed1 <= 4'd0;
        gw2ddrphy_dq_o_data_d8 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed8 <= 4'd0;
        gw2ddrphy_bitslip8_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d8 <= 4'd0;
        gw2ddrphy_dq_o_data_d9 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed9 <= 4'd0;
        gw2ddrphy_bitslip9_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d9 <= 4'd0;
        gw2ddrphy_dq_o_data_d10 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed10 <= 4'd0;
        gw2ddrphy_bitslip10_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d10 <= 4'd0;
        gw2ddrphy_dq_o_data_d11 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed11 <= 4'd0;
        gw2ddrphy_bitslip11_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d11 <= 4'd0;
        gw2ddrphy_dq_o_data_d12 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed12 <= 4'd0;
        gw2ddrphy_bitslip12_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d12 <= 4'd0;
        gw2ddrphy_dq_o_data_d13 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed13 <= 4'd0;
        gw2ddrphy_bitslip13_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d13 <= 4'd0;
        gw2ddrphy_dq_o_data_d14 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed14 <= 4'd0;
        gw2ddrphy_bitslip14_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d14 <= 4'd0;
        gw2ddrphy_dq_o_data_d15 <= 8'd0;
        gw2ddrphy_dq_o_data_muxed15 <= 4'd0;
        gw2ddrphy_bitslip15_value <= 2'd0;
        gw2ddrphy_dq_i_bitslip_o_d15 <= 4'd0;
        gw2ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline8 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline9 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline10 <= 1'd0;
        gw2ddrphy_rddata_en_tappeddelayline11 <= 1'd0;
        gw2ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        gw2ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        gw2ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
        gw2ddrphy_wrdata_en_tappeddelayline3 <= 1'd0;
        gw2ddrphy_wrdata_en_tappeddelayline4 <= 1'd0;
        gw2ddrphy_wrdata_en_tappeddelayline5 <= 1'd0;
        soclinux_sdram_storage <= 4'd1;
        soclinux_sdram_re <= 1'd0;
        soclinux_sdram_phaseinjector0_command_storage <= 8'd0;
        soclinux_sdram_phaseinjector0_command_re <= 1'd0;
        soclinux_sdram_phaseinjector0_address_re <= 1'd0;
        soclinux_sdram_phaseinjector0_baddress_re <= 1'd0;
        soclinux_sdram_phaseinjector0_wrdata_re <= 1'd0;
        soclinux_sdram_phaseinjector0_rddata_status <= 64'd0;
        soclinux_sdram_phaseinjector0_rddata_re <= 1'd0;
        soclinux_sdram_phaseinjector1_command_storage <= 8'd0;
        soclinux_sdram_phaseinjector1_command_re <= 1'd0;
        soclinux_sdram_phaseinjector1_address_re <= 1'd0;
        soclinux_sdram_phaseinjector1_baddress_re <= 1'd0;
        soclinux_sdram_phaseinjector1_wrdata_re <= 1'd0;
        soclinux_sdram_phaseinjector1_rddata_status <= 64'd0;
        soclinux_sdram_phaseinjector1_rddata_re <= 1'd0;
        soclinux_sdram_dfi_p0_address <= 13'd0;
        soclinux_sdram_dfi_p0_bank <= 3'd0;
        soclinux_sdram_dfi_p0_cas_n <= 1'd1;
        soclinux_sdram_dfi_p0_cs_n <= 1'd1;
        soclinux_sdram_dfi_p0_ras_n <= 1'd1;
        soclinux_sdram_dfi_p0_we_n <= 1'd1;
        soclinux_sdram_dfi_p0_wrdata_en <= 1'd0;
        soclinux_sdram_dfi_p0_rddata_en <= 1'd0;
        soclinux_sdram_dfi_p1_address <= 13'd0;
        soclinux_sdram_dfi_p1_bank <= 3'd0;
        soclinux_sdram_dfi_p1_cas_n <= 1'd1;
        soclinux_sdram_dfi_p1_cs_n <= 1'd1;
        soclinux_sdram_dfi_p1_ras_n <= 1'd1;
        soclinux_sdram_dfi_p1_we_n <= 1'd1;
        soclinux_sdram_dfi_p1_wrdata_en <= 1'd0;
        soclinux_sdram_dfi_p1_rddata_en <= 1'd0;
        soclinux_sdram_cmd_payload_a <= 13'd0;
        soclinux_sdram_cmd_payload_ba <= 3'd0;
        soclinux_sdram_cmd_payload_cas <= 1'd0;
        soclinux_sdram_cmd_payload_ras <= 1'd0;
        soclinux_sdram_cmd_payload_we <= 1'd0;
        soclinux_sdram_timer_count1 <= 9'd374;
        soclinux_sdram_postponer_req_o <= 1'd0;
        soclinux_sdram_postponer_count <= 1'd0;
        soclinux_sdram_sequencer_done1 <= 1'd0;
        soclinux_sdram_sequencer_counter <= 7'd0;
        soclinux_sdram_sequencer_count <= 1'd0;
        soclinux_sdram_zqcs_timer_count1 <= 26'd47999999;
        soclinux_sdram_zqcs_executer_done <= 1'd0;
        soclinux_sdram_zqcs_executer_counter <= 6'd0;
        soclinux_sdram_bankmachine0_level <= 4'd0;
        soclinux_sdram_bankmachine0_produce <= 3'd0;
        soclinux_sdram_bankmachine0_consume <= 3'd0;
        soclinux_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        soclinux_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        soclinux_sdram_bankmachine0_pipe_valid_source_payload_addr <= 20'd0;
        soclinux_sdram_bankmachine0_row <= 13'd0;
        soclinux_sdram_bankmachine0_row_opened <= 1'd0;
        soclinux_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        soclinux_sdram_bankmachine0_twtpcon_count <= 3'd0;
        soclinux_sdram_bankmachine0_trccon_ready <= 1'd0;
        soclinux_sdram_bankmachine0_trccon_count <= 2'd0;
        soclinux_sdram_bankmachine0_trascon_ready <= 1'd0;
        soclinux_sdram_bankmachine0_trascon_count <= 2'd0;
        soclinux_sdram_bankmachine1_level <= 4'd0;
        soclinux_sdram_bankmachine1_produce <= 3'd0;
        soclinux_sdram_bankmachine1_consume <= 3'd0;
        soclinux_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        soclinux_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        soclinux_sdram_bankmachine1_pipe_valid_source_payload_addr <= 20'd0;
        soclinux_sdram_bankmachine1_row <= 13'd0;
        soclinux_sdram_bankmachine1_row_opened <= 1'd0;
        soclinux_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        soclinux_sdram_bankmachine1_twtpcon_count <= 3'd0;
        soclinux_sdram_bankmachine1_trccon_ready <= 1'd0;
        soclinux_sdram_bankmachine1_trccon_count <= 2'd0;
        soclinux_sdram_bankmachine1_trascon_ready <= 1'd0;
        soclinux_sdram_bankmachine1_trascon_count <= 2'd0;
        soclinux_sdram_bankmachine2_level <= 4'd0;
        soclinux_sdram_bankmachine2_produce <= 3'd0;
        soclinux_sdram_bankmachine2_consume <= 3'd0;
        soclinux_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        soclinux_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        soclinux_sdram_bankmachine2_pipe_valid_source_payload_addr <= 20'd0;
        soclinux_sdram_bankmachine2_row <= 13'd0;
        soclinux_sdram_bankmachine2_row_opened <= 1'd0;
        soclinux_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        soclinux_sdram_bankmachine2_twtpcon_count <= 3'd0;
        soclinux_sdram_bankmachine2_trccon_ready <= 1'd0;
        soclinux_sdram_bankmachine2_trccon_count <= 2'd0;
        soclinux_sdram_bankmachine2_trascon_ready <= 1'd0;
        soclinux_sdram_bankmachine2_trascon_count <= 2'd0;
        soclinux_sdram_bankmachine3_level <= 4'd0;
        soclinux_sdram_bankmachine3_produce <= 3'd0;
        soclinux_sdram_bankmachine3_consume <= 3'd0;
        soclinux_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        soclinux_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        soclinux_sdram_bankmachine3_pipe_valid_source_payload_addr <= 20'd0;
        soclinux_sdram_bankmachine3_row <= 13'd0;
        soclinux_sdram_bankmachine3_row_opened <= 1'd0;
        soclinux_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        soclinux_sdram_bankmachine3_twtpcon_count <= 3'd0;
        soclinux_sdram_bankmachine3_trccon_ready <= 1'd0;
        soclinux_sdram_bankmachine3_trccon_count <= 2'd0;
        soclinux_sdram_bankmachine3_trascon_ready <= 1'd0;
        soclinux_sdram_bankmachine3_trascon_count <= 2'd0;
        soclinux_sdram_bankmachine4_level <= 4'd0;
        soclinux_sdram_bankmachine4_produce <= 3'd0;
        soclinux_sdram_bankmachine4_consume <= 3'd0;
        soclinux_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        soclinux_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        soclinux_sdram_bankmachine4_pipe_valid_source_payload_addr <= 20'd0;
        soclinux_sdram_bankmachine4_row <= 13'd0;
        soclinux_sdram_bankmachine4_row_opened <= 1'd0;
        soclinux_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        soclinux_sdram_bankmachine4_twtpcon_count <= 3'd0;
        soclinux_sdram_bankmachine4_trccon_ready <= 1'd0;
        soclinux_sdram_bankmachine4_trccon_count <= 2'd0;
        soclinux_sdram_bankmachine4_trascon_ready <= 1'd0;
        soclinux_sdram_bankmachine4_trascon_count <= 2'd0;
        soclinux_sdram_bankmachine5_level <= 4'd0;
        soclinux_sdram_bankmachine5_produce <= 3'd0;
        soclinux_sdram_bankmachine5_consume <= 3'd0;
        soclinux_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        soclinux_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        soclinux_sdram_bankmachine5_pipe_valid_source_payload_addr <= 20'd0;
        soclinux_sdram_bankmachine5_row <= 13'd0;
        soclinux_sdram_bankmachine5_row_opened <= 1'd0;
        soclinux_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        soclinux_sdram_bankmachine5_twtpcon_count <= 3'd0;
        soclinux_sdram_bankmachine5_trccon_ready <= 1'd0;
        soclinux_sdram_bankmachine5_trccon_count <= 2'd0;
        soclinux_sdram_bankmachine5_trascon_ready <= 1'd0;
        soclinux_sdram_bankmachine5_trascon_count <= 2'd0;
        soclinux_sdram_bankmachine6_level <= 4'd0;
        soclinux_sdram_bankmachine6_produce <= 3'd0;
        soclinux_sdram_bankmachine6_consume <= 3'd0;
        soclinux_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        soclinux_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        soclinux_sdram_bankmachine6_pipe_valid_source_payload_addr <= 20'd0;
        soclinux_sdram_bankmachine6_row <= 13'd0;
        soclinux_sdram_bankmachine6_row_opened <= 1'd0;
        soclinux_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        soclinux_sdram_bankmachine6_twtpcon_count <= 3'd0;
        soclinux_sdram_bankmachine6_trccon_ready <= 1'd0;
        soclinux_sdram_bankmachine6_trccon_count <= 2'd0;
        soclinux_sdram_bankmachine6_trascon_ready <= 1'd0;
        soclinux_sdram_bankmachine6_trascon_count <= 2'd0;
        soclinux_sdram_bankmachine7_level <= 4'd0;
        soclinux_sdram_bankmachine7_produce <= 3'd0;
        soclinux_sdram_bankmachine7_consume <= 3'd0;
        soclinux_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        soclinux_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        soclinux_sdram_bankmachine7_pipe_valid_source_payload_addr <= 20'd0;
        soclinux_sdram_bankmachine7_row <= 13'd0;
        soclinux_sdram_bankmachine7_row_opened <= 1'd0;
        soclinux_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        soclinux_sdram_bankmachine7_twtpcon_count <= 3'd0;
        soclinux_sdram_bankmachine7_trccon_ready <= 1'd0;
        soclinux_sdram_bankmachine7_trccon_count <= 2'd0;
        soclinux_sdram_bankmachine7_trascon_ready <= 1'd0;
        soclinux_sdram_bankmachine7_trascon_count <= 2'd0;
        soclinux_sdram_choose_cmd_grant <= 3'd0;
        soclinux_sdram_choose_req_grant <= 3'd0;
        soclinux_sdram_trrdcon_ready <= 1'd0;
        soclinux_sdram_trrdcon_count <= 1'd0;
        soclinux_sdram_tfawcon_ready <= 1'd1;
        soclinux_sdram_tfawcon_window <= 3'd0;
        soclinux_sdram_tccdcon_ready <= 1'd0;
        soclinux_sdram_tccdcon_count <= 1'd0;
        soclinux_sdram_twtrcon_ready <= 1'd0;
        soclinux_sdram_twtrcon_count <= 3'd0;
        soclinux_sdram_time0 <= 5'd0;
        soclinux_sdram_time1 <= 4'd0;
        soclinux_aborted <= 1'd0;
        leds_storage <= 6'd0;
        leds_re <= 1'd0;
        leds_chaser <= 6'd0;
        leds_mode <= 1'd0;
        leds_count <= 22'd4000000;
        buttons_re <= 1'd0;
        spisdcard_clk <= 1'd0;
        spisdcard_mosi <= 1'd0;
        spisdcard_cs_n <= 1'd0;
        soclinux_miso <= 8'd0;
        soclinux_control_storage <= 16'd0;
        soclinux_control_re <= 1'd0;
        soclinux_status_re <= 1'd0;
        soclinux_mosi_re <= 1'd0;
        soclinux_miso_re <= 1'd0;
        soclinux_cs_storage <= 17'd1;
        soclinux_cs_re <= 1'd0;
        soclinux_loopback_storage <= 1'd0;
        soclinux_loopback_re <= 1'd0;
        soclinux_count <= 3'd0;
        soclinux_clk_divider1 <= 16'd0;
        soclinux_mosi_data <= 8'd0;
        soclinux_mosi_sel <= 3'd0;
        soclinux_miso_data <= 8'd0;
        soclinux_storage <= 16'd120;
        soclinux_re <= 1'd0;
        builder_soclinux_we <= 1'd0;
        builder_slave_sel_r <= 6'd0;
        builder_count <= 20'd1000000;
        builder_csr_bankarray_sel_r <= 1'd0;
        builder_soclinux_rs232phytx_state <= 1'd0;
        builder_soclinux_rs232phyrx_state <= 1'd0;
        builder_soclinux_refresher_state <= 2'd0;
        builder_soclinux_bankmachine0_state <= 3'd0;
        builder_soclinux_bankmachine1_state <= 3'd0;
        builder_soclinux_bankmachine2_state <= 3'd0;
        builder_soclinux_bankmachine3_state <= 3'd0;
        builder_soclinux_bankmachine4_state <= 3'd0;
        builder_soclinux_bankmachine5_state <= 3'd0;
        builder_soclinux_bankmachine6_state <= 3'd0;
        builder_soclinux_bankmachine7_state <= 3'd0;
        builder_soclinux_multiplexer_state <= 4'd0;
        builder_soclinux_new_master_wdata_ready0 <= 1'd0;
        builder_soclinux_new_master_wdata_ready1 <= 1'd0;
        builder_soclinux_new_master_wdata_ready2 <= 1'd0;
        builder_soclinux_new_master_rdata_valid0 <= 1'd0;
        builder_soclinux_new_master_rdata_valid1 <= 1'd0;
        builder_soclinux_new_master_rdata_valid2 <= 1'd0;
        builder_soclinux_new_master_rdata_valid3 <= 1'd0;
        builder_soclinux_new_master_rdata_valid4 <= 1'd0;
        builder_soclinux_new_master_rdata_valid5 <= 1'd0;
        builder_soclinux_new_master_rdata_valid6 <= 1'd0;
        builder_soclinux_new_master_rdata_valid7 <= 1'd0;
        builder_soclinux_new_master_rdata_valid8 <= 1'd0;
        builder_soclinux_new_master_rdata_valid9 <= 1'd0;
        builder_soclinux_new_master_rdata_valid10 <= 1'd0;
        builder_soclinux_new_master_rdata_valid11 <= 1'd0;
        builder_soclinux_new_master_rdata_valid12 <= 1'd0;
        builder_soclinux_fullmemorywe_state <= 2'd0;
        builder_soclinux_litedramwishbone2native_state <= 2'd0;
        builder_soclinux_spimaster_state <= 2'd0;
        builder_soclinux_wishbone2csr_state <= 2'd0;
    end
    builder_multiregimpl0_regs0 <= serial_rx;
    builder_multiregimpl0_regs1 <= builder_multiregimpl0_regs0;
    builder_multiregimpl2_regs0 <= (~{btn_n4, btn_n3, btn_n2, btn_n1, btn_n0});
    builder_multiregimpl2_regs1 <= builder_multiregimpl2_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

DHCEN DHCEN(
	.CE(crg_stop),
	.CLKIN(sys2x_i_clk),
	.CLKOUT(sys2x_clk)
);

CLKDIV #(
	.DIV_MODE("2")
) CLKDIV (
	.CALIB(1'd0),
	.HCLKIN(sys2x_clk),
	.RESETN((~crg_reset0)),
	.CLKOUT(sys_clk)
);

//------------------------------------------------------------------------------
// Memory rom: 6848-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:6847];
initial begin
	$readmemh("sipeed_tang_primer_20k_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[soclinux_soclinux_adr];
end
assign soclinux_soclinux_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 1536-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:1535];
initial begin
	$readmemh("sipeed_tang_primer_20k_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (soclinux_ram_we[0])
		sram[soclinux_ram_adr][7:0] <= soclinux_ram_dat_w[7:0];
	if (soclinux_ram_we[1])
		sram[soclinux_ram_adr][15:8] <= soclinux_ram_dat_w[15:8];
	if (soclinux_ram_we[2])
		sram[soclinux_ram_adr][23:16] <= soclinux_ram_dat_w[23:16];
	if (soclinux_ram_we[3])
		sram[soclinux_ram_adr][31:24] <= soclinux_ram_dat_w[31:24];
	sram_adr0 <= soclinux_ram_adr;
end
assign soclinux_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 29-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:28];
initial begin
	$readmemh("sipeed_tang_primer_20k_mem.init", mem);
end
reg [4:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= builder_csr_bankarray_adr;
end
assign builder_csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (soclinux_uart_tx_fifo_wrport_we)
		storage[soclinux_uart_tx_fifo_wrport_adr] <= soclinux_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[soclinux_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soclinux_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[soclinux_uart_tx_fifo_rdport_adr];
end
assign soclinux_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign soclinux_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (soclinux_uart_rx_fifo_wrport_we)
		storage_1[soclinux_uart_rx_fifo_wrport_adr] <= soclinux_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[soclinux_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (soclinux_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[soclinux_uart_rx_fifo_rdport_adr];
end
assign soclinux_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign soclinux_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


DLL #(
	.SCAL_EN("false")
) DLL (
	.CLKIN(sys2x_clk),
	.RESET(init_rst),
	.STOP(gw2ddrphy_freeze),
	.UPDNCNTL((~gw2ddrphy_update)),
	.LOCK(gw2ddrphy_lock0),
	.STEP(gw2ddrphy_delay1)
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4 (
	.D0(1'd0),
	.D1(1'd1),
	.D2(1'd0),
	.D3(1'd1),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f0),
	.Q1(gw2ddrphy0)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY (
	.DI(gw2ddrphy_pad_oddrx2f0),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy1),
	.DO(gw2ddrphy_pad_clk)
);

ELVDS_OBUF ELVDS_OBUF(
	.I(gw2ddrphy_pad_clk),
	.O(ddram_clk_p),
	.OB(ddram_clk_n)
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_1 (
	.D0(gw2ddrphy_dfi_p0_reset_n),
	.D1(gw2ddrphy_dfi_p0_reset_n),
	.D2(gw2ddrphy_dfi_p1_reset_n),
	.D3(gw2ddrphy_dfi_p1_reset_n),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f1),
	.Q1(gw2ddrphy2)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_1 (
	.DI(gw2ddrphy_pad_oddrx2f1),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy3),
	.DO(ddram_reset_n)
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_2 (
	.D0(gw2ddrphy_dfi_p0_cs_n),
	.D1(gw2ddrphy_dfi_p0_cs_n),
	.D2(gw2ddrphy_dfi_p1_cs_n),
	.D3(gw2ddrphy_dfi_p1_cs_n),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f2),
	.Q1(gw2ddrphy4)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_2 (
	.DI(gw2ddrphy_pad_oddrx2f2),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy5),
	.DO(ddram_cs_n)
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_3 (
	.D0(gw2ddrphy_dfi_p0_address[0]),
	.D1(gw2ddrphy_dfi_p0_address[0]),
	.D2(gw2ddrphy_dfi_p1_address[0]),
	.D3(gw2ddrphy_dfi_p1_address[0]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f3),
	.Q1(gw2ddrphy6)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_3 (
	.DI(gw2ddrphy_pad_oddrx2f3),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy7),
	.DO(ddram_a[0])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_4 (
	.D0(gw2ddrphy_dfi_p0_address[1]),
	.D1(gw2ddrphy_dfi_p0_address[1]),
	.D2(gw2ddrphy_dfi_p1_address[1]),
	.D3(gw2ddrphy_dfi_p1_address[1]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f4),
	.Q1(gw2ddrphy8)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_4 (
	.DI(gw2ddrphy_pad_oddrx2f4),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy9),
	.DO(ddram_a[1])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_5 (
	.D0(gw2ddrphy_dfi_p0_address[2]),
	.D1(gw2ddrphy_dfi_p0_address[2]),
	.D2(gw2ddrphy_dfi_p1_address[2]),
	.D3(gw2ddrphy_dfi_p1_address[2]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f5),
	.Q1(gw2ddrphy10)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_5 (
	.DI(gw2ddrphy_pad_oddrx2f5),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy11),
	.DO(ddram_a[2])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_6 (
	.D0(gw2ddrphy_dfi_p0_address[3]),
	.D1(gw2ddrphy_dfi_p0_address[3]),
	.D2(gw2ddrphy_dfi_p1_address[3]),
	.D3(gw2ddrphy_dfi_p1_address[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f6),
	.Q1(gw2ddrphy12)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_6 (
	.DI(gw2ddrphy_pad_oddrx2f6),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy13),
	.DO(ddram_a[3])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_7 (
	.D0(gw2ddrphy_dfi_p0_address[4]),
	.D1(gw2ddrphy_dfi_p0_address[4]),
	.D2(gw2ddrphy_dfi_p1_address[4]),
	.D3(gw2ddrphy_dfi_p1_address[4]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f7),
	.Q1(gw2ddrphy14)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_7 (
	.DI(gw2ddrphy_pad_oddrx2f7),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy15),
	.DO(ddram_a[4])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_8 (
	.D0(gw2ddrphy_dfi_p0_address[5]),
	.D1(gw2ddrphy_dfi_p0_address[5]),
	.D2(gw2ddrphy_dfi_p1_address[5]),
	.D3(gw2ddrphy_dfi_p1_address[5]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f8),
	.Q1(gw2ddrphy16)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_8 (
	.DI(gw2ddrphy_pad_oddrx2f8),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy17),
	.DO(ddram_a[5])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_9 (
	.D0(gw2ddrphy_dfi_p0_address[6]),
	.D1(gw2ddrphy_dfi_p0_address[6]),
	.D2(gw2ddrphy_dfi_p1_address[6]),
	.D3(gw2ddrphy_dfi_p1_address[6]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f9),
	.Q1(gw2ddrphy18)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_9 (
	.DI(gw2ddrphy_pad_oddrx2f9),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy19),
	.DO(ddram_a[6])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_10 (
	.D0(gw2ddrphy_dfi_p0_address[7]),
	.D1(gw2ddrphy_dfi_p0_address[7]),
	.D2(gw2ddrphy_dfi_p1_address[7]),
	.D3(gw2ddrphy_dfi_p1_address[7]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f10),
	.Q1(gw2ddrphy20)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_10 (
	.DI(gw2ddrphy_pad_oddrx2f10),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy21),
	.DO(ddram_a[7])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_11 (
	.D0(gw2ddrphy_dfi_p0_address[8]),
	.D1(gw2ddrphy_dfi_p0_address[8]),
	.D2(gw2ddrphy_dfi_p1_address[8]),
	.D3(gw2ddrphy_dfi_p1_address[8]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f11),
	.Q1(gw2ddrphy22)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_11 (
	.DI(gw2ddrphy_pad_oddrx2f11),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy23),
	.DO(ddram_a[8])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_12 (
	.D0(gw2ddrphy_dfi_p0_address[9]),
	.D1(gw2ddrphy_dfi_p0_address[9]),
	.D2(gw2ddrphy_dfi_p1_address[9]),
	.D3(gw2ddrphy_dfi_p1_address[9]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f12),
	.Q1(gw2ddrphy24)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_12 (
	.DI(gw2ddrphy_pad_oddrx2f12),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy25),
	.DO(ddram_a[9])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_13 (
	.D0(gw2ddrphy_dfi_p0_address[10]),
	.D1(gw2ddrphy_dfi_p0_address[10]),
	.D2(gw2ddrphy_dfi_p1_address[10]),
	.D3(gw2ddrphy_dfi_p1_address[10]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f13),
	.Q1(gw2ddrphy26)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_13 (
	.DI(gw2ddrphy_pad_oddrx2f13),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy27),
	.DO(ddram_a[10])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_14 (
	.D0(gw2ddrphy_dfi_p0_address[11]),
	.D1(gw2ddrphy_dfi_p0_address[11]),
	.D2(gw2ddrphy_dfi_p1_address[11]),
	.D3(gw2ddrphy_dfi_p1_address[11]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f14),
	.Q1(gw2ddrphy28)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_14 (
	.DI(gw2ddrphy_pad_oddrx2f14),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy29),
	.DO(ddram_a[11])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_15 (
	.D0(gw2ddrphy_dfi_p0_address[12]),
	.D1(gw2ddrphy_dfi_p0_address[12]),
	.D2(gw2ddrphy_dfi_p1_address[12]),
	.D3(gw2ddrphy_dfi_p1_address[12]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f15),
	.Q1(gw2ddrphy30)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_15 (
	.DI(gw2ddrphy_pad_oddrx2f15),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy31),
	.DO(ddram_a[12])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_16 (
	.D0(gw2ddrphy_dfi_p0_address[13]),
	.D1(gw2ddrphy_dfi_p0_address[13]),
	.D2(gw2ddrphy_dfi_p1_address[13]),
	.D3(gw2ddrphy_dfi_p1_address[13]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f16),
	.Q1(gw2ddrphy32)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_16 (
	.DI(gw2ddrphy_pad_oddrx2f16),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy33),
	.DO(ddram_a[13])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_17 (
	.D0(gw2ddrphy_dfi_p0_bank[0]),
	.D1(gw2ddrphy_dfi_p0_bank[0]),
	.D2(gw2ddrphy_dfi_p1_bank[0]),
	.D3(gw2ddrphy_dfi_p1_bank[0]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f17),
	.Q1(gw2ddrphy34)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_17 (
	.DI(gw2ddrphy_pad_oddrx2f17),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy35),
	.DO(ddram_ba[0])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_18 (
	.D0(gw2ddrphy_dfi_p0_bank[1]),
	.D1(gw2ddrphy_dfi_p0_bank[1]),
	.D2(gw2ddrphy_dfi_p1_bank[1]),
	.D3(gw2ddrphy_dfi_p1_bank[1]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f18),
	.Q1(gw2ddrphy36)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_18 (
	.DI(gw2ddrphy_pad_oddrx2f18),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy37),
	.DO(ddram_ba[1])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_19 (
	.D0(gw2ddrphy_dfi_p0_bank[2]),
	.D1(gw2ddrphy_dfi_p0_bank[2]),
	.D2(gw2ddrphy_dfi_p1_bank[2]),
	.D3(gw2ddrphy_dfi_p1_bank[2]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f19),
	.Q1(gw2ddrphy38)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_19 (
	.DI(gw2ddrphy_pad_oddrx2f19),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy39),
	.DO(ddram_ba[2])
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_20 (
	.D0(gw2ddrphy_dfi_p0_ras_n),
	.D1(gw2ddrphy_dfi_p0_ras_n),
	.D2(gw2ddrphy_dfi_p1_ras_n),
	.D3(gw2ddrphy_dfi_p1_ras_n),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f20),
	.Q1(gw2ddrphy40)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_20 (
	.DI(gw2ddrphy_pad_oddrx2f20),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy41),
	.DO(ddram_ras_n)
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_21 (
	.D0(gw2ddrphy_dfi_p0_cas_n),
	.D1(gw2ddrphy_dfi_p0_cas_n),
	.D2(gw2ddrphy_dfi_p1_cas_n),
	.D3(gw2ddrphy_dfi_p1_cas_n),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f21),
	.Q1(gw2ddrphy42)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_21 (
	.DI(gw2ddrphy_pad_oddrx2f21),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy43),
	.DO(ddram_cas_n)
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_22 (
	.D0(gw2ddrphy_dfi_p0_we_n),
	.D1(gw2ddrphy_dfi_p0_we_n),
	.D2(gw2ddrphy_dfi_p1_we_n),
	.D3(gw2ddrphy_dfi_p1_we_n),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f22),
	.Q1(gw2ddrphy44)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_22 (
	.DI(gw2ddrphy_pad_oddrx2f22),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy45),
	.DO(ddram_we_n)
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_23 (
	.D0(gw2ddrphy_dfi_p0_cke),
	.D1(gw2ddrphy_dfi_p0_cke),
	.D2(gw2ddrphy_dfi_p1_cke),
	.D3(gw2ddrphy_dfi_p1_cke),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f23),
	.Q1(gw2ddrphy46)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_23 (
	.DI(gw2ddrphy_pad_oddrx2f23),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy47),
	.DO(ddram_cke)
);

OSER4 #(
	.TXCLK_POL(1'd0)
) OSER4_24 (
	.D0(gw2ddrphy_dfi_p0_odt),
	.D1(gw2ddrphy_dfi_p0_odt),
	.D2(gw2ddrphy_dfi_p1_odt),
	.D3(gw2ddrphy_dfi_p1_odt),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(gw2ddrphy_pad_oddrx2f24),
	.Q1(gw2ddrphy48)
);

IODELAY #(
	.C_STATIC_DLY(1'd0)
) IODELAY_24 (
	.DI(gw2ddrphy_pad_oddrx2f24),
	.SDTAP(1'd0),
	.SETN(1'd0),
	.VALUE(1'd0),
	.DF(gw2ddrphy49),
	.DO(ddram_odt)
);

DQS #(
	.DQS_MODE("X2_DDR3")
) DQS (
	.DLLSTEP(gw2ddrphy_delay0),
	.DQSIN(gw2ddrphy_dqs_i0),
	.FCLK(sys2x_clk),
	.HOLD((gw2ddrphy_pause0 | gw2ddrphy_dly_sel_storage[0])),
	.PCLK(sys_clk),
	.RCLKSEL(gw2ddrphy_rdly0),
	.RDIR(1'd1),
	.READ({4{gw2ddrphy_dqs_re}}),
	.RESET(sys_rst),
	.RLOADN(1'd0),
	.RMOVE(1'd0),
	.WDIR(1'd1),
	.WLOADN(1'd0),
	.WMOVE(1'd0),
	.WSTEP(8'd0),
	.DQSR90(gw2ddrphy_dqsr900),
	.DQSW0(gw2ddrphy_dqsw0),
	.DQSW270(gw2ddrphy_dqsw2700),
	.RBURST(gw2ddrphy_burstdet0),
	.RFLAG(gw2ddrphy50),
	.RPOINT(gw2ddrphy_rdpntr0),
	.RVALID(gw2ddrphy_datavalid[0]),
	.WFLAG(gw2ddrphy51),
	.WPOINT(gw2ddrphy_wrpntr0)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW"),
	.TXCLK_POL(1'd1)
) OSER4_MEM (
	.D0(1'd0),
	.D1(1'd1),
	.D2(1'd0),
	.D3(1'd1),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw0),
	.TX0((~(gw2ddrphy_dqs_oe | gw2ddrphy_dqs_postamble))),
	.TX1((~(gw2ddrphy_dqs_oe | gw2ddrphy_dqs_preamble))),
	.Q0(gw2ddrphy_dqs_o0),
	.Q1(gw2ddrphy_dqs_o_oen0)
);

ELVDS_IOBUF ELVDS_IOBUF(
	.I(gw2ddrphy_dqs_o0),
	.OEN(gw2ddrphy_dqs_o_oen0),
	.IO(ddram_dqs_p[0]),
	.IOB(ddram_dqs_n[0]),
	.O(gw2ddrphy_dqs_i0)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_1 (
	.D0(gw2ddrphy_dm_o_data_muxed0[0]),
	.D1(gw2ddrphy_dm_o_data_muxed0[1]),
	.D2(gw2ddrphy_dm_o_data_muxed0[2]),
	.D3(gw2ddrphy_dm_o_data_muxed0[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(ddram_dm[0]),
	.Q1(gw2ddrphy52)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_2 (
	.D0(gw2ddrphy_dq_o_data_muxed0[0]),
	.D1(gw2ddrphy_dq_o_data_muxed0[1]),
	.D2(gw2ddrphy_dq_o_data_muxed0[2]),
	.D3(gw2ddrphy_dq_o_data_muxed0[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o0),
	.Q1(gw2ddrphy_dq_o_oen0)
);

IDES4_MEM IDES4_MEM(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i0),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr900),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr0),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr0),
	.Q0(gw2ddrphy_bitslip0_i[0]),
	.Q1(gw2ddrphy_bitslip0_i[1]),
	.Q2(gw2ddrphy_bitslip0_i[2]),
	.Q3(gw2ddrphy_bitslip0_i[3])
);

IOBUF IOBUF(
	.I(gw2ddrphy_dq_o0),
	.OEN(gw2ddrphy_dq_o_oen0),
	.IO(ddram_dq[0]),
	.O(gw2ddrphy_dq_i0)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_3 (
	.D0(gw2ddrphy_dq_o_data_muxed1[0]),
	.D1(gw2ddrphy_dq_o_data_muxed1[1]),
	.D2(gw2ddrphy_dq_o_data_muxed1[2]),
	.D3(gw2ddrphy_dq_o_data_muxed1[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o1),
	.Q1(gw2ddrphy_dq_o_oen1)
);

IDES4_MEM IDES4_MEM_1(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i1),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr900),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr0),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr0),
	.Q0(gw2ddrphy_bitslip1_i[0]),
	.Q1(gw2ddrphy_bitslip1_i[1]),
	.Q2(gw2ddrphy_bitslip1_i[2]),
	.Q3(gw2ddrphy_bitslip1_i[3])
);

IOBUF IOBUF_1(
	.I(gw2ddrphy_dq_o1),
	.OEN(gw2ddrphy_dq_o_oen1),
	.IO(ddram_dq[1]),
	.O(gw2ddrphy_dq_i1)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_4 (
	.D0(gw2ddrphy_dq_o_data_muxed2[0]),
	.D1(gw2ddrphy_dq_o_data_muxed2[1]),
	.D2(gw2ddrphy_dq_o_data_muxed2[2]),
	.D3(gw2ddrphy_dq_o_data_muxed2[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o2),
	.Q1(gw2ddrphy_dq_o_oen2)
);

IDES4_MEM IDES4_MEM_2(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i2),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr900),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr0),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr0),
	.Q0(gw2ddrphy_bitslip2_i[0]),
	.Q1(gw2ddrphy_bitslip2_i[1]),
	.Q2(gw2ddrphy_bitslip2_i[2]),
	.Q3(gw2ddrphy_bitslip2_i[3])
);

IOBUF IOBUF_2(
	.I(gw2ddrphy_dq_o2),
	.OEN(gw2ddrphy_dq_o_oen2),
	.IO(ddram_dq[2]),
	.O(gw2ddrphy_dq_i2)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_5 (
	.D0(gw2ddrphy_dq_o_data_muxed3[0]),
	.D1(gw2ddrphy_dq_o_data_muxed3[1]),
	.D2(gw2ddrphy_dq_o_data_muxed3[2]),
	.D3(gw2ddrphy_dq_o_data_muxed3[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o3),
	.Q1(gw2ddrphy_dq_o_oen3)
);

IDES4_MEM IDES4_MEM_3(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i3),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr900),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr0),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr0),
	.Q0(gw2ddrphy_bitslip3_i[0]),
	.Q1(gw2ddrphy_bitslip3_i[1]),
	.Q2(gw2ddrphy_bitslip3_i[2]),
	.Q3(gw2ddrphy_bitslip3_i[3])
);

IOBUF IOBUF_3(
	.I(gw2ddrphy_dq_o3),
	.OEN(gw2ddrphy_dq_o_oen3),
	.IO(ddram_dq[3]),
	.O(gw2ddrphy_dq_i3)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_6 (
	.D0(gw2ddrphy_dq_o_data_muxed4[0]),
	.D1(gw2ddrphy_dq_o_data_muxed4[1]),
	.D2(gw2ddrphy_dq_o_data_muxed4[2]),
	.D3(gw2ddrphy_dq_o_data_muxed4[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o4),
	.Q1(gw2ddrphy_dq_o_oen4)
);

IDES4_MEM IDES4_MEM_4(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i4),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr900),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr0),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr0),
	.Q0(gw2ddrphy_bitslip4_i[0]),
	.Q1(gw2ddrphy_bitslip4_i[1]),
	.Q2(gw2ddrphy_bitslip4_i[2]),
	.Q3(gw2ddrphy_bitslip4_i[3])
);

IOBUF IOBUF_4(
	.I(gw2ddrphy_dq_o4),
	.OEN(gw2ddrphy_dq_o_oen4),
	.IO(ddram_dq[4]),
	.O(gw2ddrphy_dq_i4)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_7 (
	.D0(gw2ddrphy_dq_o_data_muxed5[0]),
	.D1(gw2ddrphy_dq_o_data_muxed5[1]),
	.D2(gw2ddrphy_dq_o_data_muxed5[2]),
	.D3(gw2ddrphy_dq_o_data_muxed5[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o5),
	.Q1(gw2ddrphy_dq_o_oen5)
);

IDES4_MEM IDES4_MEM_5(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i5),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr900),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr0),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr0),
	.Q0(gw2ddrphy_bitslip5_i[0]),
	.Q1(gw2ddrphy_bitslip5_i[1]),
	.Q2(gw2ddrphy_bitslip5_i[2]),
	.Q3(gw2ddrphy_bitslip5_i[3])
);

IOBUF IOBUF_5(
	.I(gw2ddrphy_dq_o5),
	.OEN(gw2ddrphy_dq_o_oen5),
	.IO(ddram_dq[5]),
	.O(gw2ddrphy_dq_i5)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_8 (
	.D0(gw2ddrphy_dq_o_data_muxed6[0]),
	.D1(gw2ddrphy_dq_o_data_muxed6[1]),
	.D2(gw2ddrphy_dq_o_data_muxed6[2]),
	.D3(gw2ddrphy_dq_o_data_muxed6[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o6),
	.Q1(gw2ddrphy_dq_o_oen6)
);

IDES4_MEM IDES4_MEM_6(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i6),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr900),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr0),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr0),
	.Q0(gw2ddrphy_bitslip6_i[0]),
	.Q1(gw2ddrphy_bitslip6_i[1]),
	.Q2(gw2ddrphy_bitslip6_i[2]),
	.Q3(gw2ddrphy_bitslip6_i[3])
);

IOBUF IOBUF_6(
	.I(gw2ddrphy_dq_o6),
	.OEN(gw2ddrphy_dq_o_oen6),
	.IO(ddram_dq[6]),
	.O(gw2ddrphy_dq_i6)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_9 (
	.D0(gw2ddrphy_dq_o_data_muxed7[0]),
	.D1(gw2ddrphy_dq_o_data_muxed7[1]),
	.D2(gw2ddrphy_dq_o_data_muxed7[2]),
	.D3(gw2ddrphy_dq_o_data_muxed7[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2700),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o7),
	.Q1(gw2ddrphy_dq_o_oen7)
);

IDES4_MEM IDES4_MEM_7(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i7),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr900),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr0),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr0),
	.Q0(gw2ddrphy_bitslip7_i[0]),
	.Q1(gw2ddrphy_bitslip7_i[1]),
	.Q2(gw2ddrphy_bitslip7_i[2]),
	.Q3(gw2ddrphy_bitslip7_i[3])
);

IOBUF IOBUF_7(
	.I(gw2ddrphy_dq_o7),
	.OEN(gw2ddrphy_dq_o_oen7),
	.IO(ddram_dq[7]),
	.O(gw2ddrphy_dq_i7)
);

DQS #(
	.DQS_MODE("X2_DDR3")
) DQS_1 (
	.DLLSTEP(gw2ddrphy_delay0),
	.DQSIN(gw2ddrphy_dqs_i1),
	.FCLK(sys2x_clk),
	.HOLD((gw2ddrphy_pause0 | gw2ddrphy_dly_sel_storage[1])),
	.PCLK(sys_clk),
	.RCLKSEL(gw2ddrphy_rdly1),
	.RDIR(1'd1),
	.READ({4{gw2ddrphy_dqs_re}}),
	.RESET(sys_rst),
	.RLOADN(1'd0),
	.RMOVE(1'd0),
	.WDIR(1'd1),
	.WLOADN(1'd0),
	.WMOVE(1'd0),
	.WSTEP(8'd0),
	.DQSR90(gw2ddrphy_dqsr901),
	.DQSW0(gw2ddrphy_dqsw1),
	.DQSW270(gw2ddrphy_dqsw2701),
	.RBURST(gw2ddrphy_burstdet1),
	.RFLAG(gw2ddrphy53),
	.RPOINT(gw2ddrphy_rdpntr1),
	.RVALID(gw2ddrphy_datavalid[1]),
	.WFLAG(gw2ddrphy54),
	.WPOINT(gw2ddrphy_wrpntr1)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW"),
	.TXCLK_POL(1'd1)
) OSER4_MEM_10 (
	.D0(1'd0),
	.D1(1'd1),
	.D2(1'd0),
	.D3(1'd1),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw1),
	.TX0((~(gw2ddrphy_dqs_oe | gw2ddrphy_dqs_postamble))),
	.TX1((~(gw2ddrphy_dqs_oe | gw2ddrphy_dqs_preamble))),
	.Q0(gw2ddrphy_dqs_o1),
	.Q1(gw2ddrphy_dqs_o_oen1)
);

ELVDS_IOBUF ELVDS_IOBUF_1(
	.I(gw2ddrphy_dqs_o1),
	.OEN(gw2ddrphy_dqs_o_oen1),
	.IO(ddram_dqs_p[1]),
	.IOB(ddram_dqs_n[1]),
	.O(gw2ddrphy_dqs_i1)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_11 (
	.D0(gw2ddrphy_dm_o_data_muxed1[0]),
	.D1(gw2ddrphy_dm_o_data_muxed1[1]),
	.D2(gw2ddrphy_dm_o_data_muxed1[2]),
	.D3(gw2ddrphy_dm_o_data_muxed1[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0(1'd0),
	.TX1(1'd0),
	.Q0(ddram_dm[1]),
	.Q1(gw2ddrphy55)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_12 (
	.D0(gw2ddrphy_dq_o_data_muxed8[0]),
	.D1(gw2ddrphy_dq_o_data_muxed8[1]),
	.D2(gw2ddrphy_dq_o_data_muxed8[2]),
	.D3(gw2ddrphy_dq_o_data_muxed8[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o8),
	.Q1(gw2ddrphy_dq_o_oen8)
);

IDES4_MEM IDES4_MEM_8(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i8),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr901),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr1),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr1),
	.Q0(gw2ddrphy_bitslip8_i[0]),
	.Q1(gw2ddrphy_bitslip8_i[1]),
	.Q2(gw2ddrphy_bitslip8_i[2]),
	.Q3(gw2ddrphy_bitslip8_i[3])
);

IOBUF IOBUF_8(
	.I(gw2ddrphy_dq_o8),
	.OEN(gw2ddrphy_dq_o_oen8),
	.IO(ddram_dq[8]),
	.O(gw2ddrphy_dq_i8)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_13 (
	.D0(gw2ddrphy_dq_o_data_muxed9[0]),
	.D1(gw2ddrphy_dq_o_data_muxed9[1]),
	.D2(gw2ddrphy_dq_o_data_muxed9[2]),
	.D3(gw2ddrphy_dq_o_data_muxed9[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o9),
	.Q1(gw2ddrphy_dq_o_oen9)
);

IDES4_MEM IDES4_MEM_9(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i9),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr901),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr1),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr1),
	.Q0(gw2ddrphy_bitslip9_i[0]),
	.Q1(gw2ddrphy_bitslip9_i[1]),
	.Q2(gw2ddrphy_bitslip9_i[2]),
	.Q3(gw2ddrphy_bitslip9_i[3])
);

IOBUF IOBUF_9(
	.I(gw2ddrphy_dq_o9),
	.OEN(gw2ddrphy_dq_o_oen9),
	.IO(ddram_dq[9]),
	.O(gw2ddrphy_dq_i9)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_14 (
	.D0(gw2ddrphy_dq_o_data_muxed10[0]),
	.D1(gw2ddrphy_dq_o_data_muxed10[1]),
	.D2(gw2ddrphy_dq_o_data_muxed10[2]),
	.D3(gw2ddrphy_dq_o_data_muxed10[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o10),
	.Q1(gw2ddrphy_dq_o_oen10)
);

IDES4_MEM IDES4_MEM_10(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i10),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr901),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr1),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr1),
	.Q0(gw2ddrphy_bitslip10_i[0]),
	.Q1(gw2ddrphy_bitslip10_i[1]),
	.Q2(gw2ddrphy_bitslip10_i[2]),
	.Q3(gw2ddrphy_bitslip10_i[3])
);

IOBUF IOBUF_10(
	.I(gw2ddrphy_dq_o10),
	.OEN(gw2ddrphy_dq_o_oen10),
	.IO(ddram_dq[10]),
	.O(gw2ddrphy_dq_i10)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_15 (
	.D0(gw2ddrphy_dq_o_data_muxed11[0]),
	.D1(gw2ddrphy_dq_o_data_muxed11[1]),
	.D2(gw2ddrphy_dq_o_data_muxed11[2]),
	.D3(gw2ddrphy_dq_o_data_muxed11[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o11),
	.Q1(gw2ddrphy_dq_o_oen11)
);

IDES4_MEM IDES4_MEM_11(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i11),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr901),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr1),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr1),
	.Q0(gw2ddrphy_bitslip11_i[0]),
	.Q1(gw2ddrphy_bitslip11_i[1]),
	.Q2(gw2ddrphy_bitslip11_i[2]),
	.Q3(gw2ddrphy_bitslip11_i[3])
);

IOBUF IOBUF_11(
	.I(gw2ddrphy_dq_o11),
	.OEN(gw2ddrphy_dq_o_oen11),
	.IO(ddram_dq[11]),
	.O(gw2ddrphy_dq_i11)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_16 (
	.D0(gw2ddrphy_dq_o_data_muxed12[0]),
	.D1(gw2ddrphy_dq_o_data_muxed12[1]),
	.D2(gw2ddrphy_dq_o_data_muxed12[2]),
	.D3(gw2ddrphy_dq_o_data_muxed12[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o12),
	.Q1(gw2ddrphy_dq_o_oen12)
);

IDES4_MEM IDES4_MEM_12(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i12),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr901),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr1),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr1),
	.Q0(gw2ddrphy_bitslip12_i[0]),
	.Q1(gw2ddrphy_bitslip12_i[1]),
	.Q2(gw2ddrphy_bitslip12_i[2]),
	.Q3(gw2ddrphy_bitslip12_i[3])
);

IOBUF IOBUF_12(
	.I(gw2ddrphy_dq_o12),
	.OEN(gw2ddrphy_dq_o_oen12),
	.IO(ddram_dq[12]),
	.O(gw2ddrphy_dq_i12)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_17 (
	.D0(gw2ddrphy_dq_o_data_muxed13[0]),
	.D1(gw2ddrphy_dq_o_data_muxed13[1]),
	.D2(gw2ddrphy_dq_o_data_muxed13[2]),
	.D3(gw2ddrphy_dq_o_data_muxed13[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o13),
	.Q1(gw2ddrphy_dq_o_oen13)
);

IDES4_MEM IDES4_MEM_13(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i13),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr901),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr1),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr1),
	.Q0(gw2ddrphy_bitslip13_i[0]),
	.Q1(gw2ddrphy_bitslip13_i[1]),
	.Q2(gw2ddrphy_bitslip13_i[2]),
	.Q3(gw2ddrphy_bitslip13_i[3])
);

IOBUF IOBUF_13(
	.I(gw2ddrphy_dq_o13),
	.OEN(gw2ddrphy_dq_o_oen13),
	.IO(ddram_dq[13]),
	.O(gw2ddrphy_dq_i13)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_18 (
	.D0(gw2ddrphy_dq_o_data_muxed14[0]),
	.D1(gw2ddrphy_dq_o_data_muxed14[1]),
	.D2(gw2ddrphy_dq_o_data_muxed14[2]),
	.D3(gw2ddrphy_dq_o_data_muxed14[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o14),
	.Q1(gw2ddrphy_dq_o_oen14)
);

IDES4_MEM IDES4_MEM_14(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i14),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr901),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr1),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr1),
	.Q0(gw2ddrphy_bitslip14_i[0]),
	.Q1(gw2ddrphy_bitslip14_i[1]),
	.Q2(gw2ddrphy_bitslip14_i[2]),
	.Q3(gw2ddrphy_bitslip14_i[3])
);

IOBUF IOBUF_14(
	.I(gw2ddrphy_dq_o14),
	.OEN(gw2ddrphy_dq_o_oen14),
	.IO(ddram_dq[14]),
	.O(gw2ddrphy_dq_i14)
);

OSER4_MEM #(
	.TCLK_SOURCE("DQSW270"),
	.TXCLK_POL(1'd0)
) OSER4_MEM_19 (
	.D0(gw2ddrphy_dq_o_data_muxed15[0]),
	.D1(gw2ddrphy_dq_o_data_muxed15[1]),
	.D2(gw2ddrphy_dq_o_data_muxed15[2]),
	.D3(gw2ddrphy_dq_o_data_muxed15[3]),
	.FCLK(sys2x_clk),
	.PCLK(sys_clk),
	.RESET(sys_rst),
	.TCLK(gw2ddrphy_dqsw2701),
	.TX0((~gw2ddrphy_dq_oe)),
	.TX1((~gw2ddrphy_dq_oe)),
	.Q0(gw2ddrphy_dq_o15),
	.Q1(gw2ddrphy_dq_o_oen15)
);

IDES4_MEM IDES4_MEM_15(
	.CALIB(1'd0),
	.D(gw2ddrphy_dq_i15),
	.FCLK(sys2x_clk),
	.ICLK(gw2ddrphy_dqsr901),
	.PCLK(sys_clk),
	.RADDR(gw2ddrphy_rdpntr1),
	.RESET(sys_rst),
	.WADDR(gw2ddrphy_wrpntr1),
	.Q0(gw2ddrphy_bitslip15_i[0]),
	.Q1(gw2ddrphy_bitslip15_i[1]),
	.Q2(gw2ddrphy_bitslip15_i[2]),
	.Q3(gw2ddrphy_bitslip15_i[3])
);

IOBUF IOBUF_15(
	.I(gw2ddrphy_dq_o15),
	.OEN(gw2ddrphy_dq_o_oen15),
	.IO(ddram_dq[15]),
	.O(gw2ddrphy_dq_i15)
);

//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 23-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 23 
// Port 1 | Read: Async | Write: ---- | 
reg [22:0] storage_2[0:7];
reg [22:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (soclinux_sdram_bankmachine0_wrport_we)
		storage_2[soclinux_sdram_bankmachine0_wrport_adr] <= soclinux_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[soclinux_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign soclinux_sdram_bankmachine0_rdport_dat_r = storage_2[soclinux_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 23-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 23 
// Port 1 | Read: Async | Write: ---- | 
reg [22:0] storage_3[0:7];
reg [22:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (soclinux_sdram_bankmachine1_wrport_we)
		storage_3[soclinux_sdram_bankmachine1_wrport_adr] <= soclinux_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[soclinux_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign soclinux_sdram_bankmachine1_rdport_dat_r = storage_3[soclinux_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 23-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 23 
// Port 1 | Read: Async | Write: ---- | 
reg [22:0] storage_4[0:7];
reg [22:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (soclinux_sdram_bankmachine2_wrport_we)
		storage_4[soclinux_sdram_bankmachine2_wrport_adr] <= soclinux_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[soclinux_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign soclinux_sdram_bankmachine2_rdport_dat_r = storage_4[soclinux_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 23-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 23 
// Port 1 | Read: Async | Write: ---- | 
reg [22:0] storage_5[0:7];
reg [22:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (soclinux_sdram_bankmachine3_wrport_we)
		storage_5[soclinux_sdram_bankmachine3_wrport_adr] <= soclinux_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[soclinux_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign soclinux_sdram_bankmachine3_rdport_dat_r = storage_5[soclinux_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 23-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 23 
// Port 1 | Read: Async | Write: ---- | 
reg [22:0] storage_6[0:7];
reg [22:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (soclinux_sdram_bankmachine4_wrport_we)
		storage_6[soclinux_sdram_bankmachine4_wrport_adr] <= soclinux_sdram_bankmachine4_wrport_dat_w;
	storage_6_dat0 <= storage_6[soclinux_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_sdram_bankmachine4_wrport_dat_r = storage_6_dat0;
assign soclinux_sdram_bankmachine4_rdport_dat_r = storage_6[soclinux_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 23-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 23 
// Port 1 | Read: Async | Write: ---- | 
reg [22:0] storage_7[0:7];
reg [22:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (soclinux_sdram_bankmachine5_wrport_we)
		storage_7[soclinux_sdram_bankmachine5_wrport_adr] <= soclinux_sdram_bankmachine5_wrport_dat_w;
	storage_7_dat0 <= storage_7[soclinux_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_sdram_bankmachine5_wrport_dat_r = storage_7_dat0;
assign soclinux_sdram_bankmachine5_rdport_dat_r = storage_7[soclinux_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 23-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 23 
// Port 1 | Read: Async | Write: ---- | 
reg [22:0] storage_8[0:7];
reg [22:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (soclinux_sdram_bankmachine6_wrport_we)
		storage_8[soclinux_sdram_bankmachine6_wrport_adr] <= soclinux_sdram_bankmachine6_wrport_dat_w;
	storage_8_dat0 <= storage_8[soclinux_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_sdram_bankmachine6_wrport_dat_r = storage_8_dat0;
assign soclinux_sdram_bankmachine6_rdport_dat_r = storage_8[soclinux_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 23-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 23 
// Port 1 | Read: Async | Write: ---- | 
reg [22:0] storage_9[0:7];
reg [22:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (soclinux_sdram_bankmachine7_wrport_we)
		storage_9[soclinux_sdram_bankmachine7_wrport_adr] <= soclinux_sdram_bankmachine7_wrport_dat_w;
	storage_9_dat0 <= storage_9[soclinux_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign soclinux_sdram_bankmachine7_wrport_dat_r = storage_9_dat0;
assign soclinux_sdram_bankmachine7_rdport_dat_r = storage_9[soclinux_sdram_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 32-words x 28-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 28 
reg [27:0] tag_mem[0:31];
reg [4:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (soclinux_tag_port_we)
		tag_mem[soclinux_tag_port_adr] <= soclinux_tag_port_dat_w;
	tag_mem_adr0 <= soclinux_tag_port_adr;
end
assign soclinux_tag_port_dat_r = tag_mem[tag_mem_adr0];


PLL #(
	.CLKFB_SEL("internal"),
	.CLKOUTD3_SRC("CLKOUT"),
	.CLKOUTD_BYPASS("false"),
	.CLKOUTD_SRC("CLKOUT"),
	.CLKOUTP_BYPASS("false"),
	.CLKOUTP_DLY_STEP(1'd0),
	.CLKOUTP_FT_DIR(1'd1),
	.CLKOUT_BYPASS("false"),
	.CLKOUT_DLY_STEP(1'd0),
	.CLKOUT_FT_DIR(1'd1),
	.DEVICE("GW2A-18C"),
	.DUTYDA_SEL("1000"),
	.DYN_DA_EN("false"),
	.DYN_FBDIV_SEL("false"),
	.DYN_IDIV_SEL("false"),
	.DYN_ODIV_SEL("false"),
	.DYN_SDIV_SEL(2'd2),
	.FBDIV_SEL(5'd31),
	.FCLKIN("27.0"),
	.IDIV_SEL(4'd8),
	.ODIV_SEL(4'd8),
	.PSDA_SEL("0000")
) PLL (
	.CLKFB(1'd0),
	.CLKIN(crg_clkin),
	.DUTYDA(4'd0),
	.FBDSEL(6'd0),
	.FDLY(4'd15),
	.IDSEL(6'd0),
	.ODSEL(6'd0),
	.PSDA(4'd0),
	.RESET(crg_reset1),
	.RESET_I(1'd0),
	.RESET_P(1'd0),
	.RESET_S(1'd0),
	.CLKOUT(crg_clkout),
	.CLKOUTD(builder_soclinux_gw2apll1),
	.CLKOUTD3(builder_soclinux_gw2apll2),
	.CLKOUTP(builder_soclinux_gw2apll0),
	.LOCK(crg_locked)
);

VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc(
	.clintWishbone_ADR(soclinux_clintbus_adr),
	.clintWishbone_CYC(soclinux_clintbus_cyc),
	.clintWishbone_DAT_MOSI(soclinux_clintbus_dat_w),
	.clintWishbone_STB(soclinux_clintbus_stb),
	.clintWishbone_WE(soclinux_clintbus_we),
	.debugCd_external_clk(sys_clk),
	.debugCd_external_reset((sys_rst | soclinux_reset)),
	.debugPort_capture(soclinux_jtag_capture),
	.debugPort_enable(soclinux_jtag_enable),
	.debugPort_reset(soclinux_jtag_reset),
	.debugPort_shift(soclinux_jtag_shift),
	.debugPort_tdi(soclinux_jtag_tdi),
	.debugPort_update(soclinux_jtag_update),
	.interrupts(soclinux_interrupt),
	.jtag_clk(soclinux_jtag_clk),
	.peripheral_ACK(soclinux_pbus_ack),
	.peripheral_DAT_MISO(soclinux_pbus_dat_r),
	.peripheral_ERR(soclinux_pbus_err),
	.plicWishbone_ADR(soclinux_plicbus_adr),
	.plicWishbone_CYC(soclinux_plicbus_cyc),
	.plicWishbone_DAT_MOSI(soclinux_plicbus_dat_w),
	.plicWishbone_STB(soclinux_plicbus_stb),
	.plicWishbone_WE(soclinux_plicbus_we),
	.clintWishbone_ACK(soclinux_clintbus_ack),
	.clintWishbone_DAT_MISO(soclinux_clintbus_dat_r),
	.debugPort_tdo(soclinux_jtag_tdo),
	.peripheral_ADR(soclinux_pbus_adr),
	.peripheral_BTE(soclinux_pbus_bte),
	.peripheral_CTI(soclinux_pbus_cti),
	.peripheral_CYC(soclinux_pbus_cyc),
	.peripheral_DAT_MOSI(soclinux_pbus_dat_w),
	.peripheral_SEL(soclinux_pbus_sel),
	.peripheral_STB(soclinux_pbus_stb),
	.peripheral_WE(soclinux_pbus_we),
	.plicWishbone_ACK(soclinux_plicbus_ack),
	.plicWishbone_DAT_MISO(soclinux_plicbus_dat_r)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain0[0:31];
reg [4:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[0])
		data_mem_grain0[soclinux_data_port_adr] <= soclinux_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain1[0:31];
reg [4:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[1])
		data_mem_grain1[soclinux_data_port_adr] <= soclinux_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain2[0:31];
reg [4:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[2])
		data_mem_grain2[soclinux_data_port_adr] <= soclinux_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain3[0:31];
reg [4:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[3])
		data_mem_grain3[soclinux_data_port_adr] <= soclinux_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain4[0:31];
reg [4:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[4])
		data_mem_grain4[soclinux_data_port_adr] <= soclinux_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain5[0:31];
reg [4:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[5])
		data_mem_grain5[soclinux_data_port_adr] <= soclinux_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain6[0:31];
reg [4:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[6])
		data_mem_grain6[soclinux_data_port_adr] <= soclinux_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain7[0:31];
reg [4:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[7])
		data_mem_grain7[soclinux_data_port_adr] <= soclinux_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain8[0:31];
reg [4:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[8])
		data_mem_grain8[soclinux_data_port_adr] <= soclinux_data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain9[0:31];
reg [4:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[9])
		data_mem_grain9[soclinux_data_port_adr] <= soclinux_data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain10[0:31];
reg [4:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[10])
		data_mem_grain10[soclinux_data_port_adr] <= soclinux_data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain11[0:31];
reg [4:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[11])
		data_mem_grain11[soclinux_data_port_adr] <= soclinux_data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain12[0:31];
reg [4:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[12])
		data_mem_grain12[soclinux_data_port_adr] <= soclinux_data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain13[0:31];
reg [4:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[13])
		data_mem_grain13[soclinux_data_port_adr] <= soclinux_data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain14[0:31];
reg [4:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[14])
		data_mem_grain14[soclinux_data_port_adr] <= soclinux_data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 32-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain15[0:31];
reg [4:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (soclinux_data_port_we[15])
		data_mem_grain15[soclinux_data_port_adr] <= soclinux_data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= soclinux_data_port_adr;
end
assign soclinux_data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];


DFFP DFFP(
	.CLK(sys2x_i_clk),
	.D(1'd0),
	.PRESET(crg_reset1),
	.Q(builder_rst10)
);

DFFP DFFP_1(
	.CLK(sys2x_i_clk),
	.D(builder_rst10),
	.PRESET(crg_reset1),
	.Q(sys2x_i_rst)
);

DFFP DFFP_2(
	.CLK(sys_clk),
	.D(1'd0),
	.PRESET((((~crg_locked) | crg_rst) | crg_reset0)),
	.Q(builder_rst11)
);

DFFP DFFP_3(
	.CLK(sys_clk),
	.D(builder_rst11),
	.PRESET((((~crg_locked) | crg_rst) | crg_reset0)),
	.Q(sys_rst)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2023-10-07 11:57:30.
//------------------------------------------------------------------------------
