/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SS */
#define SS__0__INTTYPE CYREG_PICU1_INTTYPE2
#define SS__0__MASK 0x04u
#define SS__0__PC CYREG_PRT1_PC2
#define SS__0__PORT 1u
#define SS__0__SHIFT 2u
#define SS__AG CYREG_PRT1_AG
#define SS__AMUX CYREG_PRT1_AMUX
#define SS__BIE CYREG_PRT1_BIE
#define SS__BIT_MASK CYREG_PRT1_BIT_MASK
#define SS__BYP CYREG_PRT1_BYP
#define SS__CTL CYREG_PRT1_CTL
#define SS__DM0 CYREG_PRT1_DM0
#define SS__DM1 CYREG_PRT1_DM1
#define SS__DM2 CYREG_PRT1_DM2
#define SS__DR CYREG_PRT1_DR
#define SS__INP_DIS CYREG_PRT1_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SS__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT1_LCD_EN
#define SS__MASK 0x04u
#define SS__PORT 1u
#define SS__PRT CYREG_PRT1_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SS__PS CYREG_PRT1_PS
#define SS__SHIFT 2u
#define SS__SLW CYREG_PRT1_SLW

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* COL1 */
#define COL1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define COL1__0__MASK 0x01u
#define COL1__0__PC CYREG_PRT3_PC0
#define COL1__0__PORT 3u
#define COL1__0__SHIFT 0u
#define COL1__AG CYREG_PRT3_AG
#define COL1__AMUX CYREG_PRT3_AMUX
#define COL1__BIE CYREG_PRT3_BIE
#define COL1__BIT_MASK CYREG_PRT3_BIT_MASK
#define COL1__BYP CYREG_PRT3_BYP
#define COL1__CTL CYREG_PRT3_CTL
#define COL1__DM0 CYREG_PRT3_DM0
#define COL1__DM1 CYREG_PRT3_DM1
#define COL1__DM2 CYREG_PRT3_DM2
#define COL1__DR CYREG_PRT3_DR
#define COL1__INP_DIS CYREG_PRT3_INP_DIS
#define COL1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define COL1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COL1__LCD_EN CYREG_PRT3_LCD_EN
#define COL1__MASK 0x01u
#define COL1__PORT 3u
#define COL1__PRT CYREG_PRT3_PRT
#define COL1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COL1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COL1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COL1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COL1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COL1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COL1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COL1__PS CYREG_PRT3_PS
#define COL1__SHIFT 0u
#define COL1__SLW CYREG_PRT3_SLW

/* COL2 */
#define COL2__0__INTTYPE CYREG_PICU12_INTTYPE3
#define COL2__0__MASK 0x08u
#define COL2__0__PC CYREG_PRT12_PC3
#define COL2__0__PORT 12u
#define COL2__0__SHIFT 3u
#define COL2__AG CYREG_PRT12_AG
#define COL2__BIE CYREG_PRT12_BIE
#define COL2__BIT_MASK CYREG_PRT12_BIT_MASK
#define COL2__BYP CYREG_PRT12_BYP
#define COL2__DM0 CYREG_PRT12_DM0
#define COL2__DM1 CYREG_PRT12_DM1
#define COL2__DM2 CYREG_PRT12_DM2
#define COL2__DR CYREG_PRT12_DR
#define COL2__INP_DIS CYREG_PRT12_INP_DIS
#define COL2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define COL2__MASK 0x08u
#define COL2__PORT 12u
#define COL2__PRT CYREG_PRT12_PRT
#define COL2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define COL2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define COL2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define COL2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define COL2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define COL2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define COL2__PS CYREG_PRT12_PS
#define COL2__SHIFT 3u
#define COL2__SIO_CFG CYREG_PRT12_SIO_CFG
#define COL2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define COL2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define COL2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define COL2__SLW CYREG_PRT12_SLW

/* COL3 */
#define COL3__0__INTTYPE CYREG_PICU12_INTTYPE4
#define COL3__0__MASK 0x10u
#define COL3__0__PC CYREG_PRT12_PC4
#define COL3__0__PORT 12u
#define COL3__0__SHIFT 4u
#define COL3__AG CYREG_PRT12_AG
#define COL3__BIE CYREG_PRT12_BIE
#define COL3__BIT_MASK CYREG_PRT12_BIT_MASK
#define COL3__BYP CYREG_PRT12_BYP
#define COL3__DM0 CYREG_PRT12_DM0
#define COL3__DM1 CYREG_PRT12_DM1
#define COL3__DM2 CYREG_PRT12_DM2
#define COL3__DR CYREG_PRT12_DR
#define COL3__INP_DIS CYREG_PRT12_INP_DIS
#define COL3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define COL3__MASK 0x10u
#define COL3__PORT 12u
#define COL3__PRT CYREG_PRT12_PRT
#define COL3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define COL3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define COL3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define COL3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define COL3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define COL3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define COL3__PS CYREG_PRT12_PS
#define COL3__SHIFT 4u
#define COL3__SIO_CFG CYREG_PRT12_SIO_CFG
#define COL3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define COL3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define COL3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define COL3__SLW CYREG_PRT12_SLW

/* COL4 */
#define COL4__0__INTTYPE CYREG_PICU12_INTTYPE5
#define COL4__0__MASK 0x20u
#define COL4__0__PC CYREG_PRT12_PC5
#define COL4__0__PORT 12u
#define COL4__0__SHIFT 5u
#define COL4__AG CYREG_PRT12_AG
#define COL4__BIE CYREG_PRT12_BIE
#define COL4__BIT_MASK CYREG_PRT12_BIT_MASK
#define COL4__BYP CYREG_PRT12_BYP
#define COL4__DM0 CYREG_PRT12_DM0
#define COL4__DM1 CYREG_PRT12_DM1
#define COL4__DM2 CYREG_PRT12_DM2
#define COL4__DR CYREG_PRT12_DR
#define COL4__INP_DIS CYREG_PRT12_INP_DIS
#define COL4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define COL4__MASK 0x20u
#define COL4__PORT 12u
#define COL4__PRT CYREG_PRT12_PRT
#define COL4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define COL4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define COL4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define COL4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define COL4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define COL4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define COL4__PS CYREG_PRT12_PS
#define COL4__SHIFT 5u
#define COL4__SIO_CFG CYREG_PRT12_SIO_CFG
#define COL4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define COL4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define COL4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define COL4__SLW CYREG_PRT12_SLW

/* ROW1 */
#define ROW1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define ROW1__0__MASK 0x10u
#define ROW1__0__PC CYREG_PRT1_PC4
#define ROW1__0__PORT 1u
#define ROW1__0__SHIFT 4u
#define ROW1__AG CYREG_PRT1_AG
#define ROW1__AMUX CYREG_PRT1_AMUX
#define ROW1__BIE CYREG_PRT1_BIE
#define ROW1__BIT_MASK CYREG_PRT1_BIT_MASK
#define ROW1__BYP CYREG_PRT1_BYP
#define ROW1__CTL CYREG_PRT1_CTL
#define ROW1__DM0 CYREG_PRT1_DM0
#define ROW1__DM1 CYREG_PRT1_DM1
#define ROW1__DM2 CYREG_PRT1_DM2
#define ROW1__DR CYREG_PRT1_DR
#define ROW1__INP_DIS CYREG_PRT1_INP_DIS
#define ROW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ROW1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ROW1__LCD_EN CYREG_PRT1_LCD_EN
#define ROW1__MASK 0x10u
#define ROW1__PORT 1u
#define ROW1__PRT CYREG_PRT1_PRT
#define ROW1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ROW1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ROW1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ROW1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ROW1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ROW1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ROW1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ROW1__PS CYREG_PRT1_PS
#define ROW1__SHIFT 4u
#define ROW1__SLW CYREG_PRT1_SLW

/* ROW2 */
#define ROW2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define ROW2__0__MASK 0x20u
#define ROW2__0__PC CYREG_PRT1_PC5
#define ROW2__0__PORT 1u
#define ROW2__0__SHIFT 5u
#define ROW2__AG CYREG_PRT1_AG
#define ROW2__AMUX CYREG_PRT1_AMUX
#define ROW2__BIE CYREG_PRT1_BIE
#define ROW2__BIT_MASK CYREG_PRT1_BIT_MASK
#define ROW2__BYP CYREG_PRT1_BYP
#define ROW2__CTL CYREG_PRT1_CTL
#define ROW2__DM0 CYREG_PRT1_DM0
#define ROW2__DM1 CYREG_PRT1_DM1
#define ROW2__DM2 CYREG_PRT1_DM2
#define ROW2__DR CYREG_PRT1_DR
#define ROW2__INP_DIS CYREG_PRT1_INP_DIS
#define ROW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ROW2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ROW2__LCD_EN CYREG_PRT1_LCD_EN
#define ROW2__MASK 0x20u
#define ROW2__PORT 1u
#define ROW2__PRT CYREG_PRT1_PRT
#define ROW2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ROW2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ROW2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ROW2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ROW2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ROW2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ROW2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ROW2__PS CYREG_PRT1_PS
#define ROW2__SHIFT 5u
#define ROW2__SLW CYREG_PRT1_SLW

/* ROW3 */
#define ROW3__0__INTTYPE CYREG_PICU1_INTTYPE6
#define ROW3__0__MASK 0x40u
#define ROW3__0__PC CYREG_PRT1_PC6
#define ROW3__0__PORT 1u
#define ROW3__0__SHIFT 6u
#define ROW3__AG CYREG_PRT1_AG
#define ROW3__AMUX CYREG_PRT1_AMUX
#define ROW3__BIE CYREG_PRT1_BIE
#define ROW3__BIT_MASK CYREG_PRT1_BIT_MASK
#define ROW3__BYP CYREG_PRT1_BYP
#define ROW3__CTL CYREG_PRT1_CTL
#define ROW3__DM0 CYREG_PRT1_DM0
#define ROW3__DM1 CYREG_PRT1_DM1
#define ROW3__DM2 CYREG_PRT1_DM2
#define ROW3__DR CYREG_PRT1_DR
#define ROW3__INP_DIS CYREG_PRT1_INP_DIS
#define ROW3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ROW3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ROW3__LCD_EN CYREG_PRT1_LCD_EN
#define ROW3__MASK 0x40u
#define ROW3__PORT 1u
#define ROW3__PRT CYREG_PRT1_PRT
#define ROW3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ROW3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ROW3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ROW3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ROW3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ROW3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ROW3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ROW3__PS CYREG_PRT1_PS
#define ROW3__SHIFT 6u
#define ROW3__SLW CYREG_PRT1_SLW

/* ROW4 */
#define ROW4__0__INTTYPE CYREG_PICU1_INTTYPE7
#define ROW4__0__MASK 0x80u
#define ROW4__0__PC CYREG_PRT1_PC7
#define ROW4__0__PORT 1u
#define ROW4__0__SHIFT 7u
#define ROW4__AG CYREG_PRT1_AG
#define ROW4__AMUX CYREG_PRT1_AMUX
#define ROW4__BIE CYREG_PRT1_BIE
#define ROW4__BIT_MASK CYREG_PRT1_BIT_MASK
#define ROW4__BYP CYREG_PRT1_BYP
#define ROW4__CTL CYREG_PRT1_CTL
#define ROW4__DM0 CYREG_PRT1_DM0
#define ROW4__DM1 CYREG_PRT1_DM1
#define ROW4__DM2 CYREG_PRT1_DM2
#define ROW4__DR CYREG_PRT1_DR
#define ROW4__INP_DIS CYREG_PRT1_INP_DIS
#define ROW4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ROW4__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ROW4__LCD_EN CYREG_PRT1_LCD_EN
#define ROW4__MASK 0x80u
#define ROW4__PORT 1u
#define ROW4__PRT CYREG_PRT1_PRT
#define ROW4__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ROW4__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ROW4__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ROW4__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ROW4__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ROW4__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ROW4__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ROW4__PS CYREG_PRT1_PS
#define ROW4__SHIFT 7u
#define ROW4__SLW CYREG_PRT1_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Rx_2 */
#define Rx_2__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Rx_2__0__MASK 0x80u
#define Rx_2__0__PC CYREG_PRT3_PC7
#define Rx_2__0__PORT 3u
#define Rx_2__0__SHIFT 7u
#define Rx_2__AG CYREG_PRT3_AG
#define Rx_2__AMUX CYREG_PRT3_AMUX
#define Rx_2__BIE CYREG_PRT3_BIE
#define Rx_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_2__BYP CYREG_PRT3_BYP
#define Rx_2__CTL CYREG_PRT3_CTL
#define Rx_2__DM0 CYREG_PRT3_DM0
#define Rx_2__DM1 CYREG_PRT3_DM1
#define Rx_2__DM2 CYREG_PRT3_DM2
#define Rx_2__DR CYREG_PRT3_DR
#define Rx_2__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_2__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_2__MASK 0x80u
#define Rx_2__PORT 3u
#define Rx_2__PRT CYREG_PRT3_PRT
#define Rx_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_2__PS CYREG_PRT3_PS
#define Rx_2__SHIFT 7u
#define Rx_2__SLW CYREG_PRT3_SLW

/* SPIM */
#define SPIM_BSPIM_BidirMode_CtrlReg__0__MASK 0x01u
#define SPIM_BSPIM_BidirMode_CtrlReg__0__POS 0
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_REG CYREG_B1_UDB05_CTL
#define SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BidirMode_CtrlReg__COUNT_REG CYREG_B1_UDB05_CTL
#define SPIM_BSPIM_BidirMode_CtrlReg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BidirMode_CtrlReg__MASK 0x01u
#define SPIM_BSPIM_BidirMode_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BidirMode_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BidirMode_CtrlReg__PERIOD_REG CYREG_B1_UDB05_MSK
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB05_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB06_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB06_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB06_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB06_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB06_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB06_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB05_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB05_ST
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__INDEX 0x00u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x01u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x01u

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* Tx_2 */
#define Tx_2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Tx_2__0__MASK 0x04u
#define Tx_2__0__PC CYREG_PRT12_PC2
#define Tx_2__0__PORT 12u
#define Tx_2__0__SHIFT 2u
#define Tx_2__AG CYREG_PRT12_AG
#define Tx_2__BIE CYREG_PRT12_BIE
#define Tx_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_2__BYP CYREG_PRT12_BYP
#define Tx_2__DM0 CYREG_PRT12_DM0
#define Tx_2__DM1 CYREG_PRT12_DM1
#define Tx_2__DM2 CYREG_PRT12_DM2
#define Tx_2__DR CYREG_PRT12_DR
#define Tx_2__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_2__MASK 0x04u
#define Tx_2__PORT 12u
#define Tx_2__PRT CYREG_PRT12_PRT
#define Tx_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_2__PS CYREG_PRT12_PS
#define Tx_2__SHIFT 2u
#define Tx_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_2__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_GSM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_GSM_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define UART_GSM_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_GSM_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define UART_GSM_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_GSM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_GSM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_GSM_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define UART_GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_GSM_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define UART_GSM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_GSM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define UART_GSM_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_GSM_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_GSM_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_GSM_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_GSM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_GSM_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_GSM_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_GSM_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_GSM_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_GSM_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_GSM_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_GSM_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_GSM_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_GSM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_GSM_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_GSM_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_GSM_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_GSM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_GSM_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_GSM_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_GSM_BUART_sRX_RxSts__3__POS 3
#define UART_GSM_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_GSM_BUART_sRX_RxSts__4__POS 4
#define UART_GSM_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_GSM_BUART_sRX_RxSts__5__POS 5
#define UART_GSM_BUART_sRX_RxSts__MASK 0x38u
#define UART_GSM_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_GSM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_GSM_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB02_A0
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB02_A1
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB02_D0
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB02_D1
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB02_F0
#define UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB02_F1
#define UART_GSM_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_GSM_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_GSM_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_GSM_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_GSM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_GSM_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_GSM_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_GSM_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_GSM_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_GSM_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_GSM_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_GSM_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_GSM_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_GSM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_GSM_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_GSM_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_GSM_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_GSM_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_GSM_BUART_sTX_TxSts__0__POS 0
#define UART_GSM_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_GSM_BUART_sTX_TxSts__1__POS 1
#define UART_GSM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_GSM_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_GSM_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_GSM_BUART_sTX_TxSts__2__POS 2
#define UART_GSM_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_GSM_BUART_sTX_TxSts__3__POS 3
#define UART_GSM_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_GSM_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB02_MSK
#define UART_GSM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_GSM_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB02_ST
#define UART_GSM_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_GSM_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_GSM_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_GSM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_GSM_IntClock__INDEX 0x01u
#define UART_GSM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_GSM_IntClock__PM_ACT_MSK 0x02u
#define UART_GSM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_GSM_IntClock__PM_STBY_MSK 0x02u
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u

/* PHRES */
#define PHRES__0__INTTYPE CYREG_PICU3_INTTYPE1
#define PHRES__0__MASK 0x02u
#define PHRES__0__PC CYREG_PRT3_PC1
#define PHRES__0__PORT 3u
#define PHRES__0__SHIFT 1u
#define PHRES__AG CYREG_PRT3_AG
#define PHRES__AMUX CYREG_PRT3_AMUX
#define PHRES__BIE CYREG_PRT3_BIE
#define PHRES__BIT_MASK CYREG_PRT3_BIT_MASK
#define PHRES__BYP CYREG_PRT3_BYP
#define PHRES__CTL CYREG_PRT3_CTL
#define PHRES__DM0 CYREG_PRT3_DM0
#define PHRES__DM1 CYREG_PRT3_DM1
#define PHRES__DM2 CYREG_PRT3_DM2
#define PHRES__DR CYREG_PRT3_DR
#define PHRES__INP_DIS CYREG_PRT3_INP_DIS
#define PHRES__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PHRES__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PHRES__LCD_EN CYREG_PRT3_LCD_EN
#define PHRES__MASK 0x02u
#define PHRES__PORT 3u
#define PHRES__PRT CYREG_PRT3_PRT
#define PHRES__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PHRES__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PHRES__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PHRES__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PHRES__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PHRES__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PHRES__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PHRES__PS CYREG_PRT3_PS
#define PHRES__SHIFT 1u
#define PHRES__SLW CYREG_PRT3_SLW

/* RADAR */
#define RADAR__0__INTTYPE CYREG_PICU3_INTTYPE3
#define RADAR__0__MASK 0x08u
#define RADAR__0__PC CYREG_PRT3_PC3
#define RADAR__0__PORT 3u
#define RADAR__0__SHIFT 3u
#define RADAR__AG CYREG_PRT3_AG
#define RADAR__AMUX CYREG_PRT3_AMUX
#define RADAR__BIE CYREG_PRT3_BIE
#define RADAR__BIT_MASK CYREG_PRT3_BIT_MASK
#define RADAR__BYP CYREG_PRT3_BYP
#define RADAR__CTL CYREG_PRT3_CTL
#define RADAR__DM0 CYREG_PRT3_DM0
#define RADAR__DM1 CYREG_PRT3_DM1
#define RADAR__DM2 CYREG_PRT3_DM2
#define RADAR__DR CYREG_PRT3_DR
#define RADAR__INP_DIS CYREG_PRT3_INP_DIS
#define RADAR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RADAR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RADAR__LCD_EN CYREG_PRT3_LCD_EN
#define RADAR__MASK 0x08u
#define RADAR__PORT 3u
#define RADAR__PRT CYREG_PRT3_PRT
#define RADAR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RADAR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RADAR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RADAR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RADAR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RADAR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RADAR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RADAR__PS CYREG_PRT3_PS
#define RADAR__SHIFT 3u
#define RADAR__SLW CYREG_PRT3_SLW

/* VDAC8 */
#define VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_viDAC8__D CYREG_DAC2_D
#define VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_viDAC8__TST CYREG_DAC2_TST

/* BEEPER */
#define BEEPER__0__INTTYPE CYREG_PICU3_INTTYPE6
#define BEEPER__0__MASK 0x40u
#define BEEPER__0__PC CYREG_PRT3_PC6
#define BEEPER__0__PORT 3u
#define BEEPER__0__SHIFT 6u
#define BEEPER__AG CYREG_PRT3_AG
#define BEEPER__AMUX CYREG_PRT3_AMUX
#define BEEPER__BIE CYREG_PRT3_BIE
#define BEEPER__BIT_MASK CYREG_PRT3_BIT_MASK
#define BEEPER__BYP CYREG_PRT3_BYP
#define BEEPER__CTL CYREG_PRT3_CTL
#define BEEPER__DM0 CYREG_PRT3_DM0
#define BEEPER__DM1 CYREG_PRT3_DM1
#define BEEPER__DM2 CYREG_PRT3_DM2
#define BEEPER__DR CYREG_PRT3_DR
#define BEEPER__INP_DIS CYREG_PRT3_INP_DIS
#define BEEPER__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define BEEPER__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BEEPER__LCD_EN CYREG_PRT3_LCD_EN
#define BEEPER__MASK 0x40u
#define BEEPER__PORT 3u
#define BEEPER__PRT CYREG_PRT3_PRT
#define BEEPER__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BEEPER__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BEEPER__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BEEPER__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BEEPER__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BEEPER__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BEEPER__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BEEPER__PS CYREG_PRT3_PS
#define BEEPER__SHIFT 6u
#define BEEPER__SLW CYREG_PRT3_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCLK_1__0__MASK 0x01u
#define SCLK_1__0__PC CYREG_PRT12_PC0
#define SCLK_1__0__PORT 12u
#define SCLK_1__0__SHIFT 0u
#define SCLK_1__AG CYREG_PRT12_AG
#define SCLK_1__BIE CYREG_PRT12_BIE
#define SCLK_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK_1__BYP CYREG_PRT12_BYP
#define SCLK_1__DM0 CYREG_PRT12_DM0
#define SCLK_1__DM1 CYREG_PRT12_DM1
#define SCLK_1__DM2 CYREG_PRT12_DM2
#define SCLK_1__DR CYREG_PRT12_DR
#define SCLK_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK_1__MASK 0x01u
#define SCLK_1__PORT 12u
#define SCLK_1__PRT CYREG_PRT12_PRT
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK_1__PS CYREG_PRT12_PS
#define SCLK_1__SHIFT 0u
#define SCLK_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK_1__SLW CYREG_PRT12_SLW

/* SDAT_1 */
#define SDAT_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDAT_1__0__MASK 0x02u
#define SDAT_1__0__PC CYREG_PRT12_PC1
#define SDAT_1__0__PORT 12u
#define SDAT_1__0__SHIFT 1u
#define SDAT_1__AG CYREG_PRT12_AG
#define SDAT_1__BIE CYREG_PRT12_BIE
#define SDAT_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDAT_1__BYP CYREG_PRT12_BYP
#define SDAT_1__DM0 CYREG_PRT12_DM0
#define SDAT_1__DM1 CYREG_PRT12_DM1
#define SDAT_1__DM2 CYREG_PRT12_DM2
#define SDAT_1__DR CYREG_PRT12_DR
#define SDAT_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDAT_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDAT_1__MASK 0x02u
#define SDAT_1__PORT 12u
#define SDAT_1__PRT CYREG_PRT12_PRT
#define SDAT_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDAT_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDAT_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDAT_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDAT_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDAT_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDAT_1__PS CYREG_PRT12_PS
#define SDAT_1__SHIFT 1u
#define SDAT_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDAT_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDAT_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDAT_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDAT_1__SLW CYREG_PRT12_SLW

/* GSM_DTR */
#define GSM_DTR__0__INTTYPE CYREG_PICU3_INTTYPE2
#define GSM_DTR__0__MASK 0x04u
#define GSM_DTR__0__PC CYREG_PRT3_PC2
#define GSM_DTR__0__PORT 3u
#define GSM_DTR__0__SHIFT 2u
#define GSM_DTR__AG CYREG_PRT3_AG
#define GSM_DTR__AMUX CYREG_PRT3_AMUX
#define GSM_DTR__BIE CYREG_PRT3_BIE
#define GSM_DTR__BIT_MASK CYREG_PRT3_BIT_MASK
#define GSM_DTR__BYP CYREG_PRT3_BYP
#define GSM_DTR__CTL CYREG_PRT3_CTL
#define GSM_DTR__DM0 CYREG_PRT3_DM0
#define GSM_DTR__DM1 CYREG_PRT3_DM1
#define GSM_DTR__DM2 CYREG_PRT3_DM2
#define GSM_DTR__DR CYREG_PRT3_DR
#define GSM_DTR__INP_DIS CYREG_PRT3_INP_DIS
#define GSM_DTR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define GSM_DTR__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define GSM_DTR__LCD_EN CYREG_PRT3_LCD_EN
#define GSM_DTR__MASK 0x04u
#define GSM_DTR__PORT 3u
#define GSM_DTR__PRT CYREG_PRT3_PRT
#define GSM_DTR__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define GSM_DTR__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define GSM_DTR__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define GSM_DTR__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define GSM_DTR__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define GSM_DTR__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define GSM_DTR__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define GSM_DTR__PS CYREG_PRT3_PS
#define GSM_DTR__SHIFT 2u
#define GSM_DTR__SLW CYREG_PRT3_SLW

/* pwn1_clk */
#define pwn1_clk__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define pwn1_clk__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define pwn1_clk__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define pwn1_clk__CFG2_SRC_SEL_MASK 0x07u
#define pwn1_clk__INDEX 0x03u
#define pwn1_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define pwn1_clk__PM_ACT_MSK 0x08u
#define pwn1_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define pwn1_clk__PM_STBY_MSK 0x08u

/* BACKLIGHT */
#define BACKLIGHT__0__INTTYPE CYREG_PICU2_INTTYPE7
#define BACKLIGHT__0__MASK 0x80u
#define BACKLIGHT__0__PC CYREG_PRT2_PC7
#define BACKLIGHT__0__PORT 2u
#define BACKLIGHT__0__SHIFT 7u
#define BACKLIGHT__AG CYREG_PRT2_AG
#define BACKLIGHT__AMUX CYREG_PRT2_AMUX
#define BACKLIGHT__BIE CYREG_PRT2_BIE
#define BACKLIGHT__BIT_MASK CYREG_PRT2_BIT_MASK
#define BACKLIGHT__BYP CYREG_PRT2_BYP
#define BACKLIGHT__CTL CYREG_PRT2_CTL
#define BACKLIGHT__DM0 CYREG_PRT2_DM0
#define BACKLIGHT__DM1 CYREG_PRT2_DM1
#define BACKLIGHT__DM2 CYREG_PRT2_DM2
#define BACKLIGHT__DR CYREG_PRT2_DR
#define BACKLIGHT__INP_DIS CYREG_PRT2_INP_DIS
#define BACKLIGHT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BACKLIGHT__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BACKLIGHT__LCD_EN CYREG_PRT2_LCD_EN
#define BACKLIGHT__MASK 0x80u
#define BACKLIGHT__PORT 2u
#define BACKLIGHT__PRT CYREG_PRT2_PRT
#define BACKLIGHT__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BACKLIGHT__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BACKLIGHT__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BACKLIGHT__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BACKLIGHT__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BACKLIGHT__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BACKLIGHT__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BACKLIGHT__PS CYREG_PRT2_PS
#define BACKLIGHT__SHIFT 7u
#define BACKLIGHT__SLW CYREG_PRT2_SLW

/* isr_Timer */
#define isr_Timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Timer__INTC_MASK 0x80000u
#define isr_Timer__INTC_NUMBER 19u
#define isr_Timer__INTC_PRIOR_NUM 7u
#define isr_Timer__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define isr_Timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_PR */
#define ADC_SAR_PR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_PR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_PR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_PR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_PR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_PR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_PR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_PR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_PR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_PR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_PR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_PR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_PR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_PR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_PR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_PR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_PR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_PR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_PR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_PR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SAR_PR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_PR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_PR_IRQ__INTC_MASK 0x01u
#define ADC_SAR_PR_IRQ__INTC_NUMBER 0u
#define ADC_SAR_PR_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_PR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_PR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_PR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_PR_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_PR_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_PR_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_PR_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_PR_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_PR_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_PR_theACLK__INDEX 0x00u
#define ADC_SAR_PR_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_PR_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_PR_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_PR_theACLK__PM_STBY_MSK 0x01u

/* PWM_BEEPER */
#define PWM_BEEPER_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_BEEPER_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_BEEPER_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_BEEPER_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_BEEPER_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_BEEPER_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_BEEPER_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_BEEPER_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_BEEPER_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_BEEPER_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_BEEPER_PWMHW__PM_ACT_MSK 0x02u
#define PWM_BEEPER_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_BEEPER_PWMHW__PM_STBY_MSK 0x02u
#define PWM_BEEPER_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_BEEPER_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_BEEPER_PWMHW__SR0 CYREG_TMR1_SR0

/* REED_RELAY */
#define REED_RELAY__0__INTTYPE CYREG_PICU15_INTTYPE0
#define REED_RELAY__0__MASK 0x01u
#define REED_RELAY__0__PC CYREG_IO_PC_PRT15_PC0
#define REED_RELAY__0__PORT 15u
#define REED_RELAY__0__SHIFT 0u
#define REED_RELAY__AG CYREG_PRT15_AG
#define REED_RELAY__AMUX CYREG_PRT15_AMUX
#define REED_RELAY__BIE CYREG_PRT15_BIE
#define REED_RELAY__BIT_MASK CYREG_PRT15_BIT_MASK
#define REED_RELAY__BYP CYREG_PRT15_BYP
#define REED_RELAY__CTL CYREG_PRT15_CTL
#define REED_RELAY__DM0 CYREG_PRT15_DM0
#define REED_RELAY__DM1 CYREG_PRT15_DM1
#define REED_RELAY__DM2 CYREG_PRT15_DM2
#define REED_RELAY__DR CYREG_PRT15_DR
#define REED_RELAY__INP_DIS CYREG_PRT15_INP_DIS
#define REED_RELAY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define REED_RELAY__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define REED_RELAY__LCD_EN CYREG_PRT15_LCD_EN
#define REED_RELAY__MASK 0x01u
#define REED_RELAY__PORT 15u
#define REED_RELAY__PRT CYREG_PRT15_PRT
#define REED_RELAY__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define REED_RELAY__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define REED_RELAY__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define REED_RELAY__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define REED_RELAY__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define REED_RELAY__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define REED_RELAY__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define REED_RELAY__PS CYREG_PRT15_PS
#define REED_RELAY__SHIFT 0u
#define REED_RELAY__SLW CYREG_PRT15_SLW

/* beeper_clk */
#define beeper_clk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define beeper_clk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define beeper_clk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define beeper_clk__CFG2_SRC_SEL_MASK 0x07u
#define beeper_clk__INDEX 0x05u
#define beeper_clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define beeper_clk__PM_ACT_MSK 0x20u
#define beeper_clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define beeper_clk__PM_STBY_MSK 0x20u

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x04u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x10u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x10u

/* ADC_SAR_RADAR */
#define ADC_SAR_RADAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_RADAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_RADAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_RADAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_RADAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_RADAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_RADAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_RADAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_RADAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_RADAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_RADAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_RADAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_RADAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_RADAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_RADAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_RADAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_RADAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_RADAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_RADAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_RADAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_RADAR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_RADAR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_RADAR_IRQ__INTC_MASK 0x02u
#define ADC_SAR_RADAR_IRQ__INTC_NUMBER 1u
#define ADC_SAR_RADAR_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_RADAR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_RADAR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_RADAR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_RADAR_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_RADAR_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_RADAR_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_RADAR_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_RADAR_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_RADAR_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_RADAR_theACLK__INDEX 0x01u
#define ADC_SAR_RADAR_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_RADAR_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_RADAR_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_RADAR_theACLK__PM_STBY_MSK 0x02u

/* PWM_BACKLIGHT */
#define PWM_BACKLIGHT_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_BACKLIGHT_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_BACKLIGHT_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_BACKLIGHT_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_BACKLIGHT_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_BACKLIGHT_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_BACKLIGHT_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_BACKLIGHT_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_BACKLIGHT_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_BACKLIGHT_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_BACKLIGHT_PWMHW__PM_ACT_MSK 0x01u
#define PWM_BACKLIGHT_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_BACKLIGHT_PWMHW__PM_STBY_MSK 0x01u
#define PWM_BACKLIGHT_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_BACKLIGHT_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_BACKLIGHT_PWMHW__SR0 CYREG_TMR0_SR0

/* Timer_TimerHW */
#define Timer_TimerHW__CAP0 CYREG_TMR2_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR2_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR2_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR2_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR2_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR2_PER0
#define Timer_TimerHW__PER1 CYREG_TMR2_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x04u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x04u
#define Timer_TimerHW__RT0 CYREG_TMR2_RT0
#define Timer_TimerHW__RT1 CYREG_TMR2_RT1
#define Timer_TimerHW__SR0 CYREG_TMR2_SR0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Riaszto"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x900
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x1000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
