// EPOS IA32 PMU Mediator Implementation

#include <architecture/ia32/pmu.h>

__BEGIN_SYS

// Class attributes
// As the enum needs to have the same size in all versions
// the new events addeds becouse of Sandy Bridge Events have to be seted to 0 in this enum
const CPU::Reg32 Intel_PMU_V1::_events[EVENTS] = {
                        /* CLOCK              */ UNHALTED_CORE_CYCLES,
                        /* DVS_CLOCK          */ UNHALTED_REFERENCE_CYCLES,
                        /* INSTRUCTIONS       */ INSTRUCTIONS_RETIRED,
                        /* BRANCHES           */ BRANCH_INSTRUCTIONS_RETIRED,
                        /* BRANCH_MISSES      */ BRANCH_MISSES_RETIRED,
                        /* L1_HIT             */ 0,
                        /* L2_HIT             */ 0,
                        /* L3_HIT             */ LLC_REFERENCES,
                        /* L1_MISS            */ 0,
                        /* L2_MISS            */ 0,
                        /* L3_MISS            */ LLC_MISSES,
                        /*LD_BLOCKS_DATA_UNKNOWN_C*/ 0,
						/*LD_BLOCKS_STORE_FORWARD_C*/ 0,
						/*LD_BLOCKS_NO_SR_C*/ 0,
						/*LD_BLOCKS_ALL_BLOCK_C*/ 0,
						/*MISALIGN_MEM_REF_LOADS_C*/ 0,
						/*MISALIGN_MEM_REF_STORES_C*/ 0,
						/*LD_BLOCKS_PARTIAL_ADDRESS_ALIAS_C*/ 0,
						/*LD_BLOCKS_PARTIAL_ALL_STA_BLCOK_C*/ 0,
						/*DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK_C*/ 0,
						/*DTLB_LOAD_MISSES_MISS_WALK_COMPLETED_C*/ 0,
						/*DTLB_LOAD_MISSES_MISS_WALK_DURATION_C*/ 0,
						/*DTLB_LOAD_MISSES_MISS_STLB_HIT_C*/ 0,
						/*INT_MISC_RECOVERY_CYCLES_C*/ 0,
						/*INT_MISC_RAT_STALL_CYCLES_C*/ 0,
						/*UOPS_ISSUED_ANY_C*/ 0,
						/*FP_COMP_OPS_EXE_X87_C*/ 0,
						/*FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE_C*/ 0,
						/*FP_COMP_OPS_EXE_SSE_FP_SCALAR_SINGLE_C*/ 0,
						/*FP_COMP_OPS_EXE_SSE_PACKED_SINGLE_C*/ 0,
						/*FP_COMP_OPS_EXE_SSE_SCALAR_DOUBLE_C*/ 0,
						/*SIMD_FP_256_PACKED_SINGLE_C*/ 0,
						/*SIMD_FP_256_PACKED_DOUBLE_C*/ 0,
						/*ARITH_FPU_DIV_ACTIVE_C*/ 0,
						/*INSTS_WRITTEN_TO_IQ_INSTS_C*/ 0,
						/*L2_RQSTS_DEMAND_DATA_RD_HIT_C*/ 0,
						/*L2_RQSTS_ALL_DEMAND_DATA_RD_C*/ 0,
						/*L2_RQSTS_RFO_HITS_C*/ 0,
						/*L2_RQSTS_RFO_MISS_C*/ 0,
						/*L2_RQSTS_ALL_RFO_C*/ 0,
						/*L2_RQSTS_CODE_RD_HIT_C*/ 0,
						/*L2_RQSTS_CODE_RD_MISS_C*/ 0,
						/*L2_RQSTS_ALL_CODE_RD_C*/ 0,
						/*L2_RQSTS_PF_HIT_C*/ 0,
						/*L2_RQSTS_PF_MISS_C*/ 0,
						/*L2_RQSTS_ALL_PF_C*/ 0,
						/*L2_STORE_LOCK_RQSTS_MISS_C*/ 0,
						/*L2_STORE_LOCK_RQSTS_HIT_E_C*/ 0,
						/*L2_STORE_LOCK_RQSTS_HIT_M_C*/ 0,
						/*L2_STORE_LOCK_RQSTS_ALL_C*/ 0,
						/*L2_L1D_WB_RQSTS_HIT_E_C*/ 0,
						/*L2_L1D_WB_RQSTS_HIT_M_C*/ 0,
						/*LONGEST_LAT_CACHE_REFERENCE_C*/ 0,
						/*LONGEST_LAT_CACHE_MISS_C*/ 0,
						/*CPU_CLK_UNHALTED_THREAD_P_C*/ 0,
						/*CPU_CLK_THREAD_UNHALTED_REF_XCLK_C*/ 0,
						/*L1D_PEND_MISS_PENDING_C*/ 0,
						/*DTLB_STORE_MISSES_MISS_CAUSES_A_WALK_C*/ 0,
						/*DTLB_STORE_MISSES_WALK_COMPLETED_C*/ 0,
						/*DTLB_STORE_MISSES_WALK_DURATION_C*/ 0,
						/*DTLB_STORE_MISSES_TLB_HIT_C*/ 0,
						/*LOAD_HIT_PRE_SW_PF_C*/ 0,
						/*LOAD_HIT_PREHW_PF_C*/ 0,
						/*HW_PRE_REQ_DL1_MISS_C*/ 0,
						/*L1D_REPLACEMENT_C*/ 0,
						/*L1D_ALLOCATED_IN_M_C*/ 0,
						/*L1D_EVICTION_C*/ 0,
						/*L1D_ALL_M_REPLACEMENT_C*/ 0,
						/*PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP_C*/ 0,
						/*PARTIAL_RAT_STALLS_SLOW_LEA_WINDOW_C*/ 0,
						/*PARTIAL_RAT_STALLS_MUL_SINGLE_UOP_C*/ 0,
						/*RESOURCE_STALLS2_ALL_FL_EMPTY_C*/ 0,
						/*RESOURCE_STALLS2_ALL_PRF_CONTROL_C*/ 0,
						/*RESOURCE_STALLS2_BOB_FULL_C*/ 0,
						/*RESOURCE_STALLS2_OOO_RSRC_C*/ 0,
						/*CPL_CYCLES_RING0_C*/ 0,
						/*CPL_CYCLES_RING123_C*/ 0,
						/*RS_EVENTS_EMPTY_CYCLES_C*/ 0,
						/*OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_C*/ 0,
						/*OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO_C*/ 0,
						/*OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD_C*/ 0,
						/*LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION_C*/ 0,
						/*LOCK_CYCLES_CACHE_LOCK_DURATION_C*/ 0,
						/*IDQ_EMPTY_C*/ 0,
						/*IDQ_MITE_UOPS_C*/ 0,
						/*IDQ_DSB_UOPS_C*/ 0,
						/*IDQ_MS_DSB_UOPS_C*/ 0,
						/*IDQ_MS_MITE_UOPS_C*/ 0,
						/*IDQ_MS_UOPS_C*/ 0,
						/*ICACHE_MISSES_C*/ 0,
						/*ITLB_MISSES_MISS_CAUSES_A_WALK_C*/ 0,
						/*ITLB_MISSES_WALK_COMPLETED_C*/ 0,
						/*ITLB_MISSES_WALK_DURATION_C*/ 0,
						/*ITLB_MISSES_STLB_HIT_C*/ 0,
						/*ILD_STALL_LCP_C*/ 0,
						/*ILD_STALL_IQ_FULL_C*/ 0,
						/*BR_INST_EXEC_COND_C*/ 0,
						/*BR_INST_EXEC_DIRECT_JMP_C*/ 0,
						/*BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET_C*/ 0,
						/*BR_INST_EXEC_RETURN_NEAR_C*/ 0,
						/*BR_INST_EXEC_DIRECT_NEAR_CALL_C*/ 0,
						/*BR_INST_EXEC_INDIRECT_NEAR_CALL_C*/ 0,
						/*BR_INST_EXEC_NON_TAKEN_C*/ 0,
						/*BR_INST_EXEC_TAKEN_C*/ 0,
						/*BR_INST_EXEC_ALL_BRANCHES_C*/ 0,
						/*BR_MISP_EXEC_COND_C*/ 0,
						/*BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET_C*/ 0,
						/*BR_MISP_EXEC_RETURN_NEAR_C*/ 0,
						/*BR_MISP_EXEC_DIRECT_NEAR_CALL_C*/ 0,
						/*BR_MISP_EXEC_INDIRECT_NEAR_CALL_C*/ 0,
						/*BR_MISP_EXEC_NON_TAKEN_C*/ 0,
						/*BR_MISP_EXEC_TAKEN_C*/ 0,
						/*BR_MISP_EXEC_ALL_BRANCHES_C*/ 0,
						/*IDQ_UOPS_NOT_DELIVERED_CORE_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_0_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_1_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_2_LD_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_2_STA_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_2_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_3_LD_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_3_STA_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_3_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_4_C*/ 0,
						/*UOPS_DISPATCHED_PORT_PORT_5_C*/ 0,
						/*RESOURCE_STALLS_ANY_C*/ 0,
						/*RESOURCE_STALLS_LB_C*/ 0,
						/*RESOURCE_STALLS_RS_C*/ 0,
						/*RESOURCE_STALLS_SB_C*/ 0,
						/*RESOURCE_STALLS_ROB_C*/ 0,
						/*RESOURCE_STALLS_FCSW_C*/ 0,
						/*RESOURCE_STALLS_MXCSR_C*/ 0,
						/*RESOURCE_STALLS_OTHER_C*/ 0,
						/*DSB2MITE_SWITCHES_COUNT_C*/ 0,
						/*DSB2MITE_SWITCHES_PENALTY_CYCLES_C*/ 0,
						/*DSB_FILL_OTHER_CANCEL_C*/ 0,
						/*DSB_FILL_EXCEED_DSB_LINES_C*/ 0,
						/*DSB_FILL_ALL_CANCEL_C*/ 0,
						/*ITLB_ITLB_FLUSH_C*/ 0,
						/*OFFCORE_REQUESTS_DEMAND_DATA_RD_C*/ 0,
						/*OFFCORE_REQUESTS_DEMAND_RFO_C*/ 0,
						/*OFFCORE_REQUESTS_ALL_DATA_RD_C*/ 0,
						/*UOPS_DISPATCHED_THREAD_C*/ 0,
						/*UOPS_DISPATCHED_CORE_C*/ 0,
						/*OFFCORE_REQUESTS_BUFFER_SQ_FULL_C*/ 0,
						/*AGU_BYPASS_CANCEL_COUNT_C*/ 0,
						/*OFF_CORE_RESPONSE_0_C*/ 0,
						/*OFF_CORE_RESPONSE_1_C*/ 0,
						/*TLB_FLUSH_DTLB_THREAD_C*/ 0,
						/*TLB_FLUSH_STLB_ANY_C*/ 0,
						/*L1D_BLOCKS_BANK_CONFLICT_CYCLES_C*/ 0,
						/*INST_RETIRED_ANY_P_C*/ 0,
						/*INST_RETIRED_PREC_DIST_C*/ 0,
						/*OTHER_ASSISTS_ITLB_MISS_RETIRED_C*/ 0,
						/*OTHER_ASSISTS_AVX_STORE_C*/ 0,
						/*OTHER_ASSISTS_AVX_TO_SSE_C*/ 0,
						/*OTHER_ASSISTS_SSE_TO_AVX_C*/ 0,
						/*UOPS_RETIRED_ALL_C*/ 0,
						/*UOPS_RETIRED_RETIRE_SLOTS_C*/ 0,
						/*MACHINE_CLEARS_MEMORY_ORDERING_C*/ 0,
						/*MACHINE_CLEARS_SMC_C*/ 0,
						/*MACHINE_CLEARS_MASKMOV_C*/ 0,
						/*BR_INST_RETIRED_ALL_BRANCHES_ARCH_C*/ 0,
						/*BR_INST_RETIRED_CONDITIONAL_C*/ 0,
						/*BR_INST_RETIRED_NEAR_CALL_C*/ 0,
						/*BR_INST_RETIRED_ALL_BRANCHES_C*/ 0,
						/*BR_INST_RETIRED_NEAR_RETURN_C*/ 0,
						/*BR_INST_RETIRED_NOT_TAKEN_C*/ 0,
						/*BR_INST_RETIRED_NEAR_TAKEN_C*/ 0,
						/*BR_INST_RETIRED_FAR_BRANCH_C*/ 0,
						/*BR_MISP_RETIRED_ALL_BRANCHES_ARCH_C*/ 0,
						/*BR_MISP_RETIRED_CONDITIONAL_C*/ 0,
						/*BR_MISP_RETIRED_NEAR_CALL_C*/ 0,
						/*BR_MISP_RETIRED_ALL_BRANCHES_C*/ 0,
						/*BR_MISP_RETIRED_NOT_TAKEN_C*/ 0,
						/*BR_MISP_RETIRED_TAKEN_C*/ 0,
						/*FP_ASSIST_X87_OUTPUT_C*/ 0,
						/*FP_ASSIST_X87_INPUT_C*/ 0,
						/*FP_ASSIST_SIMD_OUTPUT_C*/ 0,
						/*FP_ASSIST_SIMD_INPUT_C*/ 0,
						/*FP_ASSIST_ANY_C*/ 0,
						/*ROB_MISC_EVENTS_LBR_INSERTS_C*/ 0,
						/*MEM_TRANS_RETIRED_LOAD_LATENCY_C*/ 0,
						/*MEM_TRANS_RETIRED_PRECISE_STORE_C*/ 0,
						/*MEM_UOP_RETIRED_LOADS_C*/ 0,
						/*MEM_UOP_RETIRED_STORES_C*/ 0,
						/*MEM_UOP_RETIRED_STLB_MISS_C*/ 0,
						/*MEM_UOP_RETIRED_LOCK_C*/ 0,
						/*MEM_UOP_RETIRED_SPLIT_C*/ 0,
						/*MEM_UOP_RETIRED_ALL_C*/ 0,
						/*MEM_UOPS_RETIRED_ALL_LOADS_C*/ 0,
						/*MEM_LOAD_UOPS_RETIRED_L1_HIT_C*/ 0,
						/*MEM_LOAD_UOPS_RETIRED_L2_HIT_C*/ 0,
						/*MEM_LOAD_UOPS_RETIRED_L3_HIT_C*/ 0,
						/*MEM_LOAD_UOPS_RETIRED_HIT_LFB_C*/ 0,
						/*XSNP_MISS_C*/ 0,
						/*XSNP_HIT_C*/ 0,
						/*XSNP_HITM_C*/ 0,
						/*XSNP_NONE_C*/ 0,
						/*MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS_C*/ 0,
						/*L2_TRANS_DEMAND_DATA_RD_C*/ 0,
						/*L2_TRANS_RFO_C*/ 0,
						/*L2_TRANS_CODE_RD_C*/ 0,
						/*L2_TRANS_ALL_PF_C*/ 0,
						/*L2_TRANS_L1D_WB_C*/ 0,
						/*L2_TRANS_L2_FILL_C*/ 0,
						/*L2_TRANS_L2_WB_C*/ 0,
						/*L2_TRANS_ALL_REQ_UESTS_C*/ 0,
						/*L2_LINES_IN_I_C*/ 0,
						/*L2_LINES_IN_S_C*/ 0,
						/*L2_LINES_IN_E_C*/ 0,
						/*L2_LINES_IN_ALL_C*/ 0,
						/*L2_LINES_OUT_DEMAND_CLEAN_C*/ 0,
						/*L2_LINES_OUT_DEMAND_DIRTY_C*/ 0,
						/*L2_LINES_OUT_DEMAND_PF_CLEAN_C*/ 0,
						/*L2_LINES_OUT_DEMAND_PF_DIRTY_C*/ 0,
						/*L2_LINES_OUT_DEMAND_DIRTY_ALL_C*/ 0,
						/*SQ_MISC_SPLIT_LOCK_C*/ 0
};

// Adds the address of the events in Intel Sandy Bredige Processors to the enum Events
const CPU::Reg32 Intel_Sandy_Bridge_PMU::_events[PMU_Common::EVENTS] = {
//const CPU::Reg32 Intel_Sandy_Bridge_PMU::_events[PMU_Common::EVENTS] = {
                        /* CLOCK              */ UNHALTED_CORE_CYCLES,
                        /* DVS_CLOCK          */ UNHALTED_REFERENCE_CYCLES,
                        /* INSTRUCTIONS       */ INSTRUCTIONS_RETIRED,
                        /* BRANCHES           */ BRANCH_INSTRUCTIONS_RETIRED,
                        /* BRANCH_MISSES      */ BRANCH_MISSES_RETIRED,
                        /* L1_HIT             */ 0,
                        /* L2_HIT             */ 0,
                        /* L3_HIT             */ LLC_REFERENCES,
                        /* L1_MISS            */ 0,
                        /* L2_MISS            */ 0,
                        /* L3_MISS            */ LLC_MISSES,
                        /*LD_BLOCKS_DATA_UNKNOWN_C*/ Intel_Sandy_Bridge_PMU::LD_BLOCKS_DATA_UNKNOWN,
						/*LD_BLOCKS_STORE_FORWARD_C*/ Intel_Sandy_Bridge_PMU::LD_BLOCKS_STORE_FORWARD,
						/*LD_BLOCKS_NO_SR_C*/ Intel_Sandy_Bridge_PMU::LD_BLOCKS_NO_SR,
						/*LD_BLOCKS_ALL_BLOCK_C*/ Intel_Sandy_Bridge_PMU::LD_BLOCKS_ALL_BLOCK,
						/*MISALIGN_MEM_REF_LOADS_C*/ Intel_Sandy_Bridge_PMU::MISALIGN_MEM_REF_LOADS,
						/*MISALIGN_MEM_REF_STORES_C*/ Intel_Sandy_Bridge_PMU::MISALIGN_MEM_REF_STORES,
						/*LD_BLOCKS_PARTIAL_ADDRESS_ALIAS_C*/ Intel_Sandy_Bridge_PMU::LD_BLOCKS_PARTIAL_ADDRESS_ALIAS,
						/*LD_BLOCKS_PARTIAL_ALL_STA_BLCOK_C*/ Intel_Sandy_Bridge_PMU::LD_BLOCKS_PARTIAL_ALL_STA_BLCOK,
						/*DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK_C*/ Intel_Sandy_Bridge_PMU::DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK,
						/*DTLB_LOAD_MISSES_MISS_WALK_COMPLETED_C*/ Intel_Sandy_Bridge_PMU::DTLB_LOAD_MISSES_MISS_WALK_COMPLETED,
						/*DTLB_LOAD_MISSES_MISS_WALK_DURATION_C*/ Intel_Sandy_Bridge_PMU::DTLB_LOAD_MISSES_MISS_WALK_DURATION,
						/*DTLB_LOAD_MISSES_MISS_STLB_HIT_C*/ Intel_Sandy_Bridge_PMU::DTLB_LOAD_MISSES_MISS_STLB_HIT,
						/*INT_MISC_RECOVERY_CYCLES_C*/ Intel_Sandy_Bridge_PMU::INT_MISC_RECOVERY_CYCLES,
						/*INT_MISC_RAT_STALL_CYCLES_C*/ Intel_Sandy_Bridge_PMU::INT_MISC_RAT_STALL_CYCLES,
						/*UOPS_ISSUED_ANY_C*/ Intel_Sandy_Bridge_PMU::UOPS_ISSUED_ANY,
						/*FP_COMP_OPS_EXE_X87_C*/ Intel_Sandy_Bridge_PMU::FP_COMP_OPS_EXE_X87,
						/*FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE_C*/ Intel_Sandy_Bridge_PMU::FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE,
						/*FP_COMP_OPS_EXE_SSE_FP_SCALAR_SINGLE_C*/ Intel_Sandy_Bridge_PMU::FP_COMP_OPS_EXE_SSE_FP_SCALAR_SINGLE,
						/*FP_COMP_OPS_EXE_SSE_PACKED_SINGLE_C*/ Intel_Sandy_Bridge_PMU::FP_COMP_OPS_EXE_SSE_PACKED_SINGLE,
						/*FP_COMP_OPS_EXE_SSE_SCALAR_DOUBLE_C*/ Intel_Sandy_Bridge_PMU::FP_COMP_OPS_EXE_SSE_SCALAR_DOUBLE,
						/*SIMD_FP_256_PACKED_SINGLE_C*/ Intel_Sandy_Bridge_PMU::SIMD_FP_256_PACKED_SINGLE,
						/*SIMD_FP_256_PACKED_DOUBLE_C*/ Intel_Sandy_Bridge_PMU::SIMD_FP_256_PACKED_DOUBLE,
						/*ARITH_FPU_DIV_ACTIVE_C*/ Intel_Sandy_Bridge_PMU::ARITH_FPU_DIV_ACTIVE,
						/*INSTS_WRITTEN_TO_IQ_INSTS_C*/ Intel_Sandy_Bridge_PMU::INSTS_WRITTEN_TO_IQ_INSTS,
						/*L2_RQSTS_DEMAND_DATA_RD_HIT_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_DEMAND_DATA_RD_HIT,
						/*L2_RQSTS_ALL_DEMAND_DATA_RD_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_ALL_DEMAND_DATA_RD,
						/*L2_RQSTS_RFO_HITS_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_RFO_HITS,
						/*L2_RQSTS_RFO_MISS_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_RFO_MISS,
						/*L2_RQSTS_ALL_RFO_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_ALL_RFO,
						/*L2_RQSTS_CODE_RD_HIT_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_CODE_RD_HIT,
						/*L2_RQSTS_CODE_RD_MISS_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_CODE_RD_MISS,
						/*L2_RQSTS_ALL_CODE_RD_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_ALL_CODE_RD,
						/*L2_RQSTS_PF_HIT_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_PF_HIT,
						/*L2_RQSTS_PF_MISS_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_PF_MISS,
						/*L2_RQSTS_ALL_PF_C*/ Intel_Sandy_Bridge_PMU::L2_RQSTS_ALL_PF,
						/*L2_STORE_LOCK_RQSTS_MISS_C*/ Intel_Sandy_Bridge_PMU::L2_STORE_LOCK_RQSTS_MISS,
						/*L2_STORE_LOCK_RQSTS_HIT_E_C*/ Intel_Sandy_Bridge_PMU::L2_STORE_LOCK_RQSTS_HIT_E,
						/*L2_STORE_LOCK_RQSTS_HIT_M_C*/ Intel_Sandy_Bridge_PMU::L2_STORE_LOCK_RQSTS_HIT_M,
						/*L2_STORE_LOCK_RQSTS_ALL_C*/ Intel_Sandy_Bridge_PMU::L2_STORE_LOCK_RQSTS_ALL,
						/*L2_L1D_WB_RQSTS_HIT_E_C*/ Intel_Sandy_Bridge_PMU::L2_L1D_WB_RQSTS_HIT_E,
						/*L2_L1D_WB_RQSTS_HIT_M_C*/ Intel_Sandy_Bridge_PMU::L2_L1D_WB_RQSTS_HIT_M,
						/*LONGEST_LAT_CACHE_REFERENCE_C*/ Intel_Sandy_Bridge_PMU::LONGEST_LAT_CACHE_REFERENCE,
						/*LONGEST_LAT_CACHE_MISS_C*/ Intel_Sandy_Bridge_PMU::LONGEST_LAT_CACHE_MISS,
						/*CPU_CLK_UNHALTED_THREAD_P_C*/ Intel_Sandy_Bridge_PMU::CPU_CLK_UNHALTED_THREAD_P,
						/*CPU_CLK_THREAD_UNHALTED_REF_XCLK_C*/ Intel_Sandy_Bridge_PMU::CPU_CLK_THREAD_UNHALTED_REF_XCLK,
						/*L1D_PEND_MISS_PENDING_C*/ Intel_Sandy_Bridge_PMU::L1D_PEND_MISS_PENDING,
						/*DTLB_STORE_MISSES_MISS_CAUSES_A_WALK_C*/ Intel_Sandy_Bridge_PMU::DTLB_STORE_MISSES_MISS_CAUSES_A_WALK,
						/*DTLB_STORE_MISSES_WALK_COMPLETED_C*/ Intel_Sandy_Bridge_PMU::DTLB_STORE_MISSES_WALK_COMPLETED,
						/*DTLB_STORE_MISSES_WALK_DURATION_C*/ Intel_Sandy_Bridge_PMU::DTLB_STORE_MISSES_WALK_DURATION,
						/*DTLB_STORE_MISSES_TLB_HIT_C*/ Intel_Sandy_Bridge_PMU::DTLB_STORE_MISSES_TLB_HIT,
						/*LOAD_HIT_PRE_SW_PF_C*/ Intel_Sandy_Bridge_PMU::LOAD_HIT_PRE_SW_PF,
						/*LOAD_HIT_PREHW_PF_C*/ Intel_Sandy_Bridge_PMU::LOAD_HIT_PREHW_PF,
						/*HW_PRE_REQ_DL1_MISS_C*/ Intel_Sandy_Bridge_PMU::HW_PRE_REQ_DL1_MISS,
						/*L1D_REPLACEMENT_C*/ Intel_Sandy_Bridge_PMU::L1D_REPLACEMENT,
						/*L1D_ALLOCATED_IN_M_C*/ Intel_Sandy_Bridge_PMU::L1D_ALLOCATED_IN_M,
						/*L1D_EVICTION_C*/ Intel_Sandy_Bridge_PMU::L1D_EVICTION,
						/*L1D_ALL_M_REPLACEMENT_C*/ Intel_Sandy_Bridge_PMU::L1D_ALL_M_REPLACEMENT,
						/*PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP_C*/ Intel_Sandy_Bridge_PMU::PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP,
						/*PARTIAL_RAT_STALLS_SLOW_LEA_WINDOW_C*/ Intel_Sandy_Bridge_PMU::PARTIAL_RAT_STALLS_SLOW_LEA_WINDOW,
						/*PARTIAL_RAT_STALLS_MUL_SINGLE_UOP_C*/ Intel_Sandy_Bridge_PMU::PARTIAL_RAT_STALLS_MUL_SINGLE_UOP,
						/*RESOURCE_STALLS2_ALL_FL_EMPTY_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS2_ALL_FL_EMPTY,
						/*RESOURCE_STALLS2_ALL_PRF_CONTROL_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS2_ALL_PRF_CONTROL,
						/*RESOURCE_STALLS2_BOB_FULL_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS2_BOB_FULL,
						/*RESOURCE_STALLS2_OOO_RSRC_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS2_OOO_RSRC,
						/*CPL_CYCLES_RING0_C*/ Intel_Sandy_Bridge_PMU::CPL_CYCLES_RING0,
						/*CPL_CYCLES_RING123_C*/ Intel_Sandy_Bridge_PMU::CPL_CYCLES_RING123,
						/*RS_EVENTS_EMPTY_CYCLES_C*/ Intel_Sandy_Bridge_PMU::RS_EVENTS_EMPTY_CYCLES,
						/*OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD_C*/ Intel_Sandy_Bridge_PMU::OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD,
						/*OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO_C*/ Intel_Sandy_Bridge_PMU::OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO,
						/*OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD_C*/ Intel_Sandy_Bridge_PMU::OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD,
						/*LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION_C*/ Intel_Sandy_Bridge_PMU::LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION,
						/*LOCK_CYCLES_CACHE_LOCK_DURATION_C*/ Intel_Sandy_Bridge_PMU::LOCK_CYCLES_CACHE_LOCK_DURATION,
						/*IDQ_EMPTY_C*/ Intel_Sandy_Bridge_PMU::IDQ_EMPTY,
						/*IDQ_MITE_UOPS_C*/ Intel_Sandy_Bridge_PMU::IDQ_MITE_UOPS,
						/*IDQ_DSB_UOPS_C*/ Intel_Sandy_Bridge_PMU::IDQ_DSB_UOPS,
						/*IDQ_MS_DSB_UOPS_C*/ Intel_Sandy_Bridge_PMU::IDQ_MS_DSB_UOPS,
						/*IDQ_MS_MITE_UOPS_C*/ Intel_Sandy_Bridge_PMU::IDQ_MS_MITE_UOPS,
						/*IDQ_MS_UOPS_C*/ Intel_Sandy_Bridge_PMU::IDQ_MS_UOPS,
						/*ICACHE_MISSES_C*/ Intel_Sandy_Bridge_PMU::ICACHE_MISSES,
						/*ITLB_MISSES_MISS_CAUSES_A_WALK_C*/ Intel_Sandy_Bridge_PMU::ITLB_MISSES_MISS_CAUSES_A_WALK,
						/*ITLB_MISSES_WALK_COMPLETED_C*/ Intel_Sandy_Bridge_PMU::ITLB_MISSES_WALK_COMPLETED,
						/*ITLB_MISSES_WALK_DURATION_C*/ Intel_Sandy_Bridge_PMU::ITLB_MISSES_WALK_DURATION,
						/*ITLB_MISSES_STLB_HIT_C*/ Intel_Sandy_Bridge_PMU::ITLB_MISSES_STLB_HIT,
						/*ILD_STALL_LCP_C*/ Intel_Sandy_Bridge_PMU::ILD_STALL_LCP,
						/*ILD_STALL_IQ_FULL_C*/ Intel_Sandy_Bridge_PMU::ILD_STALL_IQ_FULL,
						/*BR_INST_EXEC_COND_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_COND,
						/*BR_INST_EXEC_DIRECT_JMP_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_DIRECT_JMP,
						/*BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET,
						/*BR_INST_EXEC_RETURN_NEAR_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_RETURN_NEAR,
						/*BR_INST_EXEC_DIRECT_NEAR_CALL_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_DIRECT_NEAR_CALL,
						/*BR_INST_EXEC_INDIRECT_NEAR_CALL_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_INDIRECT_NEAR_CALL,
						/*BR_INST_EXEC_NON_TAKEN_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_NON_TAKEN,
						/*BR_INST_EXEC_TAKEN_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_TAKEN,
						/*BR_INST_EXEC_ALL_BRANCHES_C*/ Intel_Sandy_Bridge_PMU::BR_INST_EXEC_ALL_BRANCHES,
						/*BR_MISP_EXEC_COND_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_EXEC_COND,
						/*BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET,
						/*BR_MISP_EXEC_RETURN_NEAR_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_EXEC_RETURN_NEAR,
						/*BR_MISP_EXEC_DIRECT_NEAR_CALL_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_EXEC_DIRECT_NEAR_CALL,
						/*BR_MISP_EXEC_INDIRECT_NEAR_CALL_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_EXEC_INDIRECT_NEAR_CALL,
						/*BR_MISP_EXEC_NON_TAKEN_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_EXEC_NON_TAKEN,
						/*BR_MISP_EXEC_TAKEN_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_EXEC_TAKEN,
						/*BR_MISP_EXEC_ALL_BRANCHES_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_EXEC_ALL_BRANCHES,
						/*IDQ_UOPS_NOT_DELIVERED_CORE_C*/ Intel_Sandy_Bridge_PMU::IDQ_UOPS_NOT_DELIVERED_CORE,
						/*UOPS_DISPATCHED_PORT_PORT_0_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_0,
						/*UOPS_DISPATCHED_PORT_PORT_1_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_1,
						/*UOPS_DISPATCHED_PORT_PORT_2_LD_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_2_LD,
						/*UOPS_DISPATCHED_PORT_PORT_2_STA_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_2_STA,
						/*UOPS_DISPATCHED_PORT_PORT_2_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_2,
						/*UOPS_DISPATCHED_PORT_PORT_3_LD_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_3_LD,
						/*UOPS_DISPATCHED_PORT_PORT_3_STA_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_3_STA,
						/*UOPS_DISPATCHED_PORT_PORT_3_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_3,
						/*UOPS_DISPATCHED_PORT_PORT_4_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_4,
						/*UOPS_DISPATCHED_PORT_PORT_5_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_PORT_PORT_5,
						/*RESOURCE_STALLS_ANY_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS_ANY,
						/*RESOURCE_STALLS_LB_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS_LB,
						/*RESOURCE_STALLS_RS_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS_RS,
						/*RESOURCE_STALLS_SB_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS_SB,
						/*RESOURCE_STALLS_ROB_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS_ROB,
						/*RESOURCE_STALLS_FCSW_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS_FCSW,
						/*RESOURCE_STALLS_MXCSR_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS_MXCSR,
						/*RESOURCE_STALLS_OTHER_C*/ Intel_Sandy_Bridge_PMU::RESOURCE_STALLS_OTHER,
						/*DSB2MITE_SWITCHES_COUNT_C*/ Intel_Sandy_Bridge_PMU::DSB2MITE_SWITCHES_COUNT,
						/*DSB2MITE_SWITCHES_PENALTY_CYCLES_C*/ Intel_Sandy_Bridge_PMU::DSB2MITE_SWITCHES_PENALTY_CYCLES,
						/*DSB_FILL_OTHER_CANCEL_C*/ Intel_Sandy_Bridge_PMU::DSB_FILL_OTHER_CANCEL,
						/*DSB_FILL_EXCEED_DSB_LINES_C*/ Intel_Sandy_Bridge_PMU::DSB_FILL_EXCEED_DSB_LINES,
						/*DSB_FILL_ALL_CANCEL_C*/ Intel_Sandy_Bridge_PMU::DSB_FILL_ALL_CANCEL,
						/*ITLB_ITLB_FLUSH_C*/ Intel_Sandy_Bridge_PMU::ITLB_ITLB_FLUSH,
						/*OFFCORE_REQUESTS_DEMAND_DATA_RD_C*/ Intel_Sandy_Bridge_PMU::OFFCORE_REQUESTS_DEMAND_DATA_RD,
						/*OFFCORE_REQUESTS_DEMAND_RFO_C*/ Intel_Sandy_Bridge_PMU::OFFCORE_REQUESTS_DEMAND_RFO,
						/*OFFCORE_REQUESTS_ALL_DATA_RD_C*/ Intel_Sandy_Bridge_PMU::OFFCORE_REQUESTS_ALL_DATA_RD,
						/*UOPS_DISPATCHED_THREAD_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_THREAD,
						/*UOPS_DISPATCHED_CORE_C*/ Intel_Sandy_Bridge_PMU::UOPS_DISPATCHED_CORE,
						/*OFFCORE_REQUESTS_BUFFER_SQ_FULL_C*/ Intel_Sandy_Bridge_PMU::OFFCORE_REQUESTS_BUFFER_SQ_FULL,
						/*AGU_BYPASS_CANCEL_COUNT_C*/ Intel_Sandy_Bridge_PMU::AGU_BYPASS_CANCEL_COUNT,
						/*OFF_CORE_RESPONSE_0_C*/ Intel_Sandy_Bridge_PMU::OFF_CORE_RESPONSE_0,
						/*OFF_CORE_RESPONSE_1_C*/ Intel_Sandy_Bridge_PMU::OFF_CORE_RESPONSE_1,
						/*TLB_FLUSH_DTLB_THREAD_C*/ Intel_Sandy_Bridge_PMU::TLB_FLUSH_DTLB_THREAD,
						/*TLB_FLUSH_STLB_ANY_C*/ Intel_Sandy_Bridge_PMU::TLB_FLUSH_STLB_ANY,
						/*L1D_BLOCKS_BANK_CONFLICT_CYCLES_C*/ Intel_Sandy_Bridge_PMU::L1D_BLOCKS_BANK_CONFLICT_CYCLES,
						/*INST_RETIRED_ANY_P_C*/ Intel_Sandy_Bridge_PMU::INST_RETIRED_ANY_P,
						/*INST_RETIRED_PREC_DIST_C*/ Intel_Sandy_Bridge_PMU::INST_RETIRED_PREC_DIST,
						/*OTHER_ASSISTS_ITLB_MISS_RETIRED_C*/ Intel_Sandy_Bridge_PMU::OTHER_ASSISTS_ITLB_MISS_RETIRED,
						/*OTHER_ASSISTS_AVX_STORE_C*/ Intel_Sandy_Bridge_PMU::OTHER_ASSISTS_AVX_STORE,
						/*OTHER_ASSISTS_AVX_TO_SSE_C*/ Intel_Sandy_Bridge_PMU::OTHER_ASSISTS_AVX_TO_SSE,
						/*OTHER_ASSISTS_SSE_TO_AVX_C*/ Intel_Sandy_Bridge_PMU::OTHER_ASSISTS_SSE_TO_AVX,
						/*UOPS_RETIRED_ALL_C*/ Intel_Sandy_Bridge_PMU::UOPS_RETIRED_ALL,
						/*UOPS_RETIRED_RETIRE_SLOTS_C*/ Intel_Sandy_Bridge_PMU::UOPS_RETIRED_RETIRE_SLOTS,
						/*MACHINE_CLEARS_MEMORY_ORDERING_C*/ Intel_Sandy_Bridge_PMU::MACHINE_CLEARS_MEMORY_ORDERING,
						/*MACHINE_CLEARS_SMC_C*/ Intel_Sandy_Bridge_PMU::MACHINE_CLEARS_SMC,
						/*MACHINE_CLEARS_MASKMOV_C*/ Intel_Sandy_Bridge_PMU::MACHINE_CLEARS_MASKMOV,
						/*BR_INST_RETIRED_ALL_BRANCHES_ARCH_C*/ Intel_Sandy_Bridge_PMU::BR_INST_RETIRED_ALL_BRANCHES_ARCH,
						/*BR_INST_RETIRED_CONDITIONAL_C*/ Intel_Sandy_Bridge_PMU::BR_INST_RETIRED_CONDITIONAL,
						/*BR_INST_RETIRED_NEAR_CALL_C*/ Intel_Sandy_Bridge_PMU::BR_INST_RETIRED_NEAR_CALL,
						/*BR_INST_RETIRED_ALL_BRANCHES_C*/ Intel_Sandy_Bridge_PMU::BR_INST_RETIRED_ALL_BRANCHES,
						/*BR_INST_RETIRED_NEAR_RETURN_C*/ Intel_Sandy_Bridge_PMU::BR_INST_RETIRED_NEAR_RETURN,
						/*BR_INST_RETIRED_NOT_TAKEN_C*/ Intel_Sandy_Bridge_PMU::BR_INST_RETIRED_NOT_TAKEN,
						/*BR_INST_RETIRED_NEAR_TAKEN_C*/ Intel_Sandy_Bridge_PMU::BR_INST_RETIRED_NEAR_TAKEN,
						/*BR_INST_RETIRED_FAR_BRANCH_C*/ Intel_Sandy_Bridge_PMU::BR_INST_RETIRED_FAR_BRANCH,
						/*BR_MISP_RETIRED_ALL_BRANCHES_ARCH_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_RETIRED_ALL_BRANCHES_ARCH,
						/*BR_MISP_RETIRED_CONDITIONAL_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_RETIRED_CONDITIONAL,
						/*BR_MISP_RETIRED_NEAR_CALL_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_RETIRED_NEAR_CALL,
						/*BR_MISP_RETIRED_ALL_BRANCHES_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_RETIRED_ALL_BRANCHES,
						/*BR_MISP_RETIRED_NOT_TAKEN_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_RETIRED_NOT_TAKEN,
						/*BR_MISP_RETIRED_TAKEN_C*/ Intel_Sandy_Bridge_PMU::BR_MISP_RETIRED_TAKEN,
						/*FP_ASSIST_X87_OUTPUT_C*/ Intel_Sandy_Bridge_PMU::FP_ASSIST_X87_OUTPUT,
						/*FP_ASSIST_X87_INPUT_C*/ Intel_Sandy_Bridge_PMU::FP_ASSIST_X87_INPUT,
						/*FP_ASSIST_SIMD_OUTPUT_C*/ Intel_Sandy_Bridge_PMU::FP_ASSIST_SIMD_OUTPUT,
						/*FP_ASSIST_SIMD_INPUT_C*/ Intel_Sandy_Bridge_PMU::FP_ASSIST_SIMD_INPUT,
						/*FP_ASSIST_ANY_C*/ Intel_Sandy_Bridge_PMU::FP_ASSIST_ANY,
						/*ROB_MISC_EVENTS_LBR_INSERTS_C*/ Intel_Sandy_Bridge_PMU::ROB_MISC_EVENTS_LBR_INSERTS,
						/*MEM_TRANS_RETIRED_LOAD_LATENCY_C*/ Intel_Sandy_Bridge_PMU::MEM_TRANS_RETIRED_LOAD_LATENCY,
						/*MEM_TRANS_RETIRED_PRECISE_STORE_C*/ Intel_Sandy_Bridge_PMU::MEM_TRANS_RETIRED_PRECISE_STORE,
						/*MEM_UOP_RETIRED_LOADS_C*/ Intel_Sandy_Bridge_PMU::MEM_UOP_RETIRED_LOADS,
						/*MEM_UOP_RETIRED_STORES_C*/ Intel_Sandy_Bridge_PMU::MEM_UOP_RETIRED_STORES,
						/*MEM_UOP_RETIRED_STLB_MISS_C*/ Intel_Sandy_Bridge_PMU::MEM_UOP_RETIRED_STLB_MISS,
						/*MEM_UOP_RETIRED_LOCK_C*/ Intel_Sandy_Bridge_PMU::MEM_UOP_RETIRED_LOCK,
						/*MEM_UOP_RETIRED_SPLIT_C*/ Intel_Sandy_Bridge_PMU::MEM_UOP_RETIRED_SPLIT,
						/*MEM_UOP_RETIRED_ALL_C*/ Intel_Sandy_Bridge_PMU::MEM_UOP_RETIRED_ALL,
						/*MEM_UOPS_RETIRED_ALL_LOADS_C*/ Intel_Sandy_Bridge_PMU::MEM_UOPS_RETIRED_ALL_LOADS,
						/*MEM_LOAD_UOPS_RETIRED_L1_HIT_C*/ Intel_Sandy_Bridge_PMU::MEM_LOAD_UOPS_RETIRED_L1_HIT,
						/*MEM_LOAD_UOPS_RETIRED_L2_HIT_C*/ Intel_Sandy_Bridge_PMU::MEM_LOAD_UOPS_RETIRED_L2_HIT,
						/*MEM_LOAD_UOPS_RETIRED_L3_HIT_C*/ Intel_Sandy_Bridge_PMU::MEM_LOAD_UOPS_RETIRED_L3_HIT,
						/*MEM_LOAD_UOPS_RETIRED_HIT_LFB_C*/ Intel_Sandy_Bridge_PMU::MEM_LOAD_UOPS_RETIRED_HIT_LFB,
						/*XSNP_MISS_C*/ Intel_Sandy_Bridge_PMU::XSNP_MISS,
						/*XSNP_HIT_C*/ Intel_Sandy_Bridge_PMU::XSNP_HIT,
						/*XSNP_HITM_C*/ Intel_Sandy_Bridge_PMU::XSNP_HITM,
						/*XSNP_NONE_C*/ Intel_Sandy_Bridge_PMU::XSNP_NONE,
						/*MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS_C*/ Intel_Sandy_Bridge_PMU::MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS,
						/*L2_TRANS_DEMAND_DATA_RD_C*/ Intel_Sandy_Bridge_PMU::L2_TRANS_DEMAND_DATA_RD,
						/*L2_TRANS_RFO_C*/ Intel_Sandy_Bridge_PMU::L2_TRANS_RFO,
						/*L2_TRANS_CODE_RD_C*/ Intel_Sandy_Bridge_PMU::L2_TRANS_CODE_RD,
						/*L2_TRANS_ALL_PF_C*/ Intel_Sandy_Bridge_PMU::L2_TRANS_ALL_PF,
						/*L2_TRANS_L1D_WB_C*/ Intel_Sandy_Bridge_PMU::L2_TRANS_L1D_WB,
						/*L2_TRANS_L2_FILL_C*/ Intel_Sandy_Bridge_PMU::L2_TRANS_L2_FILL,
						/*L2_TRANS_L2_WB_C*/ Intel_Sandy_Bridge_PMU::L2_TRANS_L2_WB,
						/*L2_TRANS_ALL_REQ_UESTS_C*/ Intel_Sandy_Bridge_PMU::L2_TRANS_ALL_REQ_UESTS,
						/*L2_LINES_IN_I_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_IN_I,
						/*L2_LINES_IN_S_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_IN_S,
						/*L2_LINES_IN_E_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_IN_E,
						/*L2_LINES_IN_ALL_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_IN_ALL,
						/*L2_LINES_OUT_DEMAND_CLEAN_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_OUT_DEMAND_CLEAN,
						/*L2_LINES_OUT_DEMAND_DIRTY_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_OUT_DEMAND_DIRTY,
						/*L2_LINES_OUT_DEMAND_PF_CLEAN_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_OUT_DEMAND_PF_CLEAN,
						/*L2_LINES_OUT_DEMAND_PF_DIRTY_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_OUT_DEMAND_PF_DIRTY,
						/*L2_LINES_OUT_DEMAND_DIRTY_ALL_C*/ Intel_Sandy_Bridge_PMU::L2_LINES_OUT_DEMAND_DIRTY_ALL,
						/*SQ_MISC_SPLIT_LOCK_C*/ Intel_Sandy_Bridge_PMU::SQ_MISC_SPLIT_LOCK
};


Handler * Intel_PMU_V2::_handlers[];

// Class methods
void PMU::int_handler(const Interrupt_Id & i)
{
//
//        //db< Init, Intel_PMU_V1 >(WRN) << "Intel_PMU_V1::PMU_int_handler()\n";
//
//        Reg64 perf_ovf_msr;// pebs_enable_msr, pmcs_enable_msr;
//
//        // Get overflow status register value
//        perf_ovf_msr = global_overflow_status();
//        // kout << read(FIXED) << "    canal:FIXED   cpu:" << "  overflow:" << overflow() << "   thread:" << endl;
//
//        // PMC Handlers
//        if (overflow())
//        {
//           // kout << "OVERFLOW" << endl;
//
//            for (Channel i=0; i<CHANNELS;i++)
//            {
//                if (perf_ovf_msr&(1ULL << i))
//                {
//                    stop(i+FIXED);
//                    clear_overflow(i+FIXED);
//                    start(i+FIXED);
//                }
//            }
//
//            db<Init, Intel_PMU_V1>(INF) << "Intel_PMU_V1::PMC_overflow(" << APIC::id() << ");" << endl;
//        }
//
//        // Overflow Changed flag
//        clear_cond_changed();
//
//        // Clearing the mask bit in the performance counter LVT entry.
//        APIC::enable_perf();
//        // kout << read(FIXED) << "    canal:FIXED   cpu:"  << "  overflow:" << overflow() << "   thread:" << endl;
//
//        for (Reg32 i = 0; i < CHANNELS; i++)
//        {
//            // For each PMC: verify if it's handler is set and an overflow occurred
//            if ((_pmc_handler[i] != 0) && ((perf_ovf_msr&(1ULL << i)) != 0))
//            {
//                // Then, call this handler
//                _pmc_handler[i]();
//            }
//        }
//        // kout << read(FIXED) << "    canal:FIXED   cpu:" << "  overflow:" << overflow() << "   thread:" << endl;

}

__END_SYS
