

================================================================
== Vitis HLS Report for 'node4'
================================================================
* Date:           Tue Oct  1 18:26:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4194316|  4194316|  13.967 ms|  13.967 ms|  4194316|  4194316|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop11_loop12_loop13  |  4194314|  4194314|        15|          4|          1|  1048576|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      395|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      239|    -|
|Register             |        -|     -|      648|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|     3|     1034|     1210|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U20   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v57_U  |node5_v73_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |v58_U  |node5_v73_RAM_AUTO_1R1W  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                         |       32|  0|   0|    0| 16384|   64|     2|       524288|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln148_1_fu_209_p2              |         +|   0|  0|  28|          21|           1|
    |add_ln148_fu_306_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln149_1_fu_279_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln149_fu_259_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln150_fu_371_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln155_fu_421_p2                |         +|   0|  0|  20|          13|          13|
    |add_ln158_fu_354_p2                |         +|   0|  0|  21|          14|          14|
    |empty_10_fu_407_p2                 |         +|   0|  0|  20|          13|          13|
    |and_ln148_fu_253_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_264                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_268                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_560                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_573                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_577                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op93_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp9_fu_341_p2                     |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln148_fu_203_p2               |      icmp|   0|  0|  29|          21|          22|
    |icmp_ln149_fu_221_p2               |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln150_1_fu_377_p2             |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln150_fu_247_p2               |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln159_fu_437_p2               |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln166_fu_365_p2               |      icmp|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_235_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln149_1_fu_323_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln149_fu_265_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_164_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln148_1_fu_312_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln148_fu_227_p3             |    select|   0|  0|   8|           1|           1|
    |select_ln149_1_fu_271_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln149_2_fu_285_p3           |    select|   0|  0|  16|           1|           1|
    |select_ln149_fu_327_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln148_fu_241_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 395|         198|         141|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   21|         42|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v59_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v60_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v61_load               |   9|          2|    8|         16|
    |empty_fu_92                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_88                  |   9|          2|   21|         42|
    |indvar_flatten_fu_80                    |   9|          2|   16|         32|
    |v127_blk_n                              |   9|          2|    1|          2|
    |v128_blk_n                              |   9|          2|    1|          2|
    |v57_address0                            |  14|          3|   13|         39|
    |v58_address0                            |  14|          3|   13|         39|
    |v59_fu_84                               |   9|          2|    7|         14|
    |v60_fu_76                               |   9|          2|    8|         16|
    |v61_fu_72                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 239|         52|  219|        499|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln148_reg_527                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp9_reg_555                      |   1|   0|    1|          0|
    |empty_fu_92                       |  32|   0|   32|          0|
    |icmp_ln148_reg_512                |   1|   0|    1|          0|
    |icmp_ln149_reg_521                |   1|   0|    1|          0|
    |icmp_ln150_1_reg_568              |   1|   0|    1|          0|
    |icmp_ln159_reg_587                |   1|   0|    1|          0|
    |icmp_ln159_reg_587_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln166_reg_564                |   1|   0|    1|          0|
    |indvar_flatten14_fu_88            |  21|   0|   21|          0|
    |indvar_flatten_fu_80              |  16|   0|   16|          0|
    |or_ln149_reg_532                  |   1|   0|    1|          0|
    |select_ln149_1_reg_536            |   8|   0|    8|          0|
    |select_ln149_reg_549              |   8|   0|    8|          0|
    |trunc_ln149_reg_544               |   6|   0|    6|          0|
    |v119_load_reg_582                 |  32|   0|   32|          0|
    |v57_addr_reg_572                  |  13|   0|   13|          0|
    |v57_load_reg_597                  |  32|   0|   32|          0|
    |v58_addr_reg_577                  |  13|   0|   13|          0|
    |v59_fu_84                         |   7|   0|    7|          0|
    |v60_fu_76                         |   8|   0|    8|          0|
    |v61_fu_72                         |   8|   0|    8|          0|
    |v61_load_reg_516                  |   8|   0|    8|          0|
    |v63_reg_612                       |  32|   0|   32|          0|
    |v66_reg_602                       |  32|   0|   32|          0|
    |v67_reg_617                       |  32|   0|   32|          0|
    |icmp_ln148_reg_512                |  64|  32|    1|          0|
    |icmp_ln150_1_reg_568              |  64|  32|    1|          0|
    |icmp_ln166_reg_564                |  64|  32|    1|          0|
    |or_ln149_reg_532                  |  64|  32|    1|          0|
    |v57_addr_reg_572                  |  64|  32|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 648| 160|  345|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node4|  return value|
|v128_dout            |   in|   32|     ap_fifo|          v128|       pointer|
|v128_num_data_valid  |   in|   14|     ap_fifo|          v128|       pointer|
|v128_fifo_cap        |   in|   14|     ap_fifo|          v128|       pointer|
|v128_empty_n         |   in|    1|     ap_fifo|          v128|       pointer|
|v128_read            |  out|    1|     ap_fifo|          v128|       pointer|
|v119_address0        |  out|   14|   ap_memory|          v119|         array|
|v119_ce0             |  out|    1|   ap_memory|          v119|         array|
|v119_q0              |   in|   32|   ap_memory|          v119|         array|
|v127_din             |  out|   32|     ap_fifo|          v127|       pointer|
|v127_num_data_valid  |   in|   14|     ap_fifo|          v127|       pointer|
|v127_fifo_cap        |   in|   14|     ap_fifo|          v127|       pointer|
|v127_full_n          |   in|    1|     ap_fifo|          v127|       pointer|
|v127_write           |  out|    1|     ap_fifo|          v127|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

