{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "10",
                "@timestamp": "2021-03-10T07:12:46.000046-05:00",
                "@year": "2021",
                "@month": "03"
            },
            "ait:date-sort": {
                "@day": "04",
                "@year": "2020",
                "@month": "11"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding-addon-generated-timestamp": "2021-05-07T13:03:04.424118Z",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": [
                    {
                        "affiliation": {
                            "country": "Thailand",
                            "@afid": "60023402",
                            "@country": "tha",
                            "city": "Bang Na",
                            "organization": [
                                {"$": "Assumption University of Thailand"},
                                {"$": "Vincent Marry School of Engineering"},
                                {"$": "Computer Engineering Department"}
                            ],
                            "affiliation-id": {
                                "@afid": "60023402",
                                "@dptid": "112785940"
                            },
                            "ce:source-text": "Assumption University of Thailand,Vincent Marry School of Engineering,Computer Engineering Department,Bang Na,Thailand",
                            "@dptid": "112785940"
                        },
                        "author": [{
                            "ce:given-name": "Ehsan",
                            "preferred-name": {
                                "ce:given-name": "Ehsan",
                                "ce:initials": "E.",
                                "ce:surname": "Ali",
                                "ce:indexed-name": "Ali E."
                            },
                            "@seq": "1",
                            "ce:initials": "E.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Ali",
                            "@auid": "57188973802",
                            "ce:indexed-name": "Ali E."
                        }]
                    },
                    {
                        "affiliation": {
                            "country": "Thailand",
                            "@afid": "60028190",
                            "@country": "tha",
                            "city": "Bangkok",
                            "organization": [
                                {"$": "Chulalongkorn University of Thailand"},
                                {"$": "Engineering Faculty"},
                                {"$": "Electrical Engineering Department"}
                            ],
                            "affiliation-id": {
                                "@afid": "60028190",
                                "@dptid": "113845132"
                            },
                            "ce:source-text": "Chulalongkorn University of Thailand,Engineering Faculty,Electrical Engineering Department,Bangkok,Thailand",
                            "@dptid": "113845132"
                        },
                        "author": [{
                            "ce:given-name": "Wanchalerm",
                            "preferred-name": {
                                "ce:given-name": "Wanchalerm",
                                "ce:initials": "W.",
                                "ce:surname": "Pora",
                                "ce:indexed-name": "Pora W."
                            },
                            "@seq": "2",
                            "ce:initials": "W.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Pora",
                            "@auid": "15220962000",
                            "ce:indexed-name": "Pora W."
                        }]
                    }
                ],
                "citation-title": "VHDL Implementation of ARM Cortex-M0 Laboratory for Graduate Engineering Students",
                "abstracts": "Â© 2020 IEEE.Currently most of undergraduate and graduate level laboratory courses on microprocessor design belong to old curriculum and use extremely aged non-pipelined architectures which has no real connection to modern contemporary processors. Laboratory boards based on classic processors such as Intel 8051, 8085/86, Motorola 68000 are kept being used due to ease of teaching and simplicity of the architectures. In this paper a VHDL implementation of ARM Cortex-M0 which is a common pipelined processor used widely in modern embedded systems (such as STM32F microcontroller which uses ARM processor cores) is proposed. The implementation process divided into several steps which then can be used as a series of laboratory modules for teaching advanced microprocessor laboratory courses in universities. The core employs a 3-stage pipeline and implements all 16-bit Thumb and six 32-bit instructions all belonging to ARMv6-M architecture. Low cost FPGA development boards can be used to implement the design and conduct the proposed lab sessions.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "ARM Cortex-M0",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Field Programmable Gate Array",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Laboratory Design",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "Microprocessor",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "VHDL",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=9332524",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "2020 5th International STEM Education Conference, iSTEM-Ed 2020",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {"pagerange": {
                        "@first": "69",
                        "@last": "72"
                    }},
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9781728195704",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "5th International STEM Education Conference, iSTEM-Ed 2020",
                            "confnumber": "5",
                            "confcatnumber": "CFP20Y67-ART",
                            "confseriestitle": "International STEM Education Conference",
                            "conflocation": {
                                "@country": "tha",
                                "city": "Huahin"
                            },
                            "confcode": "166880",
                            "confdate": {
                                "enddate": {
                                    "@day": "06",
                                    "@year": "2020",
                                    "@month": "11"
                                },
                                "startdate": {
                                    "@day": "04",
                                    "@year": "2020",
                                    "@month": "11"
                                }
                            }
                        }
                    }},
                    "sourcetitle": "2020 5th International STEM Education Conference, iSTEM-Ed 2020",
                    "publicationdate": {
                        "month": "11",
                        "year": "2020",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "4 November 2020"
                        },
                        "day": "04"
                    },
                    "sourcetitle-abbrev": "Int. STEM Educ. Conf., iSTEM-Ed",
                    "@country": "usa",
                    "issuetitle": "2020 5th International STEM Education Conference, iSTEM-Ed 2020",
                    "publicationyear": {"@first": "2020"},
                    "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."},
                    "article-number": "9332721",
                    "@srcid": "21101037296"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1705"},
                            {"$": "2102"},
                            {"$": "2201"},
                            {"$": "2208"},
                            {"$": "2601"},
                            {"$": "3304"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "619.1",
                                "classification-description": "Pipe, Piping and Pipelines"
                            },
                            {
                                "classification-code": "714.2",
                                "classification-description": "Semiconductor Devices and Integrated Circuits"
                            },
                            {
                                "classification-code": "721",
                                "classification-description": "Computer Circuits and Logic Elements"
                            },
                            {
                                "classification-code": "722.4",
                                "classification-description": "Digital Computers and Systems"
                            },
                            {
                                "classification-code": "901.2",
                                "classification-description": "Education"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": [
                            {"$": "COMP"},
                            {"$": "ENER"},
                            {"$": "ENGI"},
                            {"$": "MATH"},
                            {"$": "SOCI"}
                        ]
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2021 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "16",
                    "@timestamp": "BST 07:11:26",
                    "@year": "2021",
                    "@month": "02"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "634180780",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "931341541",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20210709922767",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20210499097",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85100721630",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85100721630",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.1109/iSTEM-Ed50324.2020.9332721"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "22",
                "reference": [
                    {
                        "ref-fulltext": "Patty M. Sailer, Philip M. Sailer, and David R. Kaeli. 1996. The DLX Instruction Set Architecture Handbook (1st. ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1996"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100759400",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Morgan Kaufmann Publishers Inc., San Francisco, CA, USA",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Sailer",
                                    "ce:indexed-name": "Sailer P.M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "P.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Sailer",
                                    "ce:indexed-name": "Sailer P.M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "D.R.",
                                    "@_fa": "true",
                                    "ce:surname": "Kaeli",
                                    "ce:indexed-name": "Kaeli D.R."
                                }
                            ]},
                            "ref-sourcetitle": "The DLX Instruction Set Architecture Handbook (1st. Ed.)"
                        },
                        "ce:source-text": "Patty M. Sailer, Philip M. Sailer, and David R. Kaeli. 1996. The DLX Instruction Set Architecture Handbook (1st. ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."
                    },
                    {
                        "ref-fulltext": "I. H. Al-Mohandes, A. M. Rashed, H. F. Ragaie and M. K. Elsaid, \"Synthesis and physical design of DLX RISC processor, \" Proceedings of the Sixteenth National Radio Science Conference. NRSC'99 (IEEE Cat. No. 99EX249), Cairo, Egypt, 1999, pp. C26/1-C26/8.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-title": {"ref-titletext": "Synthesis and physical design of dlx risc processor"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77952390911",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "C261",
                                "@last": "C268"
                            }},
                            "ref-text": "Cairo, Egypt",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "I.H.",
                                    "@_fa": "true",
                                    "ce:surname": "Al-Mohandes",
                                    "ce:indexed-name": "Al-Mohandes I.H."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.M.",
                                    "@_fa": "true",
                                    "ce:surname": "Rashed",
                                    "ce:indexed-name": "Rashed A.M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "H.F.",
                                    "@_fa": "true",
                                    "ce:surname": "Ragaie",
                                    "ce:indexed-name": "Ragaie H.F."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "M.K.",
                                    "@_fa": "true",
                                    "ce:surname": "Elsaid",
                                    "ce:indexed-name": "Elsaid M.K."
                                }
                            ]},
                            "ref-sourcetitle": "Proceedings of the Sixteenth National Radio Science Conference. NRSC'99 (IEEE Cat no. 99EX249)"
                        },
                        "ce:source-text": "I. H. Al-Mohandes, A. M. Rashed, H. F. Ragaie and M. K. Elsaid, \"Synthesis and physical design of DLX RISC processor, \" Proceedings of the Sixteenth National Radio Science Conference. NRSC'99 (IEEE Cat. No. 99EX249), Cairo, Egypt, 1999, pp. C26/1-C26/8."
                    },
                    {
                        "ref-fulltext": "A. Turing, 1936. \"On Computable Numbers, with an Application to the Entscheidungsproblem. \" Proceedings of the London Mathematical Society 2, no. 42, pp. 230-265.",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1936"},
                            "ref-title": {"ref-titletext": "On computable numbers, with an application to the entscheidungsproblem"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84960561455",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "2",
                                    "@issue": "42"
                                },
                                "pagerange": {
                                    "@first": "230",
                                    "@last": "265"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "A.",
                                "@_fa": "true",
                                "ce:surname": "Turing",
                                "ce:indexed-name": "Turing A."
                            }]},
                            "ref-sourcetitle": "Proceedings of the London Mathematical Society"
                        },
                        "ce:source-text": "A. Turing, 1936. \"On Computable Numbers, with an Application to the Entscheidungsproblem. \" Proceedings of the London Mathematical Society 2, no. 42, pp. 230-265."
                    },
                    {
                        "ref-fulltext": "[Online]. Available: https://www. st. com/en/microcontrollers-microprocessors/stm32-32-bit-arm-cortex-mcus. html URL. [Accessed: 04-July-2020]",
                        "@id": "4",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.st.com/en/microcontrollers-microprocessors/stm32-32-bit-arm-cortex-mcus.htmlURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100783071",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: https://www. st. com/en/microcontrollers-microprocessors/stm32-32-bit-arm-cortex-mcus. html URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "[Online]. Available: https://www. nxp. com/products/processors-and-microcontrollers/arm-microcontrollers/general-purpose-mcus:GENERAL-PURPOSE-MCUS URL. [Accessed: 04-July-2020]",
                        "@id": "5",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.nxp.com/products/processors-and-microcontrollers/arm-microcontrollers/general-purpose-mcus:GENERAL-PURPOSE-MCUSURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100787823",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: https://www. nxp. com/products/processors-and-microcontrollers/arm-microcontrollers/general-purpose-mcus:GENERAL-PURPOSE-MCUS URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "[Online]. Available: http://www. easy68k. com/paulrsm/mecb/mecb. htm URL. [Accessed: 04-July-2020]",
                        "@id": "6",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://www.easy68k.com/paulrsm/mecb/mecb.htmURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100714537",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: http://www. easy68k. com/paulrsm/mecb/mecb. htm URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "[Online]. Available: https://web. njit. edu/~gilhc/EE497/ee497. pdf URL. [Accessed: 04-July-2020]",
                        "@id": "7",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://web.njit.edu/~gilhc/EE497/ee497.pdfURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100753552",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: https://web. njit. edu/~gilhc/EE497/ee497. pdf URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "[Online]. Available: https://www. nxp. com/design/development-boards/freedom-development-boards/mcu-boards/freedom-development-platform-for-kinetis-kl14-kl15-kl24-kl25-mcus:FRDM-KL25Z URL. [Accessed: 04-July-2020]",
                        "@id": "8",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.nxp.com/design/development-boards/freedom-development-boards/mcu-boards/freedom-development-platform-for-kinetis-kl14-kl15-kl24-kl25-mcus:FRDM-KL25ZURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100781930",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: https://www. nxp. com/design/development-boards/freedom-development-boards/mcu-boards/freedom-development-platform-for-kinetis-kl14-kl15-kl24-kl25-mcus:FRDM-KL25Z URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "Phang, Tan & Hashim, Shaiful & Abdul Latiff, Nurul Adilah & Rokhani, F. Z. (2017). Teaching of IA-32 Assembly Language Programming Using IntelÂ® Galileo. 10. 1007/9783-319-71084-6 27.",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85041442663",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "10. 1007/9783-319-71084-6 27",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Phang",
                                    "ce:indexed-name": "Phang T."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Hashim",
                                    "ce:indexed-name": "Hashim S."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Latiff",
                                    "ce:indexed-name": "Latiff A."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Adilah",
                                    "ce:indexed-name": "Adilah N."
                                },
                                {
                                    "@seq": "5",
                                    "ce:initials": "F.Z.",
                                    "@_fa": "true",
                                    "ce:surname": "Rokhani",
                                    "ce:indexed-name": "Rokhani F.Z."
                                }
                            ]},
                            "ref-sourcetitle": "Teaching of IA-32 Assembly Language Programming Using IntelÂ® Galileo"
                        },
                        "ce:source-text": "Phang, Tan & Hashim, Shaiful & Abdul Latiff, Nurul Adilah & Rokhani, F. Z. (2017). Teaching of IA-32 Assembly Language Programming Using IntelÂ® Galileo. 10. 1007/9783-319-71084-6 27."
                    },
                    {
                        "ref-fulltext": "[Online] Available: https://neuron. eng. wayne. edu/auth/ece2620_new/m6800_mat erial/m6800card. pdf URL. [Accessed: 04-July-2020]",
                        "@id": "10",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://neuron.eng.wayne.edu/auth/ece2620_new/m6800_material/m6800card.pdfURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100796969",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online] Available: https://neuron. eng. wayne. edu/auth/ece2620_new/m6800_mat erial/m6800card. pdf URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "[Online]. Available: http://mjcollege. ac. in/images/labmannuals/MICROPROCES SORLABMANUALBIT281. pdf URL. [Accessed: 04-July-2020]",
                        "@id": "11",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://mjcollege.ac.in/images/labmannuals/MICROPROCESSORLABMANUALBIT281.pdfURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100804026",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: http://mjcollege. ac. in/images/labmannuals/MICROPROCES SORLABMANUALBIT281. pdf URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "[Online]. Available: http://ee. sharif. edu/~microlab_t/MicroLab. html URL. [Accessed: 04-July-2020]",
                        "@id": "12",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://ee.sharif.edu/~microlab_t/MicroLab.htmlURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100722651",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: http://ee. sharif. edu/~microlab_t/MicroLab. html URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "[Online]. Available: http://www-ug. eecg. toronto. edu/msl/nios_labs/1/assembly. html URL. [Accessed: 04-July-2020]",
                        "@id": "13",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "http://www-ug.eecg.toronto.edu/msl/nios_labs/1/assembly.htmlURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100722594",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: http://www-ug. eecg. toronto. edu/msl/nios_labs/1/assembly. html URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "[Online]. Available: https://www. arm. com/resources/designstart/designstart-fpga URL. [Accessed: 04-July-2020]",
                        "@id": "14",
                        "ref-info": {
                            "ref-website": {"ce:e-address": {
                                "$": "https://www.arm.com/resources/designstart/designstart-fpgaURL",
                                "@type": "email"
                            }},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100768917",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "[Accessed: 04-July-2020]"
                        },
                        "ce:source-text": "[Online]. Available: https://www. arm. com/resources/designstart/designstart-fpga URL. [Accessed: 04-July-2020]"
                    },
                    {
                        "ref-fulltext": "Gustin, Veselko. (2001). Designing the Microprocessor with Abel-HDL. Computer Applications in Engineering Education. 9. 87-92. 10. 1002/cae. 1009.",
                        "@id": "15",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2001"},
                            "ref-title": {"ref-titletext": "Designing the microprocessor with abel-hdl"},
                            "refd-itemidlist": {"itemid": {
                                "$": "17044455886",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "1009"}},
                            "ref-text": "9. 87-92. 10. 1002/cae",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "V.",
                                "@_fa": "true",
                                "ce:surname": "Gustin",
                                "ce:indexed-name": "Gustin V."
                            }]},
                            "ref-sourcetitle": "Computer Applications in Engineering Education"
                        },
                        "ce:source-text": "Gustin, Veselko. (2001). Designing the Microprocessor with Abel-HDL. Computer Applications in Engineering Education. 9. 87-92. 10. 1002/cae. 1009."
                    },
                    {
                        "ref-fulltext": "Omran, Safaa & Ibada, Ali. (2015). \"Multicore RISC Processor Implementation by VHDL for Educational Purposes. \" ICIT 2015 The 7th International Conference on Information Technology, 10. 15849/icit. 2015. 0087.",
                        "@id": "16",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2015"},
                            "ref-title": {"ref-titletext": "Multicore risc processor implementation by vhdl for educational purposes"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100776815",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "0087"}},
                            "ref-text": "10. 15849/icit. 2015",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Omran",
                                    "ce:indexed-name": "Omran S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Ibada",
                                    "ce:indexed-name": "Ibada A."
                                }
                            ]},
                            "ref-sourcetitle": "ICIT 2015 the 7th International Conference on Information Technology"
                        },
                        "ce:source-text": "Omran, Safaa & Ibada, Ali. (2015). \"Multicore RISC Processor Implementation by VHDL for Educational Purposes. \" ICIT 2015 The 7th International Conference on Information Technology, 10. 15849/icit. 2015. 0087."
                    },
                    {
                        "ref-fulltext": "Enoch O. Hwang, \"Digital Logic and Microprocessor Design with VHDL\", Thomson/Nelson, 2006.",
                        "@id": "17",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "refd-itemidlist": {"itemid": {
                                "$": "34547228016",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Thomson/Nelson",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "O.",
                                    "@_fa": "true",
                                    "ce:surname": "Enoch",
                                    "ce:indexed-name": "Enoch O."
                                },
                                {
                                    "@seq": "2",
                                    "@_fa": "true",
                                    "ce:surname": "Hwang",
                                    "ce:indexed-name": "Hwang"
                                }
                            ]},
                            "ref-sourcetitle": "Digital Logic and Microprocessor Design with VHDL"
                        },
                        "ce:source-text": "Enoch O. Hwang, \"Digital Logic and Microprocessor Design with VHDL\", Thomson/Nelson, 2006."
                    },
                    {
                        "ref-fulltext": "Jeemon, Jikku. (2016). Pipelined 8-bit RISC processor design using Verilog HDL on FPGA. 2023-2027. 10. 1109/RTEICT. 2016. 7808194.",
                        "@id": "18",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85015043868",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "2023-2027. 10. 1109/RTEICT. 2016. 7808194",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "J.",
                                "@_fa": "true",
                                "ce:surname": "Jeemon",
                                "ce:indexed-name": "Jeemon J."
                            }]},
                            "ref-sourcetitle": "Pipelined 8-bit RISC Processor Design Using Verilog HDL on FPGA"
                        },
                        "ce:source-text": "Jeemon, Jikku. (2016). Pipelined 8-bit RISC processor design using Verilog HDL on FPGA. 2023-2027. 10. 1109/RTEICT. 2016. 7808194."
                    },
                    {
                        "ref-fulltext": "ARMv6-M Architecture Reference Manual-ARM DDI 0419E (ID070218).",
                        "@id": "19",
                        "ref-info": {
                            "refd-itemidlist": {"itemid": {
                                "$": "85100703052",
                                "@idtype": "SGR"
                            }},
                            "ref-sourcetitle": "ARMv6-M Architecture Reference Manual-ARM DDI 0419E (ID070218)"
                        },
                        "ce:source-text": "ARMv6-M Architecture Reference Manual-ARM DDI 0419E (ID070218)."
                    },
                    {
                        "ref-fulltext": "ARM Cortex-M Programming Guide to Memory Barrier Instructions Application Note 321, ARM DAI 0321A (ID091712).",
                        "@id": "20",
                        "ref-info": {
                            "ref-title": {"ref-titletext": "Arm cortex-m programming guide to memory barrier instructions application note"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85100828718",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {"@volume": "321"}},
                            "ref-sourcetitle": "ARM DAI 0321A (ID091712)"
                        },
                        "ce:source-text": "ARM Cortex-M Programming Guide to Memory Barrier Instructions Application Note 321, ARM DAI 0321A (ID091712)."
                    },
                    {
                        "ref-fulltext": "Cortex-M0 Revision: r0p0 Technical Reference Manual, ARM DDI 0432C (ID113009).",
                        "@id": "21",
                        "ref-info": {
                            "refd-itemidlist": {"itemid": {
                                "$": "85100797551",
                                "@idtype": "SGR"
                            }},
                            "ref-sourcetitle": "Cortex-M0 Revision: r0p0 Technical Reference Manual, ARM DDI 0432C (ID113009)"
                        },
                        "ce:source-text": "Cortex-M0 Revision: r0p0 Technical Reference Manual, ARM DDI 0432C (ID113009)."
                    },
                    {
                        "ref-fulltext": "AMBA 3 AHB-Lite Protocol v1. 0 Specification ARM IHI 0033A.",
                        "@id": "22",
                        "ref-info": {
                            "refd-itemidlist": {"itemid": {
                                "$": "85100758437",
                                "@idtype": "SGR"
                            }},
                            "ref-sourcetitle": "AMBA 3 AHB-Lite Protocol v1. 0 Specification ARM IHI 0033A"
                        },
                        "ce:source-text": "AMBA 3 AHB-Lite Protocol v1. 0 Specification ARM IHI 0033A."
                    }
                ]
            }}
        }
    },
    "affiliation": [
        {
            "affiliation-city": "Bangkok",
            "@id": "60028190",
            "affilname": "Chulalongkorn University",
            "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
            "affiliation-country": "Thailand"
        },
        {
            "affiliation-city": "Bangkok",
            "@id": "60023402",
            "affilname": "Assumption University, Bangkok",
            "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60023402",
            "affiliation-country": "Thailand"
        }
    ],
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85100721630",
        "dc:description": "Currently most of undergraduate and graduate level laboratory courses on microprocessor design belong to old curriculum and use extremely aged non-pipelined architectures which has no real connection to modern contemporary processors. Laboratory boards based on classic processors such as Intel 8051, 8085/86, Motorola 68000 are kept being used due to ease of teaching and simplicity of the architectures. In this paper a VHDL implementation of ARM Cortex-M0 which is a common pipelined processor used widely in modern embedded systems (such as STM32F microcontroller which uses ARM processor cores) is proposed. The implementation process divided into several steps which then can be used as a series of laboratory modules for teaching advanced microprocessor laboratory courses in universities. The core employs a 3-stage pipeline and implements all 16-bit Thumb and six 32-bit instructions all belonging to ARMv6-M architecture. Low cost FPGA development boards can be used to implement the design and conduct the proposed lab sessions.",
        "prism:coverDate": "2020-11-04",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85100721630",
        "dc:creator": {"author": [{
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60023402",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60023402"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85100721630"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85100721630&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85100721630&origin=inward"
            }
        ],
        "prism:isbn": "9781728195704",
        "source-id": "21101037296",
        "citedby-count": "1",
        "subtype": "cp",
        "dc:title": "VHDL Implementation of ARM Cortex-M0 Laboratory for Graduate Engineering Students",
        "openaccess": "0",
        "publishercopyright": "Â© 2020 IEEE.",
        "article-number": "9332721",
        "subtypeDescription": "Conference Paper",
        "prism:publicationName": "2020 5th International STEM Education Conference, iSTEM-Ed 2020",
        "prism:pageRange": "69-72",
        "prism:endingPage": "72",
        "openaccessFlag": "false",
        "prism:doi": "10.1109/iSTEM-Ed50324.2020.9332721",
        "prism:startingPage": "69",
        "dc:identifier": "SCOPUS_ID:85100721630",
        "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."
    },
    "idxterms": {"mainterm": [
        {
            "$": "Graduate engineering students",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Implementation process",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Laboratory course",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Microprocessor designs",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Modern embedded systems",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Pipelined architecture",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Pipelined processor",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "VHDL implementation",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "ARM Cortex-M0"
        },
        {
            "@_fa": "true",
            "$": "Field Programmable Gate Array"
        },
        {
            "@_fa": "true",
            "$": "Laboratory Design"
        },
        {
            "@_fa": "true",
            "$": "Microprocessor"
        },
        {
            "@_fa": "true",
            "$": "VHDL"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Computer Networks and Communications",
            "@code": "1705",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Energy Engineering and Power Technology",
            "@code": "2102",
            "@abbrev": "ENER"
        },
        {
            "@_fa": "true",
            "$": "Engineering (miscellaneous)",
            "@code": "2201",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        },
        {
            "@_fa": "true",
            "$": "Mathematics (miscellaneous)",
            "@code": "2601",
            "@abbrev": "MATH"
        },
        {
            "@_fa": "true",
            "$": "Education",
            "@code": "3304",
            "@abbrev": "SOCI"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Ehsan",
            "preferred-name": {
                "ce:given-name": "Ehsan",
                "ce:initials": "E.",
                "ce:surname": "Ali",
                "ce:indexed-name": "Ali E."
            },
            "@seq": "1",
            "ce:initials": "E.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60023402",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60023402"
            },
            "ce:surname": "Ali",
            "@auid": "57188973802",
            "author-url": "https://api.elsevier.com/content/author/author_id/57188973802",
            "ce:indexed-name": "Ali E."
        },
        {
            "ce:given-name": "Wanchalerm",
            "preferred-name": {
                "ce:given-name": "Wanchalerm",
                "ce:initials": "W.",
                "ce:surname": "Pora",
                "ce:indexed-name": "Pora W."
            },
            "@seq": "2",
            "ce:initials": "W.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60028190",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190"
            },
            "ce:surname": "Pora",
            "@auid": "15220962000",
            "author-url": "https://api.elsevier.com/content/author/author_id/15220962000",
            "ce:indexed-name": "Pora W."
        }
    ]}
}}