

================================================================
== Vivado HLS Report for 'max_pool_1chan'
================================================================
* Date:           Mon Dec  2 23:35:40 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.227|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |  198|  199|  196|  196| loop rewind(delay=1 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- row_col  |  198|  198|         4|          1|          1|   196|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 6 [1/1] (0.87ns)   --->   "br label %.reset"   --->   Operation 6 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_14 = phi i1 [ true, %0 ], [ %tmp_s, %._crit_edge42282 ], [ true, %6 ]" [../src/CNN_final.cpp:271]   --->   Operation 7 'phi' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%j4 = phi i5 [ 0, %0 ], [ %j, %._crit_edge42282 ], [ 0, %6 ]"   --->   Operation 8 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i3 = phi i5 [ 0, %0 ], [ %i_mid2, %._crit_edge42282 ], [ 0, %6 ]" [../src/CNN_final.cpp:271]   --->   Operation 9 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge42282 ], [ 0, %6 ]"   --->   Operation 10 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.10ns)   --->   "%i = add i5 %i3, 2" [../src/CNN_final.cpp:269]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.62ns)   --->   "%j_mid2 = select i1 %tmp_14, i5 %j4, i5 0" [../src/CNN_final.cpp:271]   --->   Operation 12 'select' 'j_mid2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.62ns)   --->   "%i_mid2 = select i1 %tmp_14, i5 %i3, i5 %i" [../src/CNN_final.cpp:271]   --->   Operation 13 'select' 'i_mid2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_9 = zext i5 %j_mid2 to i64" [../src/CNN_final.cpp:276]   --->   Operation 14 'zext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%in_image_0_V_addr = getelementptr [28 x i48]* %in_image_0_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 15 'getelementptr' 'in_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in_image_2_V_addr = getelementptr [28 x i48]* %in_image_2_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 16 'getelementptr' 'in_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%in_image_4_V_addr = getelementptr [28 x i48]* %in_image_4_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 17 'getelementptr' 'in_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_image_6_V_addr = getelementptr [28 x i48]* %in_image_6_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 18 'getelementptr' 'in_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_image_8_V_addr = getelementptr [28 x i48]* %in_image_8_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 19 'getelementptr' 'in_image_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_image_10_V_addr = getelementptr [28 x i48]* %in_image_10_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 20 'getelementptr' 'in_image_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_image_12_V_addr = getelementptr [28 x i48]* %in_image_12_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 21 'getelementptr' 'in_image_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_image_14_V_addr = getelementptr [28 x i48]* %in_image_14_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 22 'getelementptr' 'in_image_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_image_16_V_addr = getelementptr [28 x i48]* %in_image_16_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 23 'getelementptr' 'in_image_16_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_image_18_V_addr = getelementptr [28 x i48]* %in_image_18_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 24 'getelementptr' 'in_image_18_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_image_20_V_addr = getelementptr [28 x i48]* %in_image_20_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 25 'getelementptr' 'in_image_20_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_image_22_V_addr = getelementptr [28 x i48]* %in_image_22_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 26 'getelementptr' 'in_image_22_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%in_image_24_V_addr = getelementptr [28 x i48]* %in_image_24_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 27 'getelementptr' 'in_image_24_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_image_26_V_addr = getelementptr [28 x i48]* %in_image_26_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:276]   --->   Operation 28 'getelementptr' 'in_image_26_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i8 %indvar_flatten2, 1"   --->   Operation 29 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (2.26ns)   --->   "%in_image_24_V_load = load i48* %in_image_24_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 30 'load' 'in_image_24_V_load' <Predicate = (i_mid2 == 24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 31 [2/2] (2.26ns)   --->   "%in_image_22_V_load = load i48* %in_image_22_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 31 'load' 'in_image_22_V_load' <Predicate = (i_mid2 == 22)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 32 [2/2] (2.26ns)   --->   "%in_image_20_V_load = load i48* %in_image_20_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 32 'load' 'in_image_20_V_load' <Predicate = (i_mid2 == 20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 33 [2/2] (2.26ns)   --->   "%in_image_18_V_load = load i48* %in_image_18_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 33 'load' 'in_image_18_V_load' <Predicate = (i_mid2 == 18)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 34 [2/2] (2.26ns)   --->   "%in_image_16_V_load = load i48* %in_image_16_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 34 'load' 'in_image_16_V_load' <Predicate = (i_mid2 == 16)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 35 [2/2] (2.26ns)   --->   "%in_image_14_V_load = load i48* %in_image_14_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 35 'load' 'in_image_14_V_load' <Predicate = (i_mid2 == 14)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 36 [2/2] (2.26ns)   --->   "%in_image_12_V_load = load i48* %in_image_12_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 36 'load' 'in_image_12_V_load' <Predicate = (i_mid2 == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 37 [2/2] (2.26ns)   --->   "%in_image_10_V_load = load i48* %in_image_10_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 37 'load' 'in_image_10_V_load' <Predicate = (i_mid2 == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 38 [2/2] (2.26ns)   --->   "%in_image_8_V_load = load i48* %in_image_8_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 38 'load' 'in_image_8_V_load' <Predicate = (i_mid2 == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 39 [2/2] (2.26ns)   --->   "%in_image_6_V_load = load i48* %in_image_6_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 39 'load' 'in_image_6_V_load' <Predicate = (i_mid2 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 40 [2/2] (2.26ns)   --->   "%in_image_4_V_load = load i48* %in_image_4_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 40 'load' 'in_image_4_V_load' <Predicate = (i_mid2 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 41 [2/2] (2.26ns)   --->   "%in_image_2_V_load = load i48* %in_image_2_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 41 'load' 'in_image_2_V_load' <Predicate = (i_mid2 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%in_image_0_V_load = load i48* %in_image_0_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 42 'load' 'in_image_0_V_load' <Predicate = (i_mid2 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 43 [2/2] (2.26ns)   --->   "%in_image_26_V_load = load i48* %in_image_26_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 43 'load' 'in_image_26_V_load' <Predicate = (i_mid2 != 0 & i_mid2 != 2 & i_mid2 != 4 & i_mid2 != 6 & i_mid2 != 8 & i_mid2 != 10 & i_mid2 != 12 & i_mid2 != 14 & i_mid2 != 16 & i_mid2 != 18 & i_mid2 != 20 & i_mid2 != 22 & i_mid2 != 24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = or i5 %j_mid2, 1" [../src/CNN_final.cpp:278]   --->   Operation 44 'or' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = zext i5 %tmp_3 to i64" [../src/CNN_final.cpp:278]   --->   Operation 45 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_1 = getelementptr [28 x i48]* %in_image_0_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 46 'getelementptr' 'in_image_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%in_image_2_V_addr_1 = getelementptr [28 x i48]* %in_image_2_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 47 'getelementptr' 'in_image_2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%in_image_4_V_addr_1 = getelementptr [28 x i48]* %in_image_4_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 48 'getelementptr' 'in_image_4_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%in_image_6_V_addr_1 = getelementptr [28 x i48]* %in_image_6_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 49 'getelementptr' 'in_image_6_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%in_image_8_V_addr_1 = getelementptr [28 x i48]* %in_image_8_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 50 'getelementptr' 'in_image_8_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%in_image_10_V_addr_1 = getelementptr [28 x i48]* %in_image_10_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 51 'getelementptr' 'in_image_10_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%in_image_12_V_addr_1 = getelementptr [28 x i48]* %in_image_12_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 52 'getelementptr' 'in_image_12_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%in_image_14_V_addr_1 = getelementptr [28 x i48]* %in_image_14_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 53 'getelementptr' 'in_image_14_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%in_image_16_V_addr_1 = getelementptr [28 x i48]* %in_image_16_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 54 'getelementptr' 'in_image_16_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in_image_18_V_addr_1 = getelementptr [28 x i48]* %in_image_18_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 55 'getelementptr' 'in_image_18_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%in_image_20_V_addr_1 = getelementptr [28 x i48]* %in_image_20_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 56 'getelementptr' 'in_image_20_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_image_22_V_addr_1 = getelementptr [28 x i48]* %in_image_22_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 57 'getelementptr' 'in_image_22_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%in_image_24_V_addr_1 = getelementptr [28 x i48]* %in_image_24_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 58 'getelementptr' 'in_image_24_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%in_image_26_V_addr_1 = getelementptr [28 x i48]* %in_image_26_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:278]   --->   Operation 59 'getelementptr' 'in_image_26_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.26ns)   --->   "%in_image_24_V_load_1 = load i48* %in_image_24_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 60 'load' 'in_image_24_V_load_1' <Predicate = (i_mid2 == 24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 61 [2/2] (2.26ns)   --->   "%in_image_22_V_load_1 = load i48* %in_image_22_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 61 'load' 'in_image_22_V_load_1' <Predicate = (i_mid2 == 22)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 62 [2/2] (2.26ns)   --->   "%in_image_20_V_load_1 = load i48* %in_image_20_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 62 'load' 'in_image_20_V_load_1' <Predicate = (i_mid2 == 20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 63 [2/2] (2.26ns)   --->   "%in_image_18_V_load_1 = load i48* %in_image_18_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 63 'load' 'in_image_18_V_load_1' <Predicate = (i_mid2 == 18)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 64 [2/2] (2.26ns)   --->   "%in_image_16_V_load_1 = load i48* %in_image_16_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 64 'load' 'in_image_16_V_load_1' <Predicate = (i_mid2 == 16)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 65 [2/2] (2.26ns)   --->   "%in_image_14_V_load_1 = load i48* %in_image_14_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 65 'load' 'in_image_14_V_load_1' <Predicate = (i_mid2 == 14)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 66 [2/2] (2.26ns)   --->   "%in_image_12_V_load_1 = load i48* %in_image_12_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 66 'load' 'in_image_12_V_load_1' <Predicate = (i_mid2 == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 67 [2/2] (2.26ns)   --->   "%in_image_10_V_load_1 = load i48* %in_image_10_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 67 'load' 'in_image_10_V_load_1' <Predicate = (i_mid2 == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 68 [2/2] (2.26ns)   --->   "%in_image_8_V_load_1 = load i48* %in_image_8_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 68 'load' 'in_image_8_V_load_1' <Predicate = (i_mid2 == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 69 [2/2] (2.26ns)   --->   "%in_image_6_V_load_1 = load i48* %in_image_6_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 69 'load' 'in_image_6_V_load_1' <Predicate = (i_mid2 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 70 [2/2] (2.26ns)   --->   "%in_image_4_V_load_1 = load i48* %in_image_4_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 70 'load' 'in_image_4_V_load_1' <Predicate = (i_mid2 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 71 [2/2] (2.26ns)   --->   "%in_image_2_V_load_1 = load i48* %in_image_2_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 71 'load' 'in_image_2_V_load_1' <Predicate = (i_mid2 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 72 [2/2] (2.26ns)   --->   "%in_image_0_V_load_1 = load i48* %in_image_0_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 72 'load' 'in_image_0_V_load_1' <Predicate = (i_mid2 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 73 [2/2] (2.26ns)   --->   "%in_image_26_V_load_1 = load i48* %in_image_26_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 73 'load' 'in_image_26_V_load_1' <Predicate = (i_mid2 != 0 & i_mid2 != 2 & i_mid2 != 4 & i_mid2 != 6 & i_mid2 != 8 & i_mid2 != 10 & i_mid2 != 12 & i_mid2 != 14 & i_mid2 != 16 & i_mid2 != 18 & i_mid2 != 20 & i_mid2 != 22 & i_mid2 != 24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_41_t = or i5 %i_mid2, 1" [../src/CNN_final.cpp:271]   --->   Operation 74 'or' 'tmp_41_t' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%in_image_1_V_addr = getelementptr [28 x i48]* %in_image_1_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 75 'getelementptr' 'in_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%in_image_3_V_addr = getelementptr [28 x i48]* %in_image_3_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 76 'getelementptr' 'in_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%in_image_5_V_addr = getelementptr [28 x i48]* %in_image_5_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 77 'getelementptr' 'in_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%in_image_7_V_addr = getelementptr [28 x i48]* %in_image_7_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 78 'getelementptr' 'in_image_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%in_image_9_V_addr = getelementptr [28 x i48]* %in_image_9_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 79 'getelementptr' 'in_image_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%in_image_11_V_addr = getelementptr [28 x i48]* %in_image_11_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 80 'getelementptr' 'in_image_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%in_image_13_V_addr = getelementptr [28 x i48]* %in_image_13_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 81 'getelementptr' 'in_image_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%in_image_15_V_addr = getelementptr [28 x i48]* %in_image_15_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 82 'getelementptr' 'in_image_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%in_image_17_V_addr = getelementptr [28 x i48]* %in_image_17_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 83 'getelementptr' 'in_image_17_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%in_image_19_V_addr = getelementptr [28 x i48]* %in_image_19_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 84 'getelementptr' 'in_image_19_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%in_image_21_V_addr = getelementptr [28 x i48]* %in_image_21_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 85 'getelementptr' 'in_image_21_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%in_image_23_V_addr = getelementptr [28 x i48]* %in_image_23_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 86 'getelementptr' 'in_image_23_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%in_image_25_V_addr = getelementptr [28 x i48]* %in_image_25_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 87 'getelementptr' 'in_image_25_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%in_image_27_V_addr = getelementptr [28 x i48]* %in_image_27_V, i64 0, i64 %tmp_9" [../src/CNN_final.cpp:281]   --->   Operation 88 'getelementptr' 'in_image_27_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.88ns)   --->   "switch i5 %tmp_41_t, label %branch55 [
    i5 1, label %branch29
    i5 3, label %branch31
    i5 5, label %branch33
    i5 7, label %branch35
    i5 9, label %branch37
    i5 11, label %branch39
    i5 13, label %branch41
    i5 15, label %branch43
    i5 -15, label %branch45
    i5 -13, label %branch47
    i5 -11, label %branch49
    i5 -9, label %branch51
    i5 -7, label %branch53
  ]" [../src/CNN_final.cpp:281]   --->   Operation 89 'switch' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 90 [2/2] (2.26ns)   --->   "%in_image_25_V_load = load i48* %in_image_25_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 90 'load' 'in_image_25_V_load' <Predicate = (tmp_41_t == 25)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 91 [2/2] (2.26ns)   --->   "%in_image_23_V_load = load i48* %in_image_23_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 91 'load' 'in_image_23_V_load' <Predicate = (tmp_41_t == 23)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 92 [2/2] (2.26ns)   --->   "%in_image_21_V_load = load i48* %in_image_21_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 92 'load' 'in_image_21_V_load' <Predicate = (tmp_41_t == 21)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 93 [2/2] (2.26ns)   --->   "%in_image_19_V_load = load i48* %in_image_19_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 93 'load' 'in_image_19_V_load' <Predicate = (tmp_41_t == 19)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 94 [2/2] (2.26ns)   --->   "%in_image_17_V_load = load i48* %in_image_17_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 94 'load' 'in_image_17_V_load' <Predicate = (tmp_41_t == 17)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 95 [2/2] (2.26ns)   --->   "%in_image_15_V_load = load i48* %in_image_15_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 95 'load' 'in_image_15_V_load' <Predicate = (tmp_41_t == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 96 [2/2] (2.26ns)   --->   "%in_image_13_V_load = load i48* %in_image_13_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 96 'load' 'in_image_13_V_load' <Predicate = (tmp_41_t == 13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 97 [2/2] (2.26ns)   --->   "%in_image_11_V_load = load i48* %in_image_11_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 97 'load' 'in_image_11_V_load' <Predicate = (tmp_41_t == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 98 [2/2] (2.26ns)   --->   "%in_image_9_V_load = load i48* %in_image_9_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 98 'load' 'in_image_9_V_load' <Predicate = (tmp_41_t == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 99 [2/2] (2.26ns)   --->   "%in_image_7_V_load = load i48* %in_image_7_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 99 'load' 'in_image_7_V_load' <Predicate = (tmp_41_t == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 100 [2/2] (2.26ns)   --->   "%in_image_5_V_load = load i48* %in_image_5_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 100 'load' 'in_image_5_V_load' <Predicate = (tmp_41_t == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 101 [2/2] (2.26ns)   --->   "%in_image_3_V_load = load i48* %in_image_3_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 101 'load' 'in_image_3_V_load' <Predicate = (tmp_41_t == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 102 [2/2] (2.26ns)   --->   "%in_image_1_V_load = load i48* %in_image_1_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 102 'load' 'in_image_1_V_load' <Predicate = (tmp_41_t == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 103 [2/2] (2.26ns)   --->   "%in_image_27_V_load = load i48* %in_image_27_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 103 'load' 'in_image_27_V_load' <Predicate = (tmp_41_t != 1 & tmp_41_t != 3 & tmp_41_t != 5 & tmp_41_t != 7 & tmp_41_t != 9 & tmp_41_t != 11 & tmp_41_t != 13 & tmp_41_t != 15 & tmp_41_t != 17 & tmp_41_t != 19 & tmp_41_t != 21 & tmp_41_t != 23 & tmp_41_t != 25)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%in_image_1_V_addr_1 = getelementptr [28 x i48]* %in_image_1_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 104 'getelementptr' 'in_image_1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%in_image_3_V_addr_1 = getelementptr [28 x i48]* %in_image_3_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 105 'getelementptr' 'in_image_3_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%in_image_5_V_addr_1 = getelementptr [28 x i48]* %in_image_5_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 106 'getelementptr' 'in_image_5_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%in_image_7_V_addr_1 = getelementptr [28 x i48]* %in_image_7_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 107 'getelementptr' 'in_image_7_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%in_image_9_V_addr_1 = getelementptr [28 x i48]* %in_image_9_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 108 'getelementptr' 'in_image_9_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%in_image_11_V_addr_1 = getelementptr [28 x i48]* %in_image_11_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 109 'getelementptr' 'in_image_11_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%in_image_13_V_addr_1 = getelementptr [28 x i48]* %in_image_13_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 110 'getelementptr' 'in_image_13_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%in_image_15_V_addr_1 = getelementptr [28 x i48]* %in_image_15_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 111 'getelementptr' 'in_image_15_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%in_image_17_V_addr_1 = getelementptr [28 x i48]* %in_image_17_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 112 'getelementptr' 'in_image_17_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%in_image_19_V_addr_1 = getelementptr [28 x i48]* %in_image_19_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 113 'getelementptr' 'in_image_19_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%in_image_21_V_addr_1 = getelementptr [28 x i48]* %in_image_21_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 114 'getelementptr' 'in_image_21_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%in_image_23_V_addr_1 = getelementptr [28 x i48]* %in_image_23_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 115 'getelementptr' 'in_image_23_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%in_image_25_V_addr_1 = getelementptr [28 x i48]* %in_image_25_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 116 'getelementptr' 'in_image_25_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%in_image_27_V_addr_1 = getelementptr [28 x i48]* %in_image_27_V, i64 0, i64 %tmp_4" [../src/CNN_final.cpp:284]   --->   Operation 117 'getelementptr' 'in_image_27_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.88ns)   --->   "switch i5 %tmp_41_t, label %branch27 [
    i5 1, label %branch1
    i5 3, label %branch3
    i5 5, label %branch5
    i5 7, label %branch7
    i5 9, label %branch9
    i5 11, label %branch11
    i5 13, label %branch13
    i5 15, label %branch15
    i5 -15, label %branch17
    i5 -13, label %branch19
    i5 -11, label %branch21
    i5 -9, label %branch23
    i5 -7, label %branch25
  ]" [../src/CNN_final.cpp:284]   --->   Operation 118 'switch' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 119 [2/2] (2.26ns)   --->   "%in_image_25_V_load_1 = load i48* %in_image_25_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 119 'load' 'in_image_25_V_load_1' <Predicate = (tmp_41_t == 25)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 120 [2/2] (2.26ns)   --->   "%in_image_23_V_load_1 = load i48* %in_image_23_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 120 'load' 'in_image_23_V_load_1' <Predicate = (tmp_41_t == 23)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 121 [2/2] (2.26ns)   --->   "%in_image_21_V_load_1 = load i48* %in_image_21_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 121 'load' 'in_image_21_V_load_1' <Predicate = (tmp_41_t == 21)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 122 [2/2] (2.26ns)   --->   "%in_image_19_V_load_1 = load i48* %in_image_19_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 122 'load' 'in_image_19_V_load_1' <Predicate = (tmp_41_t == 19)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 123 [2/2] (2.26ns)   --->   "%in_image_17_V_load_1 = load i48* %in_image_17_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 123 'load' 'in_image_17_V_load_1' <Predicate = (tmp_41_t == 17)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 124 [2/2] (2.26ns)   --->   "%in_image_15_V_load_1 = load i48* %in_image_15_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 124 'load' 'in_image_15_V_load_1' <Predicate = (tmp_41_t == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 125 [2/2] (2.26ns)   --->   "%in_image_13_V_load_1 = load i48* %in_image_13_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 125 'load' 'in_image_13_V_load_1' <Predicate = (tmp_41_t == 13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 126 [2/2] (2.26ns)   --->   "%in_image_11_V_load_1 = load i48* %in_image_11_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 126 'load' 'in_image_11_V_load_1' <Predicate = (tmp_41_t == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 127 [2/2] (2.26ns)   --->   "%in_image_9_V_load_1 = load i48* %in_image_9_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 127 'load' 'in_image_9_V_load_1' <Predicate = (tmp_41_t == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 128 [2/2] (2.26ns)   --->   "%in_image_7_V_load_1 = load i48* %in_image_7_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 128 'load' 'in_image_7_V_load_1' <Predicate = (tmp_41_t == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 129 [2/2] (2.26ns)   --->   "%in_image_5_V_load_1 = load i48* %in_image_5_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 129 'load' 'in_image_5_V_load_1' <Predicate = (tmp_41_t == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 130 [2/2] (2.26ns)   --->   "%in_image_3_V_load_1 = load i48* %in_image_3_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 130 'load' 'in_image_3_V_load_1' <Predicate = (tmp_41_t == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 131 [2/2] (2.26ns)   --->   "%in_image_1_V_load_1 = load i48* %in_image_1_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 131 'load' 'in_image_1_V_load_1' <Predicate = (tmp_41_t == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 132 [2/2] (2.26ns)   --->   "%in_image_27_V_load_1 = load i48* %in_image_27_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 132 'load' 'in_image_27_V_load_1' <Predicate = (tmp_41_t != 1 & tmp_41_t != 3 & tmp_41_t != 5 & tmp_41_t != 7 & tmp_41_t != 9 & tmp_41_t != 11 & tmp_41_t != 13 & tmp_41_t != 15 & tmp_41_t != 17 & tmp_41_t != 19 & tmp_41_t != 21 & tmp_41_t != 23 & tmp_41_t != 25)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_2 : Operation 133 [1/1] (1.10ns)   --->   "%j = add i5 %j_mid2, 2" [../src/CNN_final.cpp:271]   --->   Operation 133 'add' 'j' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.88ns)   --->   "%tmp_s = icmp ult i5 %j, -4" [../src/CNN_final.cpp:271]   --->   Operation 134 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.94ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten2, -61"   --->   Operation 135 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "br label %.reset" [../src/CNN_final.cpp:299]   --->   Operation 136 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 137 [1/1] (0.88ns)   --->   "switch i5 %i_mid2, label %branch110 [
    i5 0, label %branch84
    i5 2, label %branch86
    i5 4, label %branch88
    i5 6, label %branch90
    i5 8, label %branch92
    i5 10, label %branch94
    i5 12, label %branch96
    i5 14, label %branch98
    i5 -16, label %branch100
    i5 -14, label %branch102
    i5 -12, label %branch104
    i5 -10, label %branch106
    i5 -8, label %branch108
  ]" [../src/CNN_final.cpp:276]   --->   Operation 137 'switch' <Predicate = true> <Delay = 0.88>
ST_3 : Operation 138 [1/2] (2.26ns)   --->   "%in_image_24_V_load = load i48* %in_image_24_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 138 'load' 'in_image_24_V_load' <Predicate = (i_mid2 == 24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 139 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 139 'br' <Predicate = (i_mid2 == 24)> <Delay = 1.29>
ST_3 : Operation 140 [1/2] (2.26ns)   --->   "%in_image_22_V_load = load i48* %in_image_22_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 140 'load' 'in_image_22_V_load' <Predicate = (i_mid2 == 22)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 141 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 141 'br' <Predicate = (i_mid2 == 22)> <Delay = 1.29>
ST_3 : Operation 142 [1/2] (2.26ns)   --->   "%in_image_20_V_load = load i48* %in_image_20_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 142 'load' 'in_image_20_V_load' <Predicate = (i_mid2 == 20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 143 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 143 'br' <Predicate = (i_mid2 == 20)> <Delay = 1.29>
ST_3 : Operation 144 [1/2] (2.26ns)   --->   "%in_image_18_V_load = load i48* %in_image_18_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 144 'load' 'in_image_18_V_load' <Predicate = (i_mid2 == 18)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 145 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 145 'br' <Predicate = (i_mid2 == 18)> <Delay = 1.29>
ST_3 : Operation 146 [1/2] (2.26ns)   --->   "%in_image_16_V_load = load i48* %in_image_16_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 146 'load' 'in_image_16_V_load' <Predicate = (i_mid2 == 16)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 147 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 147 'br' <Predicate = (i_mid2 == 16)> <Delay = 1.29>
ST_3 : Operation 148 [1/2] (2.26ns)   --->   "%in_image_14_V_load = load i48* %in_image_14_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 148 'load' 'in_image_14_V_load' <Predicate = (i_mid2 == 14)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 149 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 149 'br' <Predicate = (i_mid2 == 14)> <Delay = 1.29>
ST_3 : Operation 150 [1/2] (2.26ns)   --->   "%in_image_12_V_load = load i48* %in_image_12_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 150 'load' 'in_image_12_V_load' <Predicate = (i_mid2 == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 151 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 151 'br' <Predicate = (i_mid2 == 12)> <Delay = 1.29>
ST_3 : Operation 152 [1/2] (2.26ns)   --->   "%in_image_10_V_load = load i48* %in_image_10_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 152 'load' 'in_image_10_V_load' <Predicate = (i_mid2 == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 153 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 153 'br' <Predicate = (i_mid2 == 10)> <Delay = 1.29>
ST_3 : Operation 154 [1/2] (2.26ns)   --->   "%in_image_8_V_load = load i48* %in_image_8_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 154 'load' 'in_image_8_V_load' <Predicate = (i_mid2 == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 155 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 155 'br' <Predicate = (i_mid2 == 8)> <Delay = 1.29>
ST_3 : Operation 156 [1/2] (2.26ns)   --->   "%in_image_6_V_load = load i48* %in_image_6_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 156 'load' 'in_image_6_V_load' <Predicate = (i_mid2 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 157 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 157 'br' <Predicate = (i_mid2 == 6)> <Delay = 1.29>
ST_3 : Operation 158 [1/2] (2.26ns)   --->   "%in_image_4_V_load = load i48* %in_image_4_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 158 'load' 'in_image_4_V_load' <Predicate = (i_mid2 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 159 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 159 'br' <Predicate = (i_mid2 == 4)> <Delay = 1.29>
ST_3 : Operation 160 [1/2] (2.26ns)   --->   "%in_image_2_V_load = load i48* %in_image_2_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 160 'load' 'in_image_2_V_load' <Predicate = (i_mid2 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 161 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 161 'br' <Predicate = (i_mid2 == 2)> <Delay = 1.29>
ST_3 : Operation 162 [1/2] (2.26ns)   --->   "%in_image_0_V_load = load i48* %in_image_0_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 162 'load' 'in_image_0_V_load' <Predicate = (i_mid2 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 163 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 163 'br' <Predicate = (i_mid2 == 0)> <Delay = 1.29>
ST_3 : Operation 164 [1/2] (2.26ns)   --->   "%in_image_26_V_load = load i48* %in_image_26_V_addr, align 8" [../src/CNN_final.cpp:276]   --->   Operation 164 'load' 'in_image_26_V_load' <Predicate = (i_mid2 != 0 & i_mid2 != 2 & i_mid2 != 4 & i_mid2 != 6 & i_mid2 != 8 & i_mid2 != 10 & i_mid2 != 12 & i_mid2 != 14 & i_mid2 != 16 & i_mid2 != 18 & i_mid2 != 20 & i_mid2 != 22 & i_mid2 != 24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 165 [1/1] (1.29ns)   --->   "br label %1" [../src/CNN_final.cpp:276]   --->   Operation 165 'br' <Predicate = (i_mid2 != 0 & i_mid2 != 2 & i_mid2 != 4 & i_mid2 != 6 & i_mid2 != 8 & i_mid2 != 10 & i_mid2 != 12 & i_mid2 != 14 & i_mid2 != 16 & i_mid2 != 18 & i_mid2 != 20 & i_mid2 != 22 & i_mid2 != 24)> <Delay = 1.29>
ST_3 : Operation 166 [1/1] (0.88ns)   --->   "switch i5 %i_mid2, label %branch82 [
    i5 0, label %branch56
    i5 2, label %branch58
    i5 4, label %branch60
    i5 6, label %branch62
    i5 8, label %branch64
    i5 10, label %branch66
    i5 12, label %branch68
    i5 14, label %branch70
    i5 -16, label %branch72
    i5 -14, label %branch74
    i5 -12, label %branch76
    i5 -10, label %branch78
    i5 -8, label %branch80
  ]" [../src/CNN_final.cpp:278]   --->   Operation 166 'switch' <Predicate = true> <Delay = 0.88>
ST_3 : Operation 167 [1/2] (2.26ns)   --->   "%in_image_24_V_load_1 = load i48* %in_image_24_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 167 'load' 'in_image_24_V_load_1' <Predicate = (i_mid2 == 24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 168 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 168 'br' <Predicate = (i_mid2 == 24)> <Delay = 1.29>
ST_3 : Operation 169 [1/2] (2.26ns)   --->   "%in_image_22_V_load_1 = load i48* %in_image_22_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 169 'load' 'in_image_22_V_load_1' <Predicate = (i_mid2 == 22)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 170 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 170 'br' <Predicate = (i_mid2 == 22)> <Delay = 1.29>
ST_3 : Operation 171 [1/2] (2.26ns)   --->   "%in_image_20_V_load_1 = load i48* %in_image_20_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 171 'load' 'in_image_20_V_load_1' <Predicate = (i_mid2 == 20)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 172 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 172 'br' <Predicate = (i_mid2 == 20)> <Delay = 1.29>
ST_3 : Operation 173 [1/2] (2.26ns)   --->   "%in_image_18_V_load_1 = load i48* %in_image_18_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 173 'load' 'in_image_18_V_load_1' <Predicate = (i_mid2 == 18)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 174 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 174 'br' <Predicate = (i_mid2 == 18)> <Delay = 1.29>
ST_3 : Operation 175 [1/2] (2.26ns)   --->   "%in_image_16_V_load_1 = load i48* %in_image_16_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 175 'load' 'in_image_16_V_load_1' <Predicate = (i_mid2 == 16)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 176 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 176 'br' <Predicate = (i_mid2 == 16)> <Delay = 1.29>
ST_3 : Operation 177 [1/2] (2.26ns)   --->   "%in_image_14_V_load_1 = load i48* %in_image_14_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 177 'load' 'in_image_14_V_load_1' <Predicate = (i_mid2 == 14)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 178 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 178 'br' <Predicate = (i_mid2 == 14)> <Delay = 1.29>
ST_3 : Operation 179 [1/2] (2.26ns)   --->   "%in_image_12_V_load_1 = load i48* %in_image_12_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 179 'load' 'in_image_12_V_load_1' <Predicate = (i_mid2 == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 180 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 180 'br' <Predicate = (i_mid2 == 12)> <Delay = 1.29>
ST_3 : Operation 181 [1/2] (2.26ns)   --->   "%in_image_10_V_load_1 = load i48* %in_image_10_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 181 'load' 'in_image_10_V_load_1' <Predicate = (i_mid2 == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 182 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 182 'br' <Predicate = (i_mid2 == 10)> <Delay = 1.29>
ST_3 : Operation 183 [1/2] (2.26ns)   --->   "%in_image_8_V_load_1 = load i48* %in_image_8_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 183 'load' 'in_image_8_V_load_1' <Predicate = (i_mid2 == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 184 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 184 'br' <Predicate = (i_mid2 == 8)> <Delay = 1.29>
ST_3 : Operation 185 [1/2] (2.26ns)   --->   "%in_image_6_V_load_1 = load i48* %in_image_6_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 185 'load' 'in_image_6_V_load_1' <Predicate = (i_mid2 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 186 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 186 'br' <Predicate = (i_mid2 == 6)> <Delay = 1.29>
ST_3 : Operation 187 [1/2] (2.26ns)   --->   "%in_image_4_V_load_1 = load i48* %in_image_4_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 187 'load' 'in_image_4_V_load_1' <Predicate = (i_mid2 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 188 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 188 'br' <Predicate = (i_mid2 == 4)> <Delay = 1.29>
ST_3 : Operation 189 [1/2] (2.26ns)   --->   "%in_image_2_V_load_1 = load i48* %in_image_2_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 189 'load' 'in_image_2_V_load_1' <Predicate = (i_mid2 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 190 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 190 'br' <Predicate = (i_mid2 == 2)> <Delay = 1.29>
ST_3 : Operation 191 [1/2] (2.26ns)   --->   "%in_image_0_V_load_1 = load i48* %in_image_0_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 191 'load' 'in_image_0_V_load_1' <Predicate = (i_mid2 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 192 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 192 'br' <Predicate = (i_mid2 == 0)> <Delay = 1.29>
ST_3 : Operation 193 [1/2] (2.26ns)   --->   "%in_image_26_V_load_1 = load i48* %in_image_26_V_addr_1, align 8" [../src/CNN_final.cpp:278]   --->   Operation 193 'load' 'in_image_26_V_load_1' <Predicate = (i_mid2 != 0 & i_mid2 != 2 & i_mid2 != 4 & i_mid2 != 6 & i_mid2 != 8 & i_mid2 != 10 & i_mid2 != 12 & i_mid2 != 14 & i_mid2 != 16 & i_mid2 != 18 & i_mid2 != 20 & i_mid2 != 22 & i_mid2 != 24)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 194 [1/1] (1.29ns)   --->   "br label %2" [../src/CNN_final.cpp:278]   --->   Operation 194 'br' <Predicate = (i_mid2 != 0 & i_mid2 != 2 & i_mid2 != 4 & i_mid2 != 6 & i_mid2 != 8 & i_mid2 != 10 & i_mid2 != 12 & i_mid2 != 14 & i_mid2 != 16 & i_mid2 != 18 & i_mid2 != 20 & i_mid2 != 22 & i_mid2 != 24)> <Delay = 1.29>
ST_3 : Operation 195 [1/2] (2.26ns)   --->   "%in_image_25_V_load = load i48* %in_image_25_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 195 'load' 'in_image_25_V_load' <Predicate = (tmp_41_t == 25)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 196 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 196 'br' <Predicate = (tmp_41_t == 25)> <Delay = 1.29>
ST_3 : Operation 197 [1/2] (2.26ns)   --->   "%in_image_23_V_load = load i48* %in_image_23_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 197 'load' 'in_image_23_V_load' <Predicate = (tmp_41_t == 23)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 198 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 198 'br' <Predicate = (tmp_41_t == 23)> <Delay = 1.29>
ST_3 : Operation 199 [1/2] (2.26ns)   --->   "%in_image_21_V_load = load i48* %in_image_21_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 199 'load' 'in_image_21_V_load' <Predicate = (tmp_41_t == 21)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 200 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 200 'br' <Predicate = (tmp_41_t == 21)> <Delay = 1.29>
ST_3 : Operation 201 [1/2] (2.26ns)   --->   "%in_image_19_V_load = load i48* %in_image_19_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 201 'load' 'in_image_19_V_load' <Predicate = (tmp_41_t == 19)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 202 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 202 'br' <Predicate = (tmp_41_t == 19)> <Delay = 1.29>
ST_3 : Operation 203 [1/2] (2.26ns)   --->   "%in_image_17_V_load = load i48* %in_image_17_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 203 'load' 'in_image_17_V_load' <Predicate = (tmp_41_t == 17)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 204 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 204 'br' <Predicate = (tmp_41_t == 17)> <Delay = 1.29>
ST_3 : Operation 205 [1/2] (2.26ns)   --->   "%in_image_15_V_load = load i48* %in_image_15_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 205 'load' 'in_image_15_V_load' <Predicate = (tmp_41_t == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 206 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 206 'br' <Predicate = (tmp_41_t == 15)> <Delay = 1.29>
ST_3 : Operation 207 [1/2] (2.26ns)   --->   "%in_image_13_V_load = load i48* %in_image_13_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 207 'load' 'in_image_13_V_load' <Predicate = (tmp_41_t == 13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 208 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 208 'br' <Predicate = (tmp_41_t == 13)> <Delay = 1.29>
ST_3 : Operation 209 [1/2] (2.26ns)   --->   "%in_image_11_V_load = load i48* %in_image_11_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 209 'load' 'in_image_11_V_load' <Predicate = (tmp_41_t == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 210 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 210 'br' <Predicate = (tmp_41_t == 11)> <Delay = 1.29>
ST_3 : Operation 211 [1/2] (2.26ns)   --->   "%in_image_9_V_load = load i48* %in_image_9_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 211 'load' 'in_image_9_V_load' <Predicate = (tmp_41_t == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 212 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 212 'br' <Predicate = (tmp_41_t == 9)> <Delay = 1.29>
ST_3 : Operation 213 [1/2] (2.26ns)   --->   "%in_image_7_V_load = load i48* %in_image_7_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 213 'load' 'in_image_7_V_load' <Predicate = (tmp_41_t == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 214 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 214 'br' <Predicate = (tmp_41_t == 7)> <Delay = 1.29>
ST_3 : Operation 215 [1/2] (2.26ns)   --->   "%in_image_5_V_load = load i48* %in_image_5_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 215 'load' 'in_image_5_V_load' <Predicate = (tmp_41_t == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 216 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 216 'br' <Predicate = (tmp_41_t == 5)> <Delay = 1.29>
ST_3 : Operation 217 [1/2] (2.26ns)   --->   "%in_image_3_V_load = load i48* %in_image_3_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 217 'load' 'in_image_3_V_load' <Predicate = (tmp_41_t == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 218 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 218 'br' <Predicate = (tmp_41_t == 3)> <Delay = 1.29>
ST_3 : Operation 219 [1/2] (2.26ns)   --->   "%in_image_1_V_load = load i48* %in_image_1_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 219 'load' 'in_image_1_V_load' <Predicate = (tmp_41_t == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 220 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 220 'br' <Predicate = (tmp_41_t == 1)> <Delay = 1.29>
ST_3 : Operation 221 [1/2] (2.26ns)   --->   "%in_image_27_V_load = load i48* %in_image_27_V_addr, align 8" [../src/CNN_final.cpp:281]   --->   Operation 221 'load' 'in_image_27_V_load' <Predicate = (tmp_41_t != 1 & tmp_41_t != 3 & tmp_41_t != 5 & tmp_41_t != 7 & tmp_41_t != 9 & tmp_41_t != 11 & tmp_41_t != 13 & tmp_41_t != 15 & tmp_41_t != 17 & tmp_41_t != 19 & tmp_41_t != 21 & tmp_41_t != 23 & tmp_41_t != 25)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 222 [1/1] (1.29ns)   --->   "br label %._crit_edge126" [../src/CNN_final.cpp:281]   --->   Operation 222 'br' <Predicate = (tmp_41_t != 1 & tmp_41_t != 3 & tmp_41_t != 5 & tmp_41_t != 7 & tmp_41_t != 9 & tmp_41_t != 11 & tmp_41_t != 13 & tmp_41_t != 15 & tmp_41_t != 17 & tmp_41_t != 19 & tmp_41_t != 21 & tmp_41_t != 23 & tmp_41_t != 25)> <Delay = 1.29>
ST_3 : Operation 223 [1/2] (2.26ns)   --->   "%in_image_25_V_load_1 = load i48* %in_image_25_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 223 'load' 'in_image_25_V_load_1' <Predicate = (tmp_41_t == 25)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 224 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 224 'br' <Predicate = (tmp_41_t == 25)> <Delay = 1.29>
ST_3 : Operation 225 [1/2] (2.26ns)   --->   "%in_image_23_V_load_1 = load i48* %in_image_23_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 225 'load' 'in_image_23_V_load_1' <Predicate = (tmp_41_t == 23)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 226 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 226 'br' <Predicate = (tmp_41_t == 23)> <Delay = 1.29>
ST_3 : Operation 227 [1/2] (2.26ns)   --->   "%in_image_21_V_load_1 = load i48* %in_image_21_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 227 'load' 'in_image_21_V_load_1' <Predicate = (tmp_41_t == 21)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 228 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 228 'br' <Predicate = (tmp_41_t == 21)> <Delay = 1.29>
ST_3 : Operation 229 [1/2] (2.26ns)   --->   "%in_image_19_V_load_1 = load i48* %in_image_19_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 229 'load' 'in_image_19_V_load_1' <Predicate = (tmp_41_t == 19)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 230 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 230 'br' <Predicate = (tmp_41_t == 19)> <Delay = 1.29>
ST_3 : Operation 231 [1/2] (2.26ns)   --->   "%in_image_17_V_load_1 = load i48* %in_image_17_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 231 'load' 'in_image_17_V_load_1' <Predicate = (tmp_41_t == 17)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 232 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 232 'br' <Predicate = (tmp_41_t == 17)> <Delay = 1.29>
ST_3 : Operation 233 [1/2] (2.26ns)   --->   "%in_image_15_V_load_1 = load i48* %in_image_15_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 233 'load' 'in_image_15_V_load_1' <Predicate = (tmp_41_t == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 234 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 234 'br' <Predicate = (tmp_41_t == 15)> <Delay = 1.29>
ST_3 : Operation 235 [1/2] (2.26ns)   --->   "%in_image_13_V_load_1 = load i48* %in_image_13_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 235 'load' 'in_image_13_V_load_1' <Predicate = (tmp_41_t == 13)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 236 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 236 'br' <Predicate = (tmp_41_t == 13)> <Delay = 1.29>
ST_3 : Operation 237 [1/2] (2.26ns)   --->   "%in_image_11_V_load_1 = load i48* %in_image_11_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 237 'load' 'in_image_11_V_load_1' <Predicate = (tmp_41_t == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 238 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 238 'br' <Predicate = (tmp_41_t == 11)> <Delay = 1.29>
ST_3 : Operation 239 [1/2] (2.26ns)   --->   "%in_image_9_V_load_1 = load i48* %in_image_9_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 239 'load' 'in_image_9_V_load_1' <Predicate = (tmp_41_t == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 240 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 240 'br' <Predicate = (tmp_41_t == 9)> <Delay = 1.29>
ST_3 : Operation 241 [1/2] (2.26ns)   --->   "%in_image_7_V_load_1 = load i48* %in_image_7_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 241 'load' 'in_image_7_V_load_1' <Predicate = (tmp_41_t == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 242 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 242 'br' <Predicate = (tmp_41_t == 7)> <Delay = 1.29>
ST_3 : Operation 243 [1/2] (2.26ns)   --->   "%in_image_5_V_load_1 = load i48* %in_image_5_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 243 'load' 'in_image_5_V_load_1' <Predicate = (tmp_41_t == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 244 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 244 'br' <Predicate = (tmp_41_t == 5)> <Delay = 1.29>
ST_3 : Operation 245 [1/2] (2.26ns)   --->   "%in_image_3_V_load_1 = load i48* %in_image_3_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 245 'load' 'in_image_3_V_load_1' <Predicate = (tmp_41_t == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 246 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 246 'br' <Predicate = (tmp_41_t == 3)> <Delay = 1.29>
ST_3 : Operation 247 [1/2] (2.26ns)   --->   "%in_image_1_V_load_1 = load i48* %in_image_1_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 247 'load' 'in_image_1_V_load_1' <Predicate = (tmp_41_t == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 248 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 248 'br' <Predicate = (tmp_41_t == 1)> <Delay = 1.29>
ST_3 : Operation 249 [1/2] (2.26ns)   --->   "%in_image_27_V_load_1 = load i48* %in_image_27_V_addr_1, align 8" [../src/CNN_final.cpp:284]   --->   Operation 249 'load' 'in_image_27_V_load_1' <Predicate = (tmp_41_t != 1 & tmp_41_t != 3 & tmp_41_t != 5 & tmp_41_t != 7 & tmp_41_t != 9 & tmp_41_t != 11 & tmp_41_t != 13 & tmp_41_t != 15 & tmp_41_t != 17 & tmp_41_t != 19 & tmp_41_t != 21 & tmp_41_t != 23 & tmp_41_t != 25)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_3 : Operation 250 [1/1] (1.29ns)   --->   "br label %._crit_edge4168" [../src/CNN_final.cpp:284]   --->   Operation 250 'br' <Predicate = (tmp_41_t != 1 & tmp_41_t != 3 & tmp_41_t != 5 & tmp_41_t != 7 & tmp_41_t != 9 & tmp_41_t != 11 & tmp_41_t != 13 & tmp_41_t != 15 & tmp_41_t != 17 & tmp_41_t != 19 & tmp_41_t != 21 & tmp_41_t != 23 & tmp_41_t != 25)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 3.54>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i48 [ %in_image_0_V_load, %branch84 ], [ %in_image_2_V_load, %branch86 ], [ %in_image_4_V_load, %branch88 ], [ %in_image_6_V_load, %branch90 ], [ %in_image_8_V_load, %branch92 ], [ %in_image_10_V_load, %branch94 ], [ %in_image_12_V_load, %branch96 ], [ %in_image_14_V_load, %branch98 ], [ %in_image_16_V_load, %branch100 ], [ %in_image_18_V_load, %branch102 ], [ %in_image_20_V_load, %branch104 ], [ %in_image_22_V_load, %branch106 ], [ %in_image_24_V_load, %branch108 ], [ %in_image_26_V_load, %branch110 ]" [../src/CNN_final.cpp:276]   --->   Operation 251 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%max_V_4 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_s, i32 23, i32 47)" [../src/CNN_final.cpp:276]   --->   Operation 252 'partselect' 'max_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i48 [ %in_image_0_V_load_1, %branch56 ], [ %in_image_2_V_load_1, %branch58 ], [ %in_image_4_V_load_1, %branch60 ], [ %in_image_6_V_load_1, %branch62 ], [ %in_image_8_V_load_1, %branch64 ], [ %in_image_10_V_load_1, %branch66 ], [ %in_image_12_V_load_1, %branch68 ], [ %in_image_14_V_load_1, %branch70 ], [ %in_image_16_V_load_1, %branch72 ], [ %in_image_18_V_load_1, %branch74 ], [ %in_image_20_V_load_1, %branch76 ], [ %in_image_22_V_load_1, %branch78 ], [ %in_image_24_V_load_1, %branch80 ], [ %in_image_26_V_load_1, %branch82 ]" [../src/CNN_final.cpp:278]   --->   Operation 253 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_5 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %max_V_4, i23 0)" [../src/CNN_final.cpp:278]   --->   Operation 254 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (1.33ns)   --->   "%tmp_6 = icmp sgt i48 %p_Val2_4, %tmp_5" [../src/CNN_final.cpp:278]   --->   Operation 255 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.87ns)   --->   "br i1 %tmp_6, label %3, label %._crit_edge" [../src/CNN_final.cpp:278]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.87>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%max_V = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_4, i32 23, i32 47)" [../src/CNN_final.cpp:279]   --->   Operation 257 'partselect' 'max_V' <Predicate = (tmp_6)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.87ns)   --->   "br label %._crit_edge" [../src/CNN_final.cpp:279]   --->   Operation 258 'br' <Predicate = (tmp_6)> <Delay = 0.87>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i25 [ %max_V, %3 ], [ %max_V_4, %2 ]"   --->   Operation 259 'phi' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i48 [ %in_image_1_V_load, %branch29 ], [ %in_image_3_V_load, %branch31 ], [ %in_image_5_V_load, %branch33 ], [ %in_image_7_V_load, %branch35 ], [ %in_image_9_V_load, %branch37 ], [ %in_image_11_V_load, %branch39 ], [ %in_image_13_V_load, %branch41 ], [ %in_image_15_V_load, %branch43 ], [ %in_image_17_V_load, %branch45 ], [ %in_image_19_V_load, %branch47 ], [ %in_image_21_V_load, %branch49 ], [ %in_image_23_V_load, %branch51 ], [ %in_image_25_V_load, %branch53 ], [ %in_image_27_V_load, %branch55 ]" [../src/CNN_final.cpp:281]   --->   Operation 260 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_7 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %p_Val2_5, i23 0)" [../src/CNN_final.cpp:281]   --->   Operation 261 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (1.33ns)   --->   "%tmp_8 = icmp sgt i48 %p_Val2_6, %tmp_7" [../src/CNN_final.cpp:281]   --->   Operation 262 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%max_V_1 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_6, i32 23, i32 47)" [../src/CNN_final.cpp:282]   --->   Operation 263 'partselect' 'max_V_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.87ns)   --->   "br label %._crit_edge41" [../src/CNN_final.cpp:282]   --->   Operation 264 'br' <Predicate = (tmp_8)> <Delay = 0.87>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%p_Val2_8 = phi i48 [ %in_image_1_V_load_1, %branch1 ], [ %in_image_3_V_load_1, %branch3 ], [ %in_image_5_V_load_1, %branch5 ], [ %in_image_7_V_load_1, %branch7 ], [ %in_image_9_V_load_1, %branch9 ], [ %in_image_11_V_load_1, %branch11 ], [ %in_image_13_V_load_1, %branch13 ], [ %in_image_15_V_load_1, %branch15 ], [ %in_image_17_V_load_1, %branch17 ], [ %in_image_19_V_load_1, %branch19 ], [ %in_image_21_V_load_1, %branch21 ], [ %in_image_23_V_load_1, %branch23 ], [ %in_image_25_V_load_1, %branch25 ], [ %in_image_27_V_load_1, %branch27 ]" [../src/CNN_final.cpp:284]   --->   Operation 265 'phi' 'p_Val2_8' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.22>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%y_s = phi i32 [ 0, %0 ], [ %p_s, %._crit_edge42282 ], [ 0, %6 ]" [../src/CNN_final.cpp:291]   --->   Operation 266 'phi' 'y_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%x_s = phi i32 [ 0, %0 ], [ %p_x_1, %._crit_edge42282 ], [ 0, %6 ]" [../src/CNN_final.cpp:291]   --->   Operation 267 'phi' 'x_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @row_col_str)"   --->   Operation 268 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str434) nounwind" [../src/CNN_final.cpp:272]   --->   Operation 269 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str434)" [../src/CNN_final.cpp:272]   --->   Operation 270 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:273]   --->   Operation 271 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 196, i64 196, i64 196)"   --->   Operation 272 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.87ns)   --->   "br i1 %tmp_8, label %4, label %._crit_edge41" [../src/CNN_final.cpp:281]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.87>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i25 [ %max_V_1, %4 ], [ %p_Val2_5, %._crit_edge126 ]"   --->   Operation 274 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_10 = call i48 @_ssdm_op_BitConcatenate.i48.i25.i23(i25 %p_Val2_7, i23 0)" [../src/CNN_final.cpp:284]   --->   Operation 275 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (1.33ns)   --->   "%tmp_11 = icmp sgt i48 %p_Val2_8, %tmp_10" [../src/CNN_final.cpp:284]   --->   Operation 276 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.87ns)   --->   "br i1 %tmp_11, label %5, label %._crit_edge42" [../src/CNN_final.cpp:284]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.87>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%max_V_2 = call i25 @_ssdm_op_PartSelect.i25.i48.i32.i32(i48 %p_Val2_8, i32 23, i32 47)" [../src/CNN_final.cpp:285]   --->   Operation 278 'partselect' 'max_V_2' <Predicate = (tmp_11)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.87ns)   --->   "br label %._crit_edge42" [../src/CNN_final.cpp:285]   --->   Operation 279 'br' <Predicate = (tmp_11)> <Delay = 0.87>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%max_2 = phi i25 [ %max_V_2, %5 ], [ %p_Val2_7, %._crit_edge4168 ]"   --->   Operation 280 'phi' 'max_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_12 = zext i32 %y_s to i64" [../src/CNN_final.cpp:288]   --->   Operation 281 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %x_s to i4" [../src/CNN_final.cpp:291]   --->   Operation 282 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [14 x i25]* %out_image_0_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 283 'getelementptr' 'out_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [14 x i25]* %out_image_1_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 284 'getelementptr' 'out_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [14 x i25]* %out_image_2_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 285 'getelementptr' 'out_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [14 x i25]* %out_image_3_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 286 'getelementptr' 'out_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [14 x i25]* %out_image_4_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 287 'getelementptr' 'out_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [14 x i25]* %out_image_5_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 288 'getelementptr' 'out_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [14 x i25]* %out_image_6_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 289 'getelementptr' 'out_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%out_image_7_V_addr = getelementptr [14 x i25]* %out_image_7_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 290 'getelementptr' 'out_image_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%out_image_8_V_addr = getelementptr [14 x i25]* %out_image_8_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 291 'getelementptr' 'out_image_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%out_image_9_V_addr = getelementptr [14 x i25]* %out_image_9_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 292 'getelementptr' 'out_image_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%out_image_10_V_addr = getelementptr [14 x i25]* %out_image_10_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 293 'getelementptr' 'out_image_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%out_image_11_V_addr = getelementptr [14 x i25]* %out_image_11_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 294 'getelementptr' 'out_image_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%out_image_12_V_addr = getelementptr [14 x i25]* %out_image_12_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 295 'getelementptr' 'out_image_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%out_image_13_V_addr = getelementptr [14 x i25]* %out_image_13_V, i64 0, i64 %tmp_12" [../src/CNN_final.cpp:288]   --->   Operation 296 'getelementptr' 'out_image_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.88ns)   --->   "switch i4 %tmp, label %branch125 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
    i4 7, label %branch119
    i4 -8, label %branch120
    i4 -7, label %branch121
    i4 -6, label %branch122
    i4 -5, label %branch123
    i4 -4, label %branch124
  ]" [../src/CNN_final.cpp:288]   --->   Operation 297 'switch' <Predicate = true> <Delay = 0.88>
ST_5 : Operation 298 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_12_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 298 'store' <Predicate = (tmp == 12)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 299 'br' <Predicate = (tmp == 12)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_11_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 300 'store' <Predicate = (tmp == 11)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 301 'br' <Predicate = (tmp == 11)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_10_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 302 'store' <Predicate = (tmp == 10)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 303 'br' <Predicate = (tmp == 10)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_9_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 304 'store' <Predicate = (tmp == 9)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 305 'br' <Predicate = (tmp == 9)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_8_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 306 'store' <Predicate = (tmp == 8)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 307 'br' <Predicate = (tmp == 8)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_7_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 308 'store' <Predicate = (tmp == 7)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 309 'br' <Predicate = (tmp == 7)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_6_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 310 'store' <Predicate = (tmp == 6)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 311 'br' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_5_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 312 'store' <Predicate = (tmp == 5)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 313 'br' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_4_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 314 'store' <Predicate = (tmp == 4)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 315 'br' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_3_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 316 'store' <Predicate = (tmp == 3)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 317 'br' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_2_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 318 'store' <Predicate = (tmp == 2)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 319 'br' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_1_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 320 'store' <Predicate = (tmp == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 321 'br' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_0_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 322 'store' <Predicate = (tmp == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 323 'br' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (1.14ns)   --->   "store i25 %max_2, i25* %out_image_13_V_addr, align 4" [../src/CNN_final.cpp:288]   --->   Operation 324 'store' <Predicate = (tmp == 13) | (tmp == 14) | (tmp == 15)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 14> <RAM>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "br label %._crit_edge42282" [../src/CNN_final.cpp:288]   --->   Operation 325 'br' <Predicate = (tmp == 13) | (tmp == 14) | (tmp == 15)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (1.51ns)   --->   "%y = add i32 %y_s, 1" [../src/CNN_final.cpp:290]   --->   Operation 326 'add' 'y' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (1.28ns)   --->   "%tmp_13 = icmp eq i32 %y, 14" [../src/CNN_final.cpp:291]   --->   Operation 327 'icmp' 'tmp_13' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (1.51ns)   --->   "%x = add i32 %x_s, 1" [../src/CNN_final.cpp:294]   --->   Operation 328 'add' 'x' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.49ns)   --->   "%p_x_1 = select i1 %tmp_13, i32 %x, i32 %x_s" [../src/CNN_final.cpp:291]   --->   Operation 329 'select' 'p_x_1' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.49ns)   --->   "%p_s = select i1 %tmp_13, i32 0, i32 %y" [../src/CNN_final.cpp:291]   --->   Operation 330 'select' 'p_s' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str434, i32 %tmp_2)" [../src/CNN_final.cpp:297]   --->   Operation 331 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %6, label %.reset"   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/CNN_final.cpp:299]   --->   Operation 333 'return' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp_14', ../src/CNN_final.cpp:271) with incoming values : ('tmp_s', ../src/CNN_final.cpp:271) [45]  (0.872 ns)

 <State 2>: 2.89ns
The critical path consists of the following:
	'phi' operation ('tmp_14', ../src/CNN_final.cpp:271) with incoming values : ('tmp_s', ../src/CNN_final.cpp:271) [45]  (0 ns)
	'select' operation ('j_mid2', ../src/CNN_final.cpp:271) [53]  (0.625 ns)
	'getelementptr' operation ('in_image_16_V_addr', ../src/CNN_final.cpp:276) [67]  (0 ns)
	'load' operation ('in_image_16_V_load', ../src/CNN_final.cpp:276) on array 'in_image_16_V' [89]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('in_image_24_V_load', ../src/CNN_final.cpp:276) on array 'in_image_24_V' [77]  (2.27 ns)

 <State 4>: 3.54ns
The critical path consists of the following:
	'phi' operation ('__Val2__', ../src/CNN_final.cpp:276) with incoming values : ('in_image_24_V_load', ../src/CNN_final.cpp:276) ('in_image_22_V_load', ../src/CNN_final.cpp:276) ('in_image_20_V_load', ../src/CNN_final.cpp:276) ('in_image_18_V_load', ../src/CNN_final.cpp:276) ('in_image_16_V_load', ../src/CNN_final.cpp:276) ('in_image_14_V_load', ../src/CNN_final.cpp:276) ('in_image_12_V_load', ../src/CNN_final.cpp:276) ('in_image_10_V_load', ../src/CNN_final.cpp:276) ('in_image_8_V_load', ../src/CNN_final.cpp:276) ('in_image_6_V_load', ../src/CNN_final.cpp:276) ('in_image_4_V_load', ../src/CNN_final.cpp:276) ('in_image_2_V_load', ../src/CNN_final.cpp:276) ('in_image_0_V_load', ../src/CNN_final.cpp:276) ('in_image_26_V_load', ../src/CNN_final.cpp:276) [119]  (0 ns)
	'icmp' operation ('tmp_6', ../src/CNN_final.cpp:278) [183]  (1.34 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('max.V', ../src/CNN_final.cpp:276) ('max.V', ../src/CNN_final.cpp:279) [189]  (0.872 ns)
	'phi' operation ('__Val2__') with incoming values : ('max.V', ../src/CNN_final.cpp:276) ('max.V', ../src/CNN_final.cpp:279) [189]  (0 ns)
	'icmp' operation ('tmp_8', ../src/CNN_final.cpp:281) [251]  (1.34 ns)

 <State 5>: 4.23ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('max.V', ../src/CNN_final.cpp:276) ('max.V', ../src/CNN_final.cpp:279) ('max.V', ../src/CNN_final.cpp:282) [257]  (0.872 ns)
	'phi' operation ('__Val2__') with incoming values : ('max.V', ../src/CNN_final.cpp:276) ('max.V', ../src/CNN_final.cpp:279) ('max.V', ../src/CNN_final.cpp:282) [257]  (0 ns)
	'icmp' operation ('tmp_11', ../src/CNN_final.cpp:284) [318]  (1.34 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('max.V', ../src/CNN_final.cpp:276) ('max.V', ../src/CNN_final.cpp:279) ('max.V', ../src/CNN_final.cpp:282) ('max.V', ../src/CNN_final.cpp:285) [324]  (0.872 ns)
	'phi' operation ('__Val2__') with incoming values : ('max.V', ../src/CNN_final.cpp:276) ('max.V', ../src/CNN_final.cpp:279) ('max.V', ../src/CNN_final.cpp:282) ('max.V', ../src/CNN_final.cpp:285) [324]  (0 ns)
	'store' operation (../src/CNN_final.cpp:288) of variable '__Val2__' on array 'out_image_8_V' [355]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
