$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module ha_tb $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % sum $end
   $var wire 1 & carry $end
   $scope module uut $end
    $var wire 1 # a $end
    $var wire 1 $ b $end
    $var wire 1 % sum $end
    $var wire 1 & carry $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
#10
1$
1%
#20
1#
0$
#30
1$
0%
1&
#40
