{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681276453899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681276453900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 14:14:13 2023 " "Processing started: Wed Apr 12 14:14:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681276453900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681276453900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project12 -c Project12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project12 -c Project12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681276453900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681276454447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project12 " "Found entity 1: Project12" {  } { { "Project12.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/Project12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681276454500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681276454500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or-pj2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or-pj2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR-PJ2 " "Found entity 1: OR-PJ2" {  } { { "OR-PJ2.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/OR-PJ2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681276454503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681276454503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one-bit_fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file one-bit_fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 One-Bit_FA " "Found entity 1: One-Bit_FA" {  } { { "One-Bit_FA.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/One-Bit_FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681276454507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681276454507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux-alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux-alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX-ALU " "Found entity 1: MUX-ALU" {  } { { "MUX-ALU.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/MUX-ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681276454511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681276454511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "COMP.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/COMP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681276454516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681276454516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and-pj2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and-pj2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND-PJ2 " "Found entity 1: AND-PJ2" {  } { { "AND-PJ2.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/AND-PJ2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681276454520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681276454520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/ADDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681276454524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681276454524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to1_mux_pj2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4to1_mux_pj2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to1_MUX_PJ2 " "Found entity 1: 4to1_MUX_PJ2" {  } { { "4to1_MUX_PJ2.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/4to1_MUX_PJ2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681276454529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681276454529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project12 " "Elaborating entity \"Project12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681276454568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX-ALU MUX-ALU:inst8 " "Elaborating entity \"MUX-ALU\" for hierarchy \"MUX-ALU:inst8\"" {  } { { "Project12.bdf" "inst8" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/Project12.bdf" { { 16 544 736 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681276454571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to1_MUX_PJ2 MUX-ALU:inst8\|4to1_MUX_PJ2:inst " "Elaborating entity \"4to1_MUX_PJ2\" for hierarchy \"MUX-ALU:inst8\|4to1_MUX_PJ2:inst\"" {  } { { "MUX-ALU.bdf" "inst" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/MUX-ALU.bdf" { { 256 432 560 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681276454572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux MUX-ALU:inst8\|4to1_MUX_PJ2:inst\|21mux:inst2 " "Elaborating entity \"21mux\" for hierarchy \"MUX-ALU:inst8\|4to1_MUX_PJ2:inst\|21mux:inst2\"" {  } { { "4to1_MUX_PJ2.bdf" "inst2" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/4to1_MUX_PJ2.bdf" { { 336 680 800 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681276454594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX-ALU:inst8\|4to1_MUX_PJ2:inst\|21mux:inst2 " "Elaborated megafunction instantiation \"MUX-ALU:inst8\|4to1_MUX_PJ2:inst\|21mux:inst2\"" {  } { { "4to1_MUX_PJ2.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/4to1_MUX_PJ2.bdf" { { 336 680 800 416 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681276454596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:inst3 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:inst3\"" {  } { { "Project12.bdf" "inst3" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/Project12.bdf" { { -136 240 472 -40 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681276454641 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "ADDER.bdf" "" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/ADDER.bdf" { { 32 248 344 32 "" "" } { 32 344 344 144 "" "" } { 144 344 344 160 "" "" } { 160 344 344 264 "" "" } { 264 344 344 280 "" "" } { 280 344 344 344 "" "" } { 344 344 344 360 "" "" } { 552 344 344 568 "" "" } { 776 344 344 792 "" "" } { 360 344 344 456 "" "" } { 456 344 344 472 "" "" } { 472 344 344 552 "" "" } { 568 344 344 648 "" "" } { 648 344 344 664 "" "" } { 664 344 344 776 "" "" } { 792 344 344 880 "" "" } { 880 344 344 896 "" "" } { 896 344 344 1032 "" "" } { 128 344 528 144 "ADD_A_IN\[0\]" "" } { 248 344 421 264 "ADD_A_IN\[1\]" "" } { 328 344 544 344 "ADD_A_IN\[2\]" "" } { 440 344 421 456 "ADD_A_IN\[3\]" "" } { 536 344 544 552 "ADD_A_IN\[4\]" "" } { 632 344 421 648 "ADD_A_IN\[5\]" "" } { 760 344 528 776 "ADD_A_IN\[6\]" "" } { 864 344 432 880 "ADD_A_IN\[7\]" "" } { 144 344 528 160 "ADD_B_IN\[0\]" "" } { 264 344 421 280 "ADD_B_IN\[1\]" "" } { 344 344 544 360 "ADD_B_IN\[2\]" "" } { 456 344 421 472 "ADD_B_IN\[3\]" "" } { 552 344 544 568 "ADD_B_IN\[4\]" "" } { 648 344 421 664 "ADD_B_IN\[5\]" "" } { 776 344 528 792 "ADD_B_IN\[6\]" "" } { 880 344 432 896 "ADD_B_IN\[7\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1681276454661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One-Bit_FA ADDER:inst3\|One-Bit_FA:inst6 " "Elaborating entity \"One-Bit_FA\" for hierarchy \"ADDER:inst3\|One-Bit_FA:inst6\"" {  } { { "ADDER.bdf" "inst6" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/ADDER.bdf" { { 744 528 624 840 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681276454678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND-PJ2 AND-PJ2:inst " "Elaborating entity \"AND-PJ2\" for hierarchy \"AND-PJ2:inst\"" {  } { { "Project12.bdf" "inst" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/Project12.bdf" { { -8 240 416 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681276454684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP COMP:inst4 " "Elaborating entity \"COMP\" for hierarchy \"COMP:inst4\"" {  } { { "Project12.bdf" "inst4" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/Project12.bdf" { { 248 240 424 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681276454687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR-PJ2 OR-PJ2:inst5 " "Elaborating entity \"OR-PJ2\" for hierarchy \"OR-PJ2:inst5\"" {  } { { "Project12.bdf" "inst5" { Schematic "E:/University/3-1/ComputerArchitecture/Project12/Project12.bdf" { { 120 240 408 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681276454689 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1681276455281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681276455614 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681276455614 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681276455706 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681276455706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681276455706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681276455706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681276455783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 14:14:15 2023 " "Processing ended: Wed Apr 12 14:14:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681276455783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681276455783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681276455783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681276455783 ""}
