
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jjm469' on host 'en-ec-rhel-ecelinux-17.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Wed Nov 20 20:44:09 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/jjm469/ece6775/final_project/repo/blowfish'
Sourcing Tcl script 'run_opt2.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Setkey_Opt.prj'.
INFO: [HLS 200-10] Adding design file 'blowfish.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Setkey_Opt.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../main.cpp in debug mode
   Compiling ../../../../blowfish.cpp in debug mode
   Generating csim.exe
Ciphertext: 8212bc42fd81000a
Decrypted Text: Wereisms
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'blowfish.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23673 ; free virtual = 32869
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23673 ; free virtual = 32869
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23671 ; free virtual = 32866
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23657 ; free virtual = 32854
INFO: [HLS 200-489] Unrolling loop 'PARRAY_INIT_1' (blowfish.cpp:153) in function 'Blowfish_SetKey' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'SBOX_INIT_1' (blowfish.cpp:159) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'SBOX_INIT_2' (blowfish.cpp:161) in function 'Blowfish_SetKey' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_PARRAY_2' (blowfish.cpp:173) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'GENERATE_PARRAY_1' (blowfish.cpp:184) in function 'Blowfish_SetKey' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'GENERATE_SBOX_1' (blowfish.cpp:192) in function 'Blowfish_SetKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ENCRYPT_FEISTEL' (blowfish.cpp:56) in function 'Encrypt_SetKey' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'initial_sbox' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'std::swap<unsigned int>' into 'Encrypt_SetKey' (blowfish.cpp:63) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23544 ; free virtual = 32742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23527 ; free virtual = 32725
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Blowfish_SetKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feistel'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('S_load_2', blowfish.cpp:134) on array 'S' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'S'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.22 seconds; current allocated memory: 146.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 146.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 147.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 148.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 149.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feistel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feistel'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 150.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Encrypt_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Encrypt_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 151.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Blowfish_SetKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/key_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/P' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Blowfish_SetKey/S' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Blowfish_SetKey' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_0' to 'Blowfish_SetKey_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_1' to 'Blowfish_SetKey_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_2' to 'Blowfish_SetKey_idEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_initial_sbox_3' to 'Blowfish_SetKey_ieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Blowfish_SetKey_urem_7ns_64ns_32_11_seq_1' to 'Blowfish_SetKey_ufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Blowfish_SetKey_ufYi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Blowfish_SetKey'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 155.503 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.94 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'Blowfish_SetKey_ufYi_div'
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_ibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_icud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_idEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Blowfish_SetKey_ieOg_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 23599 ; free virtual = 32805
INFO: [VHDL 208-304] Generating VHDL RTL for Blowfish_SetKey.
INFO: [VLOG 209-307] Generating Verilog RTL for Blowfish_SetKey.
INFO: [HLS 200-112] Total elapsed time: 11.9 seconds; peak allocated memory: 155.503 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 20 20:44:20 2024...
