INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Pro/Pro.srcs/sources_1/new/allfile2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allfile2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Pro/Pro.srcs/sources_1/imports/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Highdecoder
INFO: [VRFC 10-311] analyzing module Lowdecoder
INFO: [VRFC 10-311] analyzing module secondconter
INFO: [VRFC 10-311] analyzing module frequencyDivider
INFO: [VRFC 10-311] analyzing module controlcircuit
INFO: [VRFC 10-311] analyzing module minuteconter
INFO: [VRFC 10-311] analyzing module hourconter
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-311] analyzing module MUXforMinute
INFO: [VRFC 10-311] analyzing module MUXforHour
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Pro/Pro.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Pro/Pro.srcs/sources_1/new/xiaodou.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_fangdou
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Pro/Pro.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
