<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="79" />
   <inputclock preferredWidth="77" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1366" height="728" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation synthesis="VERILOG" block_symbol_file="0" />
</preferences>
