// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_2mm_kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_q0,
        buf2_address0,
        buf2_ce0,
        buf2_q0,
        E_address0,
        E_ce0,
        E_we0,
        E_d0,
        E_address1,
        E_ce1,
        E_q1,
        grp_fu_351_p_din0,
        grp_fu_351_p_din1,
        grp_fu_351_p_opcode,
        grp_fu_351_p_dout0,
        grp_fu_351_p_ce,
        grp_fu_355_p_din0,
        grp_fu_355_p_din1,
        grp_fu_355_p_dout0,
        grp_fu_355_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] C_address0;
output   C_ce0;
input  [31:0] C_q0;
output  [11:0] buf2_address0;
output   buf2_ce0;
input  [31:0] buf2_q0;
output  [11:0] E_address0;
output   E_ce0;
output   E_we0;
output  [31:0] E_d0;
output  [11:0] E_address1;
output   E_ce1;
input  [31:0] E_q1;
output  [31:0] grp_fu_351_p_din0;
output  [31:0] grp_fu_351_p_din1;
output  [1:0] grp_fu_351_p_opcode;
input  [31:0] grp_fu_351_p_dout0;
output   grp_fu_351_p_ce;
output  [31:0] grp_fu_355_p_din0;
output  [31:0] grp_fu_355_p_din1;
input  [31:0] grp_fu_355_p_dout0;
output   grp_fu_355_p_ce;

reg ap_idle;
reg C_ce0;
reg buf2_ce0;
reg E_ce0;
reg E_we0;
reg E_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln44_fu_181_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [11:0] add_ln51_fu_375_p2;
reg   [11:0] add_ln51_reg_479;
reg   [11:0] E_addr_reg_489;
reg   [11:0] E_addr_reg_489_pp0_iter3_reg;
reg   [11:0] E_addr_reg_489_pp0_iter4_reg;
reg   [11:0] E_addr_reg_489_pp0_iter5_reg;
reg   [11:0] E_addr_reg_489_pp0_iter6_reg;
reg   [31:0] v19_reg_500;
reg   [31:0] v20_reg_505;
reg   [31:0] v21_reg_510;
wire   [63:0] select_ln45_2_cast_fu_347_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln49_1_fu_370_p1;
wire   [63:0] zext_ln51_fu_426_p1;
reg   [6:0] j1_fu_52;
wire   [6:0] add_ln46_fu_381_p2;
wire    ap_loop_init;
reg   [6:0] k1_fu_56;
wire   [6:0] select_ln45_3_fu_352_p3;
reg   [13:0] indvar_flatten67_fu_60;
wire   [13:0] select_ln45_4_fu_393_p3;
reg   [6:0] i1_fu_64;
wire   [6:0] select_ln44_1_fu_231_p3;
reg   [18:0] indvar_flatten85_fu_68;
wire   [18:0] add_ln44_1_fu_187_p2;
wire   [5:0] empty_fu_159_p1;
wire   [11:0] tmp_9_cast_fu_163_p3;
wire   [11:0] k1_cast_fu_171_p1;
wire   [0:0] icmp_ln45_fu_205_p2;
wire   [6:0] add_ln44_fu_199_p2;
wire   [5:0] empty_43_fu_219_p1;
wire   [5:0] empty_44_fu_239_p1;
wire   [11:0] tmp_10_cast_fu_223_p3;
wire   [11:0] empty_41_fu_175_p2;
wire   [0:0] icmp_ln46_fu_265_p2;
wire   [0:0] xor_ln44_fu_259_p2;
wire   [6:0] select_ln44_fu_211_p3;
wire   [0:0] and_ln44_fu_271_p2;
wire   [0:0] or_ln45_fu_283_p2;
wire   [6:0] add_ln45_fu_277_p2;
wire   [11:0] tmp_11_cast_fu_243_p3;
wire   [11:0] add_ln45_cast_fu_297_p1;
wire   [5:0] trunc_ln49_1_fu_311_p1;
wire   [5:0] trunc_ln49_fu_307_p1;
wire   [5:0] select_ln44_3_fu_315_p3;
wire   [5:0] select_ln45_1_fu_323_p3;
wire   [11:0] empty_45_fu_301_p2;
wire   [11:0] select_ln44_2_fu_251_p3;
wire   [11:0] select_ln45_2_fu_339_p3;
wire   [6:0] select_ln45_fu_289_p3;
wire   [11:0] tmp_12_cast_fu_331_p3;
wire   [11:0] zext_ln49_fu_360_p1;
wire   [11:0] add_ln49_fu_364_p2;
wire   [13:0] add_ln45_1_fu_387_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_2mm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i1_fu_64 <= 7'd0;
        end else if (((icmp_ln44_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i1_fu_64 <= select_ln44_1_fu_231_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten67_fu_60 <= 14'd0;
        end else if (((icmp_ln44_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten67_fu_60 <= select_ln45_4_fu_393_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten85_fu_68 <= 19'd0;
        end else if (((icmp_ln44_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten85_fu_68 <= add_ln44_1_fu_187_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j1_fu_52 <= 7'd0;
        end else if (((icmp_ln44_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j1_fu_52 <= add_ln46_fu_381_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k1_fu_56 <= 7'd0;
        end else if (((icmp_ln44_fu_181_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k1_fu_56 <= select_ln45_3_fu_352_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        E_addr_reg_489 <= zext_ln51_fu_426_p1;
        E_addr_reg_489_pp0_iter3_reg <= E_addr_reg_489;
        E_addr_reg_489_pp0_iter4_reg <= E_addr_reg_489_pp0_iter3_reg;
        E_addr_reg_489_pp0_iter5_reg <= E_addr_reg_489_pp0_iter4_reg;
        E_addr_reg_489_pp0_iter6_reg <= E_addr_reg_489_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        v19_reg_500 <= grp_fu_355_p_dout0;
        v21_reg_510 <= grp_fu_351_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln44_fu_181_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln51_reg_479 <= add_ln51_fu_375_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        v20_reg_505 <= E_q1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        E_ce0 = 1'b1;
    end else begin
        E_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        E_ce1 = 1'b1;
    end else begin
        E_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        E_we0 = 1'b1;
    end else begin
        E_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln44_fu_181_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf2_ce0 = 1'b1;
    end else begin
        buf2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = select_ln45_2_cast_fu_347_p1;

assign E_address0 = E_addr_reg_489_pp0_iter6_reg;

assign E_address1 = zext_ln51_fu_426_p1;

assign E_d0 = v21_reg_510;

assign add_ln44_1_fu_187_p2 = (indvar_flatten85_fu_68 + 19'd1);

assign add_ln44_fu_199_p2 = (i1_fu_64 + 7'd1);

assign add_ln45_1_fu_387_p2 = (indvar_flatten67_fu_60 + 14'd1);

assign add_ln45_cast_fu_297_p1 = add_ln45_fu_277_p2;

assign add_ln45_fu_277_p2 = (select_ln44_fu_211_p3 + 7'd1);

assign add_ln46_fu_381_p2 = (select_ln45_fu_289_p3 + 7'd1);

assign add_ln49_fu_364_p2 = (tmp_12_cast_fu_331_p3 + zext_ln49_fu_360_p1);

assign add_ln51_fu_375_p2 = (tmp_11_cast_fu_243_p3 + zext_ln49_fu_360_p1);

assign and_ln44_fu_271_p2 = (xor_ln44_fu_259_p2 & icmp_ln46_fu_265_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign buf2_address0 = zext_ln49_1_fu_370_p1;

assign empty_41_fu_175_p2 = (tmp_9_cast_fu_163_p3 + k1_cast_fu_171_p1);

assign empty_43_fu_219_p1 = add_ln44_fu_199_p2[5:0];

assign empty_44_fu_239_p1 = select_ln44_1_fu_231_p3[5:0];

assign empty_45_fu_301_p2 = (tmp_11_cast_fu_243_p3 + add_ln45_cast_fu_297_p1);

assign empty_fu_159_p1 = i1_fu_64[5:0];

assign grp_fu_351_p_ce = 1'b1;

assign grp_fu_351_p_din0 = v20_reg_505;

assign grp_fu_351_p_din1 = v19_reg_500;

assign grp_fu_351_p_opcode = 2'd0;

assign grp_fu_355_p_ce = 1'b1;

assign grp_fu_355_p_din0 = C_q0;

assign grp_fu_355_p_din1 = buf2_q0;

assign icmp_ln44_fu_181_p2 = ((indvar_flatten85_fu_68 == 19'd262144) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_205_p2 = ((indvar_flatten67_fu_60 == 14'd4096) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_265_p2 = ((j1_fu_52 == 7'd64) ? 1'b1 : 1'b0);

assign k1_cast_fu_171_p1 = k1_fu_56;

assign or_ln45_fu_283_p2 = (icmp_ln45_fu_205_p2 | and_ln44_fu_271_p2);

assign select_ln44_1_fu_231_p3 = ((icmp_ln45_fu_205_p2[0:0] == 1'b1) ? add_ln44_fu_199_p2 : i1_fu_64);

assign select_ln44_2_fu_251_p3 = ((icmp_ln45_fu_205_p2[0:0] == 1'b1) ? tmp_10_cast_fu_223_p3 : empty_41_fu_175_p2);

assign select_ln44_3_fu_315_p3 = ((icmp_ln45_fu_205_p2[0:0] == 1'b1) ? 6'd0 : trunc_ln49_1_fu_311_p1);

assign select_ln44_fu_211_p3 = ((icmp_ln45_fu_205_p2[0:0] == 1'b1) ? 7'd0 : k1_fu_56);

assign select_ln45_1_fu_323_p3 = ((and_ln44_fu_271_p2[0:0] == 1'b1) ? trunc_ln49_fu_307_p1 : select_ln44_3_fu_315_p3);

assign select_ln45_2_cast_fu_347_p1 = select_ln45_2_fu_339_p3;

assign select_ln45_2_fu_339_p3 = ((and_ln44_fu_271_p2[0:0] == 1'b1) ? empty_45_fu_301_p2 : select_ln44_2_fu_251_p3);

assign select_ln45_3_fu_352_p3 = ((and_ln44_fu_271_p2[0:0] == 1'b1) ? add_ln45_fu_277_p2 : select_ln44_fu_211_p3);

assign select_ln45_4_fu_393_p3 = ((icmp_ln45_fu_205_p2[0:0] == 1'b1) ? 14'd1 : add_ln45_1_fu_387_p2);

assign select_ln45_fu_289_p3 = ((or_ln45_fu_283_p2[0:0] == 1'b1) ? 7'd0 : j1_fu_52);

assign tmp_10_cast_fu_223_p3 = {{empty_43_fu_219_p1}, {6'd0}};

assign tmp_11_cast_fu_243_p3 = {{empty_44_fu_239_p1}, {6'd0}};

assign tmp_12_cast_fu_331_p3 = {{select_ln45_1_fu_323_p3}, {6'd0}};

assign tmp_9_cast_fu_163_p3 = {{empty_fu_159_p1}, {6'd0}};

assign trunc_ln49_1_fu_311_p1 = k1_fu_56[5:0];

assign trunc_ln49_fu_307_p1 = add_ln45_fu_277_p2[5:0];

assign xor_ln44_fu_259_p2 = (icmp_ln45_fu_205_p2 ^ 1'd1);

assign zext_ln49_1_fu_370_p1 = add_ln49_fu_364_p2;

assign zext_ln49_fu_360_p1 = select_ln45_fu_289_p3;

assign zext_ln51_fu_426_p1 = add_ln51_reg_479;

endmodule //kernel_2mm_kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1
