{
    "instructionRelations": {
        "compressed" : {
            "add": [
                "c.add",
                "c.mv"
            ],
            "addi":[
                "c.li",
                "c.addi",
                "c.addi16sp",
                "c.addi4spn"
            ],
            "addiw": "c.addiw",
            "addw": "c.addw",
            "and": "c.and",
            "andi": "c.andi",
            "beq": "c.beqz",
            "bne": "c.bnez",
            "ebreak": "c.ebreak",
            "fld": [
                "c.fldsp",
                "c.fld"
            ],
            "flw":[
                "c.flwsp",
                "c.flw"
            ],
            "fsd": [
                "c.fsdsp",
                "c.fsd"
            ],
            "fsw":[
                "c.fswsp",
                "c.fsw"
            ],
            "jal":[
                "c.j",
                "c.jal"
            ],
            "jalr":[
                "c.jr",
                "c.jalr"
            ],
            "ld": [
                "c.ldsp",
                "c.ld"
            ],
            "lw":[
                "c.lwsp",
                "c.lw"
            ],
            "lui": "c.lui",
            "or": "c.or",
            "sd": [
                "c.sdsp",
                "c.sd"
            ],
            "sw":[
                "c.swsp",
                "c.sw"
            ],
            "slli":[
                "c.slli"
            ],
            "srai": "c.srai",
            "srli": "c.srli",
            "sub": "c.sub",
            "subw": "c.subw",
            "xor": "c.xor"
        },
        "pseudoinstructions":{
            "bgez": "bge",
            "bgt": "blt",
            "bgtu": "bltu",
            "bgtz": "blt",
            "ble": "bge",
            "bleu": "bgeu",
            "blez": "bge",
            "bltz": "blt",
            "bnez": "bne",
            "call": [
                "auipc",
                "jalr"
            ],
            "csrs": "csrrs",
            "crsi": "csrrsi",
            "csrw": "csrrw",
            "csrwi": "csrrwi",
            "fabs.d": "fsgnjx.d",
            "fabs.s": "fsgnjx.s",
            "fmv.d": "fsgnj.d",
            "fmv.s": "fsgnj.s",
            "fneg.d": "fsgnjn.s",
            "frcsr": "csrrs",
            "frflags": "csrrs",
            "frrm": "csrrs",
            "fscsr": "csrrw",
            "fsflags": "csrrw",
            "fsrm": "csrrw",
            "j": "jal",
            "jr": "jar",
            "li": [
                "lui",
                "addi",
                "slli"
            ],
            "lla": [
                "auipc",
                "addi"
            ],
            "mv": "addi",
            "neg": "sub",
            "negw": "subw",
            "nop": "addi",
            "not": "xori",
            "rdcycle": "csrrs",
            "rdcycleh": "csrrs",
            "rdinstret": "csrrs",
            "rdinstreth": "csrrs",
            "rdtime": "csrrs",
            "rdtimeh": "csrrs",
            "ret": "jalr",
            "seqz": "sltiu",
            "sext.w": "addiw",
            "sgtz": "slt",
            "sltz": "slt",
            "snez": "sltu",
            "tail": "auipc"
        },
        "sizeSign":{

        },
        "floatingPoint": {
            
        }

    },
    "formats": {
        "R": {
            "meaning": "Register",
            "format": {
                "funct7": 7,
                "rs2": 5,
                "rs1": 5,
                "funct3": 3,
                "rd": 5,
                "opcode": 7
            },
            "instructions": [

            ],
            "relative": "CR"
        },
        "I": {
            "meaning": "Immediate",
            "format": {
                "imm[11:0]": 12,
                "rs1": 5,
                "funct3": 3,
                "rd": 5,
                "opcode": 7
            },
            "instructions": [

            ],
            "relative": [
                "CI",
                "CIW"
            ]
        },
        "S": {
            "meaning": "Store",
            "format": {
                "imm[11:5]": 7,
                "rs2": 5,
                "rs1": 5,
                "funct3": 3,
                "imm[4:0]": 5,
                "opcode": 7
            },
            "instructions": [

            ],
            "relative": "CSS"
        },
        "B": {
            "meaning": "Branch",
            "format": {
                "imm[12|10:5]": 7,
                "rs2": 5,
                "rs1": 5,
                "funct3": 3,
                "imm[4:1|11]": 5,
                "opcode": 7
            },
            "instructions": [

            ],
            "relative": "CB"
        },
        "U":  {
            "meaning": "Upper Immediate",
            "format": {
                "imm[31:12]": 20,
                "rd": 5,
                "opcode": 7
            },
            "instructions": [

            ]
        },
        "J":  {
            "meaning": "Jump",
            "format": {
                "imm[20|10:1|11|19:12]": 20,
                "rd": 5,
                "opcode": 7
            },
            "instructions": [

            ],
            "relative": "CJ"
        },
        "CR": {
            "meaning": "Compressed Register",
            "format": {
                "funct4": 4,
                "rd/rs1": 5,
                "rs2": 5,
                "opcode": 2
            },
            "instructions": [

            ],
            "relative": "R"
        },
        "CI": {
            "meaning": "Compressed Immediate",
            "format": {
                "funct3": 3,
                "imm1": 1,
                "rd/rs1": 5,
                "imm5": 5,
                "opcode": 2
            },
            "instructions": [

            ],
            "relative": "I"
        },
        "CSS": {
            "meaning": "Compressed Stack-relative Store",
            "format": {
                "funct3": 3,
                "imm6": 6,
                "rs2": 5,
                "opcode": 2
            },
            "instructions": [

            ],
            "relative": "S"
        },
        "CIW": {
            "meaning": "Compressed Wide Immediate",
            "format": {
                "funct3": 3,
                "imm8": 8,
                "rd'": 3,
                "opcode": 2
            },
            "instructions": [

            ],
            "relative": "I"
        },
        "CL": {
            "meaning": "Compressed Load",
            "format": {
                "funct3": 3,
                "imm3": 3,
                "rs1'": 3,
                "imm2": 2,
                "rd'": 3,
                "opcode": 2
            },
            "instructions": [

            ],
            "relative": "L"
        },
        "CS": {
            "meaning": "Compressed Store",
            "format": {
                "funct3": 3,
                "imm3": 3,
                "rs1'": 3,
                "imm2": 2,
                "rs2'": 3,
                "opcode": 2
            },
            "instructions": [

            ],
            "relative": "S"
        },
        "CA": {
            "meaning": "Compressed Arithmetic",
            "format": {
                "funct6": 6,
                "rd'/rs1'": 3,
                "funct2": 2,
                "rs2'": 3,
                "opcode": 2
            },
            "instructions": [

            ]
        },
        "CB": {
            "meaning": "Compressed Branch/Arithmetic",
            "format": {
                "funct3": 3,
                "offset3": 3,
                "rs1'": 3,
                "offset5": 5,
                "opcode": 2
            },
            "instructions": [

            ],
            "relative": "B"
        },
        "CJ": {
            "meaning": "Compressed Jump",
            "format": {
                "funct3": 3,
                "jump target": 11,
                "opcode": 2
            },
            "instructions": [

            ],
            "relative": "J"
        }
    },
    "modules":{
        "I": {
            "RV32": [
    
            ],
            "RV64": [
    
            ]
        },
        "I priviledged": {
            "RV32": [
    
            ],
            "RV64": [
    
            ]
        },
        "M": {
            "RV32": [
                "div",
                "divu",
                "mul",
                "mulh",
                "mulhsu",
                "mulhu",
                "rem",
                "remu"    
            ],
            "RV64": [
                "div",
                "divu",
                "divuw",
                "divw",
                "mul",
                "mulh",
                "mulhsu",
                "mulhu",
                "mulw",
                "rem",
                "remu",
                "remuw",
                "remw"    
            ]
        },
        "A": {
            "RV32": [
    
            ],
            "RV64": [
    
            ]
        },
        "F": {
            "RV32": [
    
            ],
            "RV64": [
    
            ]
        },
        "D": {
            "RV32": [
    
            ],
            "RV64": [
    
            ]
        },
        "FC": {
            "RV32": [
                "c.flw",
                "c.flwsp",
                "c.fsw",
                "c.fswsp"
            ]
        },
        "DC" : {
            "RV32": [
                "c.fld",
                "c.fldsp",
                "c.fsd",
                "c.fsdsp"    
            ],
            "RV64": [
                "c.fld",
                "c.fldsp",
                "c.fsd",
                "c.fsdsp"    
            ]
        },
        "C": {
            "RV32": [
                "c.add",
                "c.addi",
                "c.addi16sp",
                "c.addi4spn",
                "c.and",
                "c.andi",
                "c.beqz",
                "c.bnez",
                "c.ebreak",
                "c.j",
                "c.jal",
                "c.jalr",
                "c.jr",
                "c.li",
                "c.lui",
                "c.lw",
                "c.lwsp",
                "c.mv",
                "c.or",
                "c.slli",
                "c.srai",
                "c.srli",
                "c.sub",
                "c.sw",
                "c.swsp",
                "c.xor"
            ],
            "RV64": [
                "c.add",
                "c.addi",
                "c.addi16sp",
                "c.addi4spn",
                "c.addiw",
                "c.and",
                "c.addw",
                "c.andi",
                "c.beqz",
                "c.bnez",
                "c.ebreak",
                "c.j",
                "c.jalr",
                "c.jr",
                "c.ld",
                "c.ldsp",
                "c.li",
                "c.lui",
                "c.lw",
                "c.lwsp",
                "c.mv",
                "c.or",
                "c.sd",
                "c.sdsp",
                "c.slli",
                "c.srai",
                "c.srli",
                "c.sub",
                "c.subw",
                "c.sw",
                "c.swsp",
                "c.xor"    
            ]
        },
        "Cold": {
            "RV32": [
                "c.add",
                "c.addi",
                "c.addi16sp",
                "c.addi4spn",
                "c.addiw",
                "c.and",
                "c.addw",
                "c.andi",
                "c.beqz",
                "c.bnez",
                "c.ebreak",
                "c.fld",
                "c.fldsp",
                "c.flw",
                "c.flwsp",
                "c.fsd",
                "c.fsdsp",
                "c.fsw",
                "c.fswsp",
                "c.j",
                "c.jal",
                "c.jalr",
                "c.jr",
                "c.ld",
                "c.ldsp",
                "c.li",
                "c.lui",
                "c.lw",
                "c.lwsp",
                "c.mv",
                "c.or",
                "c.sd",
                "c.sdsp",
                "c.slli",
                "c.srai",
                "c.srli",
                "c.sub",
                "c.subw",
                "c.sw",
                "c.swsp",
                "c.xor"        
            ],
            "RV64": [
    
            ]

        }
    }
}