#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5d945164ade0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5d945164d720 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x5d9451688770 .functor NOT 1, L_0x5d94516c3af0, C4<0>, C4<0>, C4<0>;
L_0x5d9451676c50 .functor XOR 8, L_0x5d94516c3680, L_0x5d94516c3840, C4<00000000>, C4<00000000>;
L_0x5d94516657a0 .functor XOR 8, L_0x5d9451676c50, L_0x5d94516c3980, C4<00000000>, C4<00000000>;
v0x5d94516c1260_0 .net *"_ivl_10", 7 0, L_0x5d94516c3980;  1 drivers
v0x5d94516c1360_0 .net *"_ivl_12", 7 0, L_0x5d94516657a0;  1 drivers
v0x5d94516c1440_0 .net *"_ivl_2", 7 0, L_0x5d94516c35e0;  1 drivers
v0x5d94516c1500_0 .net *"_ivl_4", 7 0, L_0x5d94516c3680;  1 drivers
v0x5d94516c15e0_0 .net *"_ivl_6", 7 0, L_0x5d94516c3840;  1 drivers
v0x5d94516c1710_0 .net *"_ivl_8", 7 0, L_0x5d9451676c50;  1 drivers
v0x5d94516c17f0_0 .net "areset", 0 0, L_0x5d9451649c90;  1 drivers
v0x5d94516c1890_0 .var "clk", 0 0;
v0x5d94516c1930_0 .net "predict_history_dut", 6 0, v0x5d94516c0640_0;  1 drivers
v0x5d94516c1a80_0 .net "predict_history_ref", 6 0, L_0x5d94516c3450;  1 drivers
v0x5d94516c1b20_0 .net "predict_pc", 6 0, L_0x5d94516c26e0;  1 drivers
v0x5d94516c1bc0_0 .net "predict_taken_dut", 0 0, v0x5d94516c0830_0;  1 drivers
v0x5d94516c1c60_0 .net "predict_taken_ref", 0 0, L_0x5d94516c3290;  1 drivers
v0x5d94516c1d00_0 .net "predict_valid", 0 0, v0x5d94516bdb80_0;  1 drivers
v0x5d94516c1da0_0 .var/2u "stats1", 223 0;
v0x5d94516c1e40_0 .var/2u "strobe", 0 0;
v0x5d94516c1f00_0 .net "tb_match", 0 0, L_0x5d94516c3af0;  1 drivers
v0x5d94516c20b0_0 .net "tb_mismatch", 0 0, L_0x5d9451688770;  1 drivers
v0x5d94516c2150_0 .net "train_history", 6 0, L_0x5d94516c2c90;  1 drivers
v0x5d94516c2210_0 .net "train_mispredicted", 0 0, L_0x5d94516c2b30;  1 drivers
v0x5d94516c22b0_0 .net "train_pc", 6 0, L_0x5d94516c2e20;  1 drivers
v0x5d94516c2370_0 .net "train_taken", 0 0, L_0x5d94516c2910;  1 drivers
v0x5d94516c2410_0 .net "train_valid", 0 0, v0x5d94516be500_0;  1 drivers
v0x5d94516c24b0_0 .net "wavedrom_enable", 0 0, v0x5d94516be5d0_0;  1 drivers
v0x5d94516c2550_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x5d94516be670_0;  1 drivers
v0x5d94516c25f0_0 .net "wavedrom_title", 511 0, v0x5d94516be750_0;  1 drivers
L_0x5d94516c35e0 .concat [ 7 1 0 0], L_0x5d94516c3450, L_0x5d94516c3290;
L_0x5d94516c3680 .concat [ 7 1 0 0], L_0x5d94516c3450, L_0x5d94516c3290;
L_0x5d94516c3840 .concat [ 7 1 0 0], v0x5d94516c0640_0, v0x5d94516c0830_0;
L_0x5d94516c3980 .concat [ 7 1 0 0], L_0x5d94516c3450, L_0x5d94516c3290;
L_0x5d94516c3af0 .cmp/eeq 8, L_0x5d94516c35e0, L_0x5d94516657a0;
S_0x5d945164f1b0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x5d945164d720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x5d9451648e20 .param/l "LNT" 0 3 22, C4<01>;
P_0x5d9451648e60 .param/l "LT" 0 3 22, C4<10>;
P_0x5d9451648ea0 .param/l "SNT" 0 3 22, C4<00>;
P_0x5d9451648ee0 .param/l "ST" 0 3 22, C4<11>;
P_0x5d9451648f20 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x5d9451649e60 .functor XOR 7, v0x5d94516bbb30_0, L_0x5d94516c26e0, C4<0000000>, C4<0000000>;
L_0x5d945164a3e0 .functor XOR 7, L_0x5d94516c2c90, L_0x5d94516c2e20, C4<0000000>, C4<0000000>;
v0x5d9451688600_0 .net *"_ivl_11", 0 0, L_0x5d94516c31a0;  1 drivers
L_0x7e3ec46af1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5d94516888d0_0 .net *"_ivl_12", 0 0, L_0x7e3ec46af1c8;  1 drivers
L_0x7e3ec46af210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5d9451649b10_0 .net *"_ivl_16", 6 0, L_0x7e3ec46af210;  1 drivers
v0x5d9451649d50_0 .net *"_ivl_4", 1 0, L_0x5d94516c2fb0;  1 drivers
v0x5d9451649f20_0 .net *"_ivl_6", 8 0, L_0x5d94516c30b0;  1 drivers
L_0x7e3ec46af180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d945164a4a0_0 .net *"_ivl_9", 1 0, L_0x7e3ec46af180;  1 drivers
v0x5d94516bb810_0 .net "areset", 0 0, L_0x5d9451649c90;  alias, 1 drivers
v0x5d94516bb8d0_0 .net "clk", 0 0, v0x5d94516c1890_0;  1 drivers
v0x5d94516bb990 .array "pht", 0 127, 1 0;
v0x5d94516bba50_0 .net "predict_history", 6 0, L_0x5d94516c3450;  alias, 1 drivers
v0x5d94516bbb30_0 .var "predict_history_r", 6 0;
v0x5d94516bbc10_0 .net "predict_index", 6 0, L_0x5d9451649e60;  1 drivers
v0x5d94516bbcf0_0 .net "predict_pc", 6 0, L_0x5d94516c26e0;  alias, 1 drivers
v0x5d94516bbdd0_0 .net "predict_taken", 0 0, L_0x5d94516c3290;  alias, 1 drivers
v0x5d94516bbe90_0 .net "predict_valid", 0 0, v0x5d94516bdb80_0;  alias, 1 drivers
v0x5d94516bbf50_0 .net "train_history", 6 0, L_0x5d94516c2c90;  alias, 1 drivers
v0x5d94516bc030_0 .net "train_index", 6 0, L_0x5d945164a3e0;  1 drivers
v0x5d94516bc220_0 .net "train_mispredicted", 0 0, L_0x5d94516c2b30;  alias, 1 drivers
v0x5d94516bc2e0_0 .net "train_pc", 6 0, L_0x5d94516c2e20;  alias, 1 drivers
v0x5d94516bc3c0_0 .net "train_taken", 0 0, L_0x5d94516c2910;  alias, 1 drivers
v0x5d94516bc480_0 .net "train_valid", 0 0, v0x5d94516be500_0;  alias, 1 drivers
E_0x5d945165c3c0 .event posedge, v0x5d94516bb810_0, v0x5d94516bb8d0_0;
L_0x5d94516c2fb0 .array/port v0x5d94516bb990, L_0x5d94516c30b0;
L_0x5d94516c30b0 .concat [ 7 2 0 0], L_0x5d9451649e60, L_0x7e3ec46af180;
L_0x5d94516c31a0 .part L_0x5d94516c2fb0, 1, 1;
L_0x5d94516c3290 .functor MUXZ 1, L_0x7e3ec46af1c8, L_0x5d94516c31a0, v0x5d94516bdb80_0, C4<>;
L_0x5d94516c3450 .functor MUXZ 7, L_0x7e3ec46af210, v0x5d94516bbb30_0, v0x5d94516bdb80_0, C4<>;
S_0x5d9451662570 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x5d945164f1b0;
 .timescale -12 -12;
v0x5d94516881e0_0 .var/i "i", 31 0;
S_0x5d94516bc6a0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x5d945164d720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x5d94516bc850 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x5d9451649c90 .functor BUFZ 1, v0x5d94516bdc50_0, C4<0>, C4<0>, C4<0>;
L_0x7e3ec46af0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5d94516bd470_0 .net *"_ivl_10", 0 0, L_0x7e3ec46af0a8;  1 drivers
L_0x7e3ec46af0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5d94516bd550_0 .net *"_ivl_14", 6 0, L_0x7e3ec46af0f0;  1 drivers
L_0x7e3ec46af138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5d94516bd630_0 .net *"_ivl_18", 6 0, L_0x7e3ec46af138;  1 drivers
L_0x7e3ec46af018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5d94516bd6f0_0 .net *"_ivl_2", 6 0, L_0x7e3ec46af018;  1 drivers
L_0x7e3ec46af060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5d94516bd7d0_0 .net *"_ivl_6", 0 0, L_0x7e3ec46af060;  1 drivers
v0x5d94516bd900_0 .net "areset", 0 0, L_0x5d9451649c90;  alias, 1 drivers
v0x5d94516bd9a0_0 .net "clk", 0 0, v0x5d94516c1890_0;  alias, 1 drivers
v0x5d94516bda40_0 .net "predict_pc", 6 0, L_0x5d94516c26e0;  alias, 1 drivers
v0x5d94516bdae0_0 .var "predict_pc_r", 6 0;
v0x5d94516bdb80_0 .var "predict_valid", 0 0;
v0x5d94516bdc50_0 .var "reset", 0 0;
v0x5d94516bdcf0_0 .net "tb_match", 0 0, L_0x5d94516c3af0;  alias, 1 drivers
v0x5d94516bddb0_0 .net "train_history", 6 0, L_0x5d94516c2c90;  alias, 1 drivers
v0x5d94516bdea0_0 .var "train_history_r", 6 0;
v0x5d94516bdf60_0 .net "train_mispredicted", 0 0, L_0x5d94516c2b30;  alias, 1 drivers
v0x5d94516be030_0 .var "train_mispredicted_r", 0 0;
v0x5d94516be0d0_0 .net "train_pc", 6 0, L_0x5d94516c2e20;  alias, 1 drivers
v0x5d94516be2d0_0 .var "train_pc_r", 6 0;
v0x5d94516be390_0 .net "train_taken", 0 0, L_0x5d94516c2910;  alias, 1 drivers
v0x5d94516be460_0 .var "train_taken_r", 0 0;
v0x5d94516be500_0 .var "train_valid", 0 0;
v0x5d94516be5d0_0 .var "wavedrom_enable", 0 0;
v0x5d94516be670_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x5d94516be750_0 .var "wavedrom_title", 511 0;
E_0x5d945165b860/0 .event negedge, v0x5d94516bb8d0_0;
E_0x5d945165b860/1 .event posedge, v0x5d94516bb8d0_0;
E_0x5d945165b860 .event/or E_0x5d945165b860/0, E_0x5d945165b860/1;
L_0x5d94516c26e0 .functor MUXZ 7, L_0x7e3ec46af018, v0x5d94516bdae0_0, v0x5d94516bdb80_0, C4<>;
L_0x5d94516c2910 .functor MUXZ 1, L_0x7e3ec46af060, v0x5d94516be460_0, v0x5d94516be500_0, C4<>;
L_0x5d94516c2b30 .functor MUXZ 1, L_0x7e3ec46af0a8, v0x5d94516be030_0, v0x5d94516be500_0, C4<>;
L_0x5d94516c2c90 .functor MUXZ 7, L_0x7e3ec46af0f0, v0x5d94516bdea0_0, v0x5d94516be500_0, C4<>;
L_0x5d94516c2e20 .functor MUXZ 7, L_0x7e3ec46af138, v0x5d94516be2d0_0, v0x5d94516be500_0, C4<>;
S_0x5d94516bca50 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x5d94516bc6a0;
 .timescale -12 -12;
v0x5d94516bccb0_0 .var/2u "arfail", 0 0;
v0x5d94516bcd90_0 .var "async", 0 0;
v0x5d94516bce50_0 .var/2u "datafail", 0 0;
v0x5d94516bcef0_0 .var/2u "srfail", 0 0;
E_0x5d945165b610 .event posedge, v0x5d94516bb8d0_0;
E_0x5d945163c820 .event negedge, v0x5d94516bb8d0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x5d945165b610;
    %wait E_0x5d945165b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d945165b610;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x5d945163c820;
    %load/vec4 v0x5d94516bdcf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5d94516bce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %wait E_0x5d945165b610;
    %load/vec4 v0x5d94516bdcf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5d94516bccb0_0, 0, 1;
    %wait E_0x5d945165b610;
    %load/vec4 v0x5d94516bdcf0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x5d94516bcef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %load/vec4 v0x5d94516bcef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5d94516bccb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x5d94516bcd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x5d94516bce50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5d94516bcd90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x5d94516bcfb0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x5d94516bc6a0;
 .timescale -12 -12;
v0x5d94516bd1b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5d94516bd290 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x5d94516bc6a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5d94516be9d0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x5d945164d720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x5d94516beb90 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x5d94516bf190_0 .net "areset", 0 0, L_0x5d9451649c90;  alias, 1 drivers
v0x5d94516bf2a0_0 .net "clk", 0 0, v0x5d94516c1890_0;  alias, 1 drivers
v0x5d94516bf3b0_0 .var "global_history", 6 0;
v0x5d94516bf450_0 .var/i "i", 31 0;
v0x5d94516bf530 .array "pht", 0 127, 1 0;
v0x5d94516c0640_0 .var "predict_history", 6 0;
v0x5d94516c0720_0 .net "predict_pc", 6 0, L_0x5d94516c26e0;  alias, 1 drivers
v0x5d94516c0830_0 .var "predict_taken", 0 0;
v0x5d94516c08f0_0 .net "predict_valid", 0 0, v0x5d94516bdb80_0;  alias, 1 drivers
v0x5d94516c0990_0 .net "train_history", 6 0, L_0x5d94516c2c90;  alias, 1 drivers
v0x5d94516c0aa0_0 .net "train_mispredicted", 0 0, L_0x5d94516c2b30;  alias, 1 drivers
v0x5d94516c0b90_0 .net "train_pc", 6 0, L_0x5d94516c2e20;  alias, 1 drivers
v0x5d94516c0ca0_0 .net "train_taken", 0 0, L_0x5d94516c2910;  alias, 1 drivers
v0x5d94516c0d90_0 .net "train_valid", 0 0, v0x5d94516be500_0;  alias, 1 drivers
v0x5d94516bf530_0 .array/port v0x5d94516bf530, 0;
E_0x5d94516a14e0/0 .event anyedge, v0x5d94516bbe90_0, v0x5d94516bbcf0_0, v0x5d94516bf3b0_0, v0x5d94516bf530_0;
v0x5d94516bf530_1 .array/port v0x5d94516bf530, 1;
v0x5d94516bf530_2 .array/port v0x5d94516bf530, 2;
v0x5d94516bf530_3 .array/port v0x5d94516bf530, 3;
v0x5d94516bf530_4 .array/port v0x5d94516bf530, 4;
E_0x5d94516a14e0/1 .event anyedge, v0x5d94516bf530_1, v0x5d94516bf530_2, v0x5d94516bf530_3, v0x5d94516bf530_4;
v0x5d94516bf530_5 .array/port v0x5d94516bf530, 5;
v0x5d94516bf530_6 .array/port v0x5d94516bf530, 6;
v0x5d94516bf530_7 .array/port v0x5d94516bf530, 7;
v0x5d94516bf530_8 .array/port v0x5d94516bf530, 8;
E_0x5d94516a14e0/2 .event anyedge, v0x5d94516bf530_5, v0x5d94516bf530_6, v0x5d94516bf530_7, v0x5d94516bf530_8;
v0x5d94516bf530_9 .array/port v0x5d94516bf530, 9;
v0x5d94516bf530_10 .array/port v0x5d94516bf530, 10;
v0x5d94516bf530_11 .array/port v0x5d94516bf530, 11;
v0x5d94516bf530_12 .array/port v0x5d94516bf530, 12;
E_0x5d94516a14e0/3 .event anyedge, v0x5d94516bf530_9, v0x5d94516bf530_10, v0x5d94516bf530_11, v0x5d94516bf530_12;
v0x5d94516bf530_13 .array/port v0x5d94516bf530, 13;
v0x5d94516bf530_14 .array/port v0x5d94516bf530, 14;
v0x5d94516bf530_15 .array/port v0x5d94516bf530, 15;
v0x5d94516bf530_16 .array/port v0x5d94516bf530, 16;
E_0x5d94516a14e0/4 .event anyedge, v0x5d94516bf530_13, v0x5d94516bf530_14, v0x5d94516bf530_15, v0x5d94516bf530_16;
v0x5d94516bf530_17 .array/port v0x5d94516bf530, 17;
v0x5d94516bf530_18 .array/port v0x5d94516bf530, 18;
v0x5d94516bf530_19 .array/port v0x5d94516bf530, 19;
v0x5d94516bf530_20 .array/port v0x5d94516bf530, 20;
E_0x5d94516a14e0/5 .event anyedge, v0x5d94516bf530_17, v0x5d94516bf530_18, v0x5d94516bf530_19, v0x5d94516bf530_20;
v0x5d94516bf530_21 .array/port v0x5d94516bf530, 21;
v0x5d94516bf530_22 .array/port v0x5d94516bf530, 22;
v0x5d94516bf530_23 .array/port v0x5d94516bf530, 23;
v0x5d94516bf530_24 .array/port v0x5d94516bf530, 24;
E_0x5d94516a14e0/6 .event anyedge, v0x5d94516bf530_21, v0x5d94516bf530_22, v0x5d94516bf530_23, v0x5d94516bf530_24;
v0x5d94516bf530_25 .array/port v0x5d94516bf530, 25;
v0x5d94516bf530_26 .array/port v0x5d94516bf530, 26;
v0x5d94516bf530_27 .array/port v0x5d94516bf530, 27;
v0x5d94516bf530_28 .array/port v0x5d94516bf530, 28;
E_0x5d94516a14e0/7 .event anyedge, v0x5d94516bf530_25, v0x5d94516bf530_26, v0x5d94516bf530_27, v0x5d94516bf530_28;
v0x5d94516bf530_29 .array/port v0x5d94516bf530, 29;
v0x5d94516bf530_30 .array/port v0x5d94516bf530, 30;
v0x5d94516bf530_31 .array/port v0x5d94516bf530, 31;
v0x5d94516bf530_32 .array/port v0x5d94516bf530, 32;
E_0x5d94516a14e0/8 .event anyedge, v0x5d94516bf530_29, v0x5d94516bf530_30, v0x5d94516bf530_31, v0x5d94516bf530_32;
v0x5d94516bf530_33 .array/port v0x5d94516bf530, 33;
v0x5d94516bf530_34 .array/port v0x5d94516bf530, 34;
v0x5d94516bf530_35 .array/port v0x5d94516bf530, 35;
v0x5d94516bf530_36 .array/port v0x5d94516bf530, 36;
E_0x5d94516a14e0/9 .event anyedge, v0x5d94516bf530_33, v0x5d94516bf530_34, v0x5d94516bf530_35, v0x5d94516bf530_36;
v0x5d94516bf530_37 .array/port v0x5d94516bf530, 37;
v0x5d94516bf530_38 .array/port v0x5d94516bf530, 38;
v0x5d94516bf530_39 .array/port v0x5d94516bf530, 39;
v0x5d94516bf530_40 .array/port v0x5d94516bf530, 40;
E_0x5d94516a14e0/10 .event anyedge, v0x5d94516bf530_37, v0x5d94516bf530_38, v0x5d94516bf530_39, v0x5d94516bf530_40;
v0x5d94516bf530_41 .array/port v0x5d94516bf530, 41;
v0x5d94516bf530_42 .array/port v0x5d94516bf530, 42;
v0x5d94516bf530_43 .array/port v0x5d94516bf530, 43;
v0x5d94516bf530_44 .array/port v0x5d94516bf530, 44;
E_0x5d94516a14e0/11 .event anyedge, v0x5d94516bf530_41, v0x5d94516bf530_42, v0x5d94516bf530_43, v0x5d94516bf530_44;
v0x5d94516bf530_45 .array/port v0x5d94516bf530, 45;
v0x5d94516bf530_46 .array/port v0x5d94516bf530, 46;
v0x5d94516bf530_47 .array/port v0x5d94516bf530, 47;
v0x5d94516bf530_48 .array/port v0x5d94516bf530, 48;
E_0x5d94516a14e0/12 .event anyedge, v0x5d94516bf530_45, v0x5d94516bf530_46, v0x5d94516bf530_47, v0x5d94516bf530_48;
v0x5d94516bf530_49 .array/port v0x5d94516bf530, 49;
v0x5d94516bf530_50 .array/port v0x5d94516bf530, 50;
v0x5d94516bf530_51 .array/port v0x5d94516bf530, 51;
v0x5d94516bf530_52 .array/port v0x5d94516bf530, 52;
E_0x5d94516a14e0/13 .event anyedge, v0x5d94516bf530_49, v0x5d94516bf530_50, v0x5d94516bf530_51, v0x5d94516bf530_52;
v0x5d94516bf530_53 .array/port v0x5d94516bf530, 53;
v0x5d94516bf530_54 .array/port v0x5d94516bf530, 54;
v0x5d94516bf530_55 .array/port v0x5d94516bf530, 55;
v0x5d94516bf530_56 .array/port v0x5d94516bf530, 56;
E_0x5d94516a14e0/14 .event anyedge, v0x5d94516bf530_53, v0x5d94516bf530_54, v0x5d94516bf530_55, v0x5d94516bf530_56;
v0x5d94516bf530_57 .array/port v0x5d94516bf530, 57;
v0x5d94516bf530_58 .array/port v0x5d94516bf530, 58;
v0x5d94516bf530_59 .array/port v0x5d94516bf530, 59;
v0x5d94516bf530_60 .array/port v0x5d94516bf530, 60;
E_0x5d94516a14e0/15 .event anyedge, v0x5d94516bf530_57, v0x5d94516bf530_58, v0x5d94516bf530_59, v0x5d94516bf530_60;
v0x5d94516bf530_61 .array/port v0x5d94516bf530, 61;
v0x5d94516bf530_62 .array/port v0x5d94516bf530, 62;
v0x5d94516bf530_63 .array/port v0x5d94516bf530, 63;
v0x5d94516bf530_64 .array/port v0x5d94516bf530, 64;
E_0x5d94516a14e0/16 .event anyedge, v0x5d94516bf530_61, v0x5d94516bf530_62, v0x5d94516bf530_63, v0x5d94516bf530_64;
v0x5d94516bf530_65 .array/port v0x5d94516bf530, 65;
v0x5d94516bf530_66 .array/port v0x5d94516bf530, 66;
v0x5d94516bf530_67 .array/port v0x5d94516bf530, 67;
v0x5d94516bf530_68 .array/port v0x5d94516bf530, 68;
E_0x5d94516a14e0/17 .event anyedge, v0x5d94516bf530_65, v0x5d94516bf530_66, v0x5d94516bf530_67, v0x5d94516bf530_68;
v0x5d94516bf530_69 .array/port v0x5d94516bf530, 69;
v0x5d94516bf530_70 .array/port v0x5d94516bf530, 70;
v0x5d94516bf530_71 .array/port v0x5d94516bf530, 71;
v0x5d94516bf530_72 .array/port v0x5d94516bf530, 72;
E_0x5d94516a14e0/18 .event anyedge, v0x5d94516bf530_69, v0x5d94516bf530_70, v0x5d94516bf530_71, v0x5d94516bf530_72;
v0x5d94516bf530_73 .array/port v0x5d94516bf530, 73;
v0x5d94516bf530_74 .array/port v0x5d94516bf530, 74;
v0x5d94516bf530_75 .array/port v0x5d94516bf530, 75;
v0x5d94516bf530_76 .array/port v0x5d94516bf530, 76;
E_0x5d94516a14e0/19 .event anyedge, v0x5d94516bf530_73, v0x5d94516bf530_74, v0x5d94516bf530_75, v0x5d94516bf530_76;
v0x5d94516bf530_77 .array/port v0x5d94516bf530, 77;
v0x5d94516bf530_78 .array/port v0x5d94516bf530, 78;
v0x5d94516bf530_79 .array/port v0x5d94516bf530, 79;
v0x5d94516bf530_80 .array/port v0x5d94516bf530, 80;
E_0x5d94516a14e0/20 .event anyedge, v0x5d94516bf530_77, v0x5d94516bf530_78, v0x5d94516bf530_79, v0x5d94516bf530_80;
v0x5d94516bf530_81 .array/port v0x5d94516bf530, 81;
v0x5d94516bf530_82 .array/port v0x5d94516bf530, 82;
v0x5d94516bf530_83 .array/port v0x5d94516bf530, 83;
v0x5d94516bf530_84 .array/port v0x5d94516bf530, 84;
E_0x5d94516a14e0/21 .event anyedge, v0x5d94516bf530_81, v0x5d94516bf530_82, v0x5d94516bf530_83, v0x5d94516bf530_84;
v0x5d94516bf530_85 .array/port v0x5d94516bf530, 85;
v0x5d94516bf530_86 .array/port v0x5d94516bf530, 86;
v0x5d94516bf530_87 .array/port v0x5d94516bf530, 87;
v0x5d94516bf530_88 .array/port v0x5d94516bf530, 88;
E_0x5d94516a14e0/22 .event anyedge, v0x5d94516bf530_85, v0x5d94516bf530_86, v0x5d94516bf530_87, v0x5d94516bf530_88;
v0x5d94516bf530_89 .array/port v0x5d94516bf530, 89;
v0x5d94516bf530_90 .array/port v0x5d94516bf530, 90;
v0x5d94516bf530_91 .array/port v0x5d94516bf530, 91;
v0x5d94516bf530_92 .array/port v0x5d94516bf530, 92;
E_0x5d94516a14e0/23 .event anyedge, v0x5d94516bf530_89, v0x5d94516bf530_90, v0x5d94516bf530_91, v0x5d94516bf530_92;
v0x5d94516bf530_93 .array/port v0x5d94516bf530, 93;
v0x5d94516bf530_94 .array/port v0x5d94516bf530, 94;
v0x5d94516bf530_95 .array/port v0x5d94516bf530, 95;
v0x5d94516bf530_96 .array/port v0x5d94516bf530, 96;
E_0x5d94516a14e0/24 .event anyedge, v0x5d94516bf530_93, v0x5d94516bf530_94, v0x5d94516bf530_95, v0x5d94516bf530_96;
v0x5d94516bf530_97 .array/port v0x5d94516bf530, 97;
v0x5d94516bf530_98 .array/port v0x5d94516bf530, 98;
v0x5d94516bf530_99 .array/port v0x5d94516bf530, 99;
v0x5d94516bf530_100 .array/port v0x5d94516bf530, 100;
E_0x5d94516a14e0/25 .event anyedge, v0x5d94516bf530_97, v0x5d94516bf530_98, v0x5d94516bf530_99, v0x5d94516bf530_100;
v0x5d94516bf530_101 .array/port v0x5d94516bf530, 101;
v0x5d94516bf530_102 .array/port v0x5d94516bf530, 102;
v0x5d94516bf530_103 .array/port v0x5d94516bf530, 103;
v0x5d94516bf530_104 .array/port v0x5d94516bf530, 104;
E_0x5d94516a14e0/26 .event anyedge, v0x5d94516bf530_101, v0x5d94516bf530_102, v0x5d94516bf530_103, v0x5d94516bf530_104;
v0x5d94516bf530_105 .array/port v0x5d94516bf530, 105;
v0x5d94516bf530_106 .array/port v0x5d94516bf530, 106;
v0x5d94516bf530_107 .array/port v0x5d94516bf530, 107;
v0x5d94516bf530_108 .array/port v0x5d94516bf530, 108;
E_0x5d94516a14e0/27 .event anyedge, v0x5d94516bf530_105, v0x5d94516bf530_106, v0x5d94516bf530_107, v0x5d94516bf530_108;
v0x5d94516bf530_109 .array/port v0x5d94516bf530, 109;
v0x5d94516bf530_110 .array/port v0x5d94516bf530, 110;
v0x5d94516bf530_111 .array/port v0x5d94516bf530, 111;
v0x5d94516bf530_112 .array/port v0x5d94516bf530, 112;
E_0x5d94516a14e0/28 .event anyedge, v0x5d94516bf530_109, v0x5d94516bf530_110, v0x5d94516bf530_111, v0x5d94516bf530_112;
v0x5d94516bf530_113 .array/port v0x5d94516bf530, 113;
v0x5d94516bf530_114 .array/port v0x5d94516bf530, 114;
v0x5d94516bf530_115 .array/port v0x5d94516bf530, 115;
v0x5d94516bf530_116 .array/port v0x5d94516bf530, 116;
E_0x5d94516a14e0/29 .event anyedge, v0x5d94516bf530_113, v0x5d94516bf530_114, v0x5d94516bf530_115, v0x5d94516bf530_116;
v0x5d94516bf530_117 .array/port v0x5d94516bf530, 117;
v0x5d94516bf530_118 .array/port v0x5d94516bf530, 118;
v0x5d94516bf530_119 .array/port v0x5d94516bf530, 119;
v0x5d94516bf530_120 .array/port v0x5d94516bf530, 120;
E_0x5d94516a14e0/30 .event anyedge, v0x5d94516bf530_117, v0x5d94516bf530_118, v0x5d94516bf530_119, v0x5d94516bf530_120;
v0x5d94516bf530_121 .array/port v0x5d94516bf530, 121;
v0x5d94516bf530_122 .array/port v0x5d94516bf530, 122;
v0x5d94516bf530_123 .array/port v0x5d94516bf530, 123;
v0x5d94516bf530_124 .array/port v0x5d94516bf530, 124;
E_0x5d94516a14e0/31 .event anyedge, v0x5d94516bf530_121, v0x5d94516bf530_122, v0x5d94516bf530_123, v0x5d94516bf530_124;
v0x5d94516bf530_125 .array/port v0x5d94516bf530, 125;
v0x5d94516bf530_126 .array/port v0x5d94516bf530, 126;
v0x5d94516bf530_127 .array/port v0x5d94516bf530, 127;
E_0x5d94516a14e0/32 .event anyedge, v0x5d94516bf530_125, v0x5d94516bf530_126, v0x5d94516bf530_127;
E_0x5d94516a14e0 .event/or E_0x5d94516a14e0/0, E_0x5d94516a14e0/1, E_0x5d94516a14e0/2, E_0x5d94516a14e0/3, E_0x5d94516a14e0/4, E_0x5d94516a14e0/5, E_0x5d94516a14e0/6, E_0x5d94516a14e0/7, E_0x5d94516a14e0/8, E_0x5d94516a14e0/9, E_0x5d94516a14e0/10, E_0x5d94516a14e0/11, E_0x5d94516a14e0/12, E_0x5d94516a14e0/13, E_0x5d94516a14e0/14, E_0x5d94516a14e0/15, E_0x5d94516a14e0/16, E_0x5d94516a14e0/17, E_0x5d94516a14e0/18, E_0x5d94516a14e0/19, E_0x5d94516a14e0/20, E_0x5d94516a14e0/21, E_0x5d94516a14e0/22, E_0x5d94516a14e0/23, E_0x5d94516a14e0/24, E_0x5d94516a14e0/25, E_0x5d94516a14e0/26, E_0x5d94516a14e0/27, E_0x5d94516a14e0/28, E_0x5d94516a14e0/29, E_0x5d94516a14e0/30, E_0x5d94516a14e0/31, E_0x5d94516a14e0/32;
S_0x5d94516c1040 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x5d945164d720;
 .timescale -12 -12;
E_0x5d94516a1520 .event anyedge, v0x5d94516c1e40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5d94516c1e40_0;
    %nor/r;
    %assign/vec4 v0x5d94516c1e40_0, 0;
    %wait E_0x5d94516a1520;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5d94516bc6a0;
T_4 ;
    %wait E_0x5d945165b610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516bdb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be030_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x5d94516be2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516bdb80_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x5d94516bdae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d94516bcd90_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x5d94516bca50;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5d94516bd290;
    %join;
    %wait E_0x5d945165b610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516bdb80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x5d94516bdae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516bdb80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x5d94516be2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be030_0, 0;
    %wait E_0x5d945163c820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d945165b610;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d945165b610;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5d94516bd290;
    %join;
    %wait E_0x5d945165b610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x5d94516bdae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516bdb80_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x5d94516be2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be030_0, 0;
    %wait E_0x5d945163c820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516bdc50_0, 0;
    %wait E_0x5d945165b610;
    %wait E_0x5d945165b610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be460_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d945165b610;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %wait E_0x5d945165b610;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d945165b610;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5d94516bd290;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d945165b860;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x5d94516be500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d94516be460_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x5d94516be2d0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x5d94516bdae0_0, 0;
    %assign/vec4 v0x5d94516bdb80_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x5d94516bdea0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x5d94516be030_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5d945164f1b0;
T_5 ;
    %wait E_0x5d945165c3c0;
    %load/vec4 v0x5d94516bb810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x5d9451662570;
    %jmp t_0;
    .scope S_0x5d9451662570;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d94516881e0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5d94516881e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x5d94516881e0_0;
    %store/vec4a v0x5d94516bb990, 4, 0;
    %load/vec4 v0x5d94516881e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d94516881e0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x5d945164f1b0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5d94516bbb30_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5d94516bbe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5d94516bbb30_0;
    %load/vec4 v0x5d94516bbdd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x5d94516bbb30_0, 0;
T_5.4 ;
    %load/vec4 v0x5d94516bc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x5d94516bc030_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bb990, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.10, 5;
    %load/vec4 v0x5d94516bc3c0_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x5d94516bc030_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bb990, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x5d94516bc030_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d94516bb990, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x5d94516bc030_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bb990, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.13, 5;
    %load/vec4 v0x5d94516bc3c0_0;
    %nor/r;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x5d94516bc030_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bb990, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x5d94516bc030_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d94516bb990, 0, 4;
T_5.11 ;
T_5.9 ;
    %load/vec4 v0x5d94516bc220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x5d94516bbf50_0;
    %load/vec4 v0x5d94516bc3c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x5d94516bbb30_0, 0;
T_5.14 ;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d94516be9d0;
T_6 ;
    %wait E_0x5d945165c3c0;
    %load/vec4 v0x5d94516bf190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d94516bf3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d94516bf450_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5d94516bf450_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x5d94516bf450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d94516bf530, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d94516bf450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5d94516bf450_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5d94516c0d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5d94516c0aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5d94516c0990_0;
    %assign/vec4 v0x5d94516bf3b0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x5d94516bf3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5d94516c0ca0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x5d94516bf3b0_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5d94516c08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x5d94516bf3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5d94516c0830_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x5d94516bf3b0_0, 0;
T_6.8 ;
T_6.5 ;
    %load/vec4 v0x5d94516c0d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5d94516c0ca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %load/vec4 v0x5d94516c0b90_0;
    %load/vec4 v0x5d94516bf3b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bf530, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.14, 9;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_6.15, 9;
T_6.14 ; End of true expr.
    %load/vec4 v0x5d94516c0b90_0;
    %load/vec4 v0x5d94516bf3b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bf530, 4;
    %addi 1, 0, 2;
    %jmp/0 T_6.15, 9;
 ; End of false expr.
    %blend;
T_6.15;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x5d94516c0b90_0;
    %load/vec4 v0x5d94516bf3b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bf530, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %load/vec4 v0x5d94516c0b90_0;
    %load/vec4 v0x5d94516bf3b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bf530, 4;
    %subi 1, 0, 2;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %load/vec4 v0x5d94516c0b90_0;
    %load/vec4 v0x5d94516bf3b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d94516bf530, 0, 4;
T_6.10 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d94516be9d0;
T_7 ;
    %wait E_0x5d94516a14e0;
    %load/vec4 v0x5d94516c08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5d94516c0720_0;
    %load/vec4 v0x5d94516bf3b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x5d94516bf530, 4;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x5d94516c0830_0, 0;
    %load/vec4 v0x5d94516bf3b0_0;
    %assign/vec4 v0x5d94516c0640_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d94516c0830_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5d94516c0640_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5d945164d720;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d94516c1890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d94516c1e40_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x5d945164d720;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x5d94516c1890_0;
    %inv;
    %store/vec4 v0x5d94516c1890_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x5d945164d720;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5d94516bd9a0_0, v0x5d94516c20b0_0, v0x5d94516c1890_0, v0x5d94516c17f0_0, v0x5d94516c1d00_0, v0x5d94516c1b20_0, v0x5d94516c2410_0, v0x5d94516c2370_0, v0x5d94516c2210_0, v0x5d94516c2150_0, v0x5d94516c22b0_0, v0x5d94516c1c60_0, v0x5d94516c1bc0_0, v0x5d94516c1a80_0, v0x5d94516c1930_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5d945164d720;
T_11 ;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x5d945164d720;
T_12 ;
    %wait E_0x5d945165b860;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d94516c1da0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d94516c1da0_0, 4, 32;
    %load/vec4 v0x5d94516c1f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d94516c1da0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d94516c1da0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d94516c1da0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x5d94516c1c60_0;
    %load/vec4 v0x5d94516c1c60_0;
    %load/vec4 v0x5d94516c1bc0_0;
    %xor;
    %load/vec4 v0x5d94516c1c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d94516c1da0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d94516c1da0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x5d94516c1a80_0;
    %load/vec4 v0x5d94516c1a80_0;
    %load/vec4 v0x5d94516c1930_0;
    %xor;
    %load/vec4 v0x5d94516c1a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d94516c1da0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x5d94516c1da0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d94516c1da0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_haiku/gshare/gshare_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/claude-3-haiku-20240307_RERUNS/gshare/iter10/response4/top_module.sv";
