Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Thu Sep  4 14:08:42 2025
| Host              : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file LDPC_encoder_timing_summary_routed.rpt -pb LDPC_encoder_timing_summary_routed.pb -rpx LDPC_encoder_timing_summary_routed.rpx -warn_on_violation
| Design            : LDPC_encoder
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.29 12-02-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                                       Violations  
------  --------  ----------------------------------------------------------------  ----------  
CKLD-2  Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (37)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 0 input ports with no input delay specified.

 There are 37 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (132)
---------------------------------
 There are 0 ports with no output delay specified.

 There are 132 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.673        0.000                      0                11094        0.011        0.000                      0                11094        1.700        0.000                       0                  3321  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.673        0.000                      0                11094        0.011        0.000                      0                11094        1.700        0.000                       0                  3321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.203ns (7.240%)  route 2.601ns (92.760%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 7.496 - 5.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.026ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.935ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.147     3.083    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y32         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.160 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.967     4.127    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X43Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.216 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.841     5.057    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     5.094 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          0.793     5.887    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X3Y8          RAMB18E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.851     7.496    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y8          RAMB18E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.441     7.937    
                         clock uncertainty           -0.035     7.901    
    RAMB18_X3Y8          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.559    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.353ns (12.616%)  route 2.445ns (87.384%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 7.552 - 5.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.026ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.935ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.213     3.149    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X43Y190        FDRE                                         r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y190        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.229 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.739     3.968    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X44Y118        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.101 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.855     4.956    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X43Y190        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.046 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          0.497     5.543    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X33Y186        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.593 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2/O
                         net (fo=1, routed)           0.354     5.947    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0
    RAMB36_X3Y36         RAMB36E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.907     7.552    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y36         RAMB36E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.445     7.997    
                         clock uncertainty           -0.035     7.961    
    RAMB36_X3Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.619    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.268ns (9.184%)  route 2.650ns (90.816%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 7.611 - 5.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.026ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.935ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.147     3.083    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y32         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.160 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.967     4.127    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X43Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.216 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.841     5.057    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     5.094 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          0.439     5.533    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X44Y18         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     5.598 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2/O
                         net (fo=1, routed)           0.403     6.001    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0
    RAMB36_X4Y3          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.966     7.611    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y3          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                         clock pessimism              0.444     8.055    
                         clock uncertainty           -0.035     8.020    
    RAMB36_X4Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.678    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          7.678    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.254ns (8.735%)  route 2.654ns (91.265%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 7.613 - 5.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.026ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.968ns (routing 0.935ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.147     3.083    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y32         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.160 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.967     4.127    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X43Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.216 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.841     5.057    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     5.094 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          0.439     5.533    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X44Y18         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.584 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2/O
                         net (fo=1, routed)           0.407     5.991    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_2_n_0
    RAMB36_X4Y2          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.968     7.613    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.444     8.057    
                         clock uncertainty           -0.035     8.022    
    RAMB36_X4Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.680    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/REGCEB
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.232ns (8.025%)  route 2.659ns (91.975%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 7.496 - 5.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.026ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.935ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.147     3.083    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y32         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.160 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.967     4.127    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X43Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.216 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.827     5.043    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X42Y32         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.109 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=4, routed)           0.865     5.974    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB18_X3Y8          RAMB18E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.851     7.496    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y8          RAMB18E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.441     7.937    
                         clock uncertainty           -0.035     7.901    
    RAMB18_X3Y8          RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_REGCEB)
                                                     -0.233     7.668    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 0.369ns (13.326%)  route 2.400ns (86.674%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 7.550 - 5.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.026ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.935ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.213     3.149    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X43Y190        FDRE                                         r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y190        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.229 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.739     3.968    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X44Y118        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.101 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.855     4.956    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X43Y190        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.046 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          0.497     5.543    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X33Y186        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     5.609 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2/O
                         net (fo=1, routed)           0.309     5.918    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_2_n_0
    RAMB36_X3Y37         RAMB36E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.905     7.550    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y37         RAMB36E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                         clock pessimism              0.445     7.995    
                         clock uncertainty           -0.035     7.959    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.617    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          7.617    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.269ns (9.337%)  route 2.612ns (90.663%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 7.597 - 5.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.026ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.935ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.147     3.083    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y32         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.160 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.967     4.127    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X43Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.216 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.841     5.057    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X42Y30         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     5.094 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          0.308     5.402    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X44Y29         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     5.468 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3/O
                         net (fo=1, routed)           0.496     5.964    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.952     7.597    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism              0.444     8.041    
                         clock uncertainty           -0.035     8.006    
    RAMB36_X4Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.664    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.964    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.232ns (8.265%)  route 2.575ns (91.735%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.486ns = ( 7.486 - 5.000 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.147ns (routing 1.026ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.935ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.147     3.083    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X42Y32         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.160 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.967     4.127    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X43Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     4.216 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.827     5.043    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X42Y32         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066     5.109 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=4, routed)           0.781     5.890    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X3Y5          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.841     7.486    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
                         clock pessimism              0.441     7.927    
                         clock uncertainty           -0.035     7.891    
    RAMB36_X3Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.233     7.658    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                          7.658    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.303ns (11.260%)  route 2.388ns (88.740%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 7.542 - 5.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.213ns (routing 1.026ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.935ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.213     3.149    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X43Y190        FDRE                                         r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y190        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.229 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=8, routed)           0.739     3.968    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X44Y118        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.101 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.855     4.956    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X43Y190        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.046 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=43, routed)          0.794     5.840    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X3Y80         RAMB18E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.897     7.542    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X3Y80         RAMB18E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.445     7.987    
                         clock uncertainty           -0.035     7.951    
    RAMB18_X3Y80         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.609    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
                            (rising edge-triggered cell FE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.978ns (36.330%)  route 1.714ns (63.670%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 7.549 - 5.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.026ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.935ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.161     3.097    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/m_axis_dout_aclk
    FE_X0Y3              FE                                           r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
  -------------------------------------------------------------------    -------------------
    FE_X0Y3              FE (Prop_FE_M_AXIS_DOUT_ACLK_M_AXIS_DOUT_TVALID)
                                                      0.689     3.786 r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_TVALID
                         net (fo=3, routed)           0.247     4.033    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X39Y202        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     4.200 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=43, routed)          1.116     5.316    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X33Y187        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.438 r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3/O
                         net (fo=4, routed)           0.351     5.789    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0
    RAMB36_X3Y36         RAMB36E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    AN11                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     5.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     5.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.904     7.549    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y36         RAMB36E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
                         clock pessimism              0.445     7.994    
                         clock uncertainty           -0.035     7.958    
    RAMB36_X3Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394     7.564    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          7.564    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                  1.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.094ns (50.538%)  route 0.092ns (49.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.916ns (routing 0.935ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.026ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.916     2.561    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/rd_clk
    SLICE_X38Y17         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.620 r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/Q
                         net (fo=8, routed)           0.063     2.683    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/Q[1]
    SLICE_X39Y17         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     2.718 r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1/O
                         net (fo=1, routed)           0.029     2.747    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/diff_pntr_pf_q0[3]
    SLICE_X39Y17         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.182     3.118    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rd_clk
    SLICE_X39Y17         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]/C
                         clock pessimism             -0.442     2.676    
    SLICE_X39Y17         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.736    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Net Delay (Source):      1.926ns (routing 0.935ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.205ns (routing 1.026ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.926     2.571    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.629 r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[14]/Q
                         net (fo=3, routed)           0.106     2.735    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/DIA0
    SLICE_X39Y14         RAMD32                                       r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.205     3.141    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/WCLK
    SLICE_X39Y14         RAMD32                                       r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA/CLK
                         clock pessimism             -0.495     2.646    
    SLICE_X39Y14         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     2.723    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.934ns (routing 0.935ns, distribution 0.999ns)
  Clock Net Delay (Destination): 2.180ns (routing 1.026ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.934     2.579    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X38Y142        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.637 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.069     2.706    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X40Y142        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     2.728 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__2/O
                         net (fo=1, routed)           0.022     2.750    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__2_n_0
    SLICE_X40Y142        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.180     3.116    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X40Y142        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.442     2.674    
    SLICE_X40Y142        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.734    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.081ns (46.023%)  route 0.095ns (53.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.079ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.894ns (routing 0.935ns, distribution 0.959ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.026ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.894     2.539    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X39Y30         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.597 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/Q
                         net (fo=5, routed)           0.065     2.662    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/Q[9]
    SLICE_X39Y29         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     2.685 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[11]_i_1__2/O
                         net (fo=1, routed)           0.030     2.715    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[11]_i_1__2_n_0
    SLICE_X39Y29         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.143     3.079    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X39Y29         FDRE                                         r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]/C
                         clock pessimism             -0.442     2.637    
    SLICE_X39Y29         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.697    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.058ns (32.044%)  route 0.123ns (67.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      1.858ns (routing 0.935ns, distribution 0.923ns)
  Clock Net Delay (Destination): 2.105ns (routing 1.026ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.858     2.503    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/s_axi_aclk
    SLICE_X37Y127        FDRE                                         r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.561 r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[1]/Q
                         net (fo=6, routed)           0.123     2.684    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][11]_0[1]
    SLICE_X36Y126        FDRE                                         r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.105     3.041    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/s_axi_aclk
    SLICE_X36Y126        FDRE                                         r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][1]/C
                         clock pessimism             -0.436     2.605    
    SLICE_X36Y126        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.665    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][1]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E1_I/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.059ns (28.095%)  route 0.151ns (71.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      1.822ns (routing 0.935ns, distribution 0.887ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.026ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.822     2.467    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/s_axi_aclk
    SLICE_X33Y12         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.526 r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[3]/Q
                         net (fo=1, routed)           0.151     2.677    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[15].SRL16E0_I_0[3]
    SLICE_X37Y12         SRL16E                                       r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E1_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.103     3.039    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/s_axi_aclk
    SLICE_X37Y12         SRL16E                                       r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E1_I/CLK
                         clock pessimism             -0.436     2.603    
    SLICE_X37Y12         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.055     2.658    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E1_I
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E0_I/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.058ns (40.845%)  route 0.084ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Net Delay (Source):      1.960ns (routing 0.935ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.255ns (routing 1.026ns, distribution 1.229ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.960     2.605    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/s_axi_aclk
    SLICE_X39Y127        FDRE                                         r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.663 r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[2]/Q
                         net (fo=1, routed)           0.084     2.747    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[15].SRL16E0_I_0[2]
    SLICE_X39Y129        SRL16E                                       r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E0_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.255     3.191    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/s_axi_aclk
    SLICE_X39Y129        SRL16E                                       r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E0_I/CLK
                         clock pessimism             -0.494     2.697    
    SLICE_X39Y129        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.726    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E0_I
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.058ns (26.364%)  route 0.162ns (73.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      1.884ns (routing 0.935ns, distribution 0.949ns)
  Clock Net Delay (Destination): 2.150ns (routing 1.026ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.884     2.529    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/s_axi_aclk
    SLICE_X36Y192        FDRE                                         r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y192        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.587 r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.162     2.749    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/DIB0
    SLICE_X37Y196        RAMD32                                       r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.150     3.086    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X37Y196        RAMD32                                       r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.440     2.646    
    SLICE_X37Y196        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     2.724    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.123ns (60.891%)  route 0.079ns (39.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      1.916ns (routing 0.935ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.181ns (routing 1.026ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.916     2.561    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/rd_clk
    SLICE_X38Y17         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.620 r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/Q
                         net (fo=8, routed)           0.070     2.690    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/Q[1]
    SLICE_X39Y17         LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.064     2.754 r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i[3]_i_1__0/O
                         net (fo=1, routed)           0.009     2.763    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i[3]_i_1__0_n_0
    SLICE_X39Y17         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.181     3.117    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/rd_clk
    SLICE_X39Y17         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                         clock pessimism             -0.442     2.675    
    SLICE_X39Y17         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.737    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.054ns (52.427%)  route 0.049ns (47.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.185ns (routing 0.555ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.616ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.185     1.602    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X43Y136        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.641 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/Q
                         net (fo=7, routed)           0.032     1.673    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/Q[7]
    SLICE_X43Y135        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.688 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[10]_i_1/O
                         net (fo=1, routed)           0.017     1.705    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[10]_i_1_n_0
    SLICE_X43Y135        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.346     1.992    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X43Y135        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/C
                         clock pessimism             -0.359     1.632    
    SLICE_X43Y135        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.678    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         5.000       2.500      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         5.000       2.500      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         5.000       2.500      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         5.000       2.500      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Min Period        n/a     FE/S_AXIS_DIN_WORDS_ACLK   n/a            2.500         5.000       2.500      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Min Period        n/a     FE/S_AXIS_DOUT_WORDS_ACLK  n/a            2.500         5.000       2.500      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
Min Period        n/a     FE/S_AXI_ACLK              n/a            2.500         5.000       2.500      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         5.000       2.500      FE_X0Y1   LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         5.000       2.500      FE_X0Y1   LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         5.000       2.500      FE_X0Y1   LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Fast    FE/S_AXIS_DIN_ACLK         n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Low Pulse Width   Fast    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
High Pulse Width  Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
High Pulse Width  Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
High Pulse Width  Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
High Pulse Width  Fast    FE/S_AXIS_DIN_ACLK         n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
High Pulse Width  Slow    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
High Pulse Width  Fast    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         2.500       1.700      FE_X0Y0   LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_valid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.381ns  (logic 1.509ns (28.041%)  route 3.872ns (71.959%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.216ns (routing 1.026ns, distribution 1.190ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.216     3.152    Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y37         RAMB36E2                                     r  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y37         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.229     3.381 f  Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[2]
                         net (fo=2, routed)           0.811     4.192    data_out3_OBUF[20]
    SLICE_X45Y177        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     4.283 r  data_out_valid_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.094     4.377    data_out_valid_OBUF[3]_inst_i_8_n_0
    SLICE_X45Y177        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.478 r  data_out_valid_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.172     4.650    data_out_valid_OBUF[3]_inst_i_5_n_0
    SLICE_X44Y177        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     4.797 r  data_out_valid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.795     7.592    data_out_valid_OBUF[3]
    AV11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.941     8.533 r  data_out_valid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.533    data_out_valid[3]
    AV11                                                              r  data_out_valid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_valid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.876ns  (logic 1.465ns (30.044%)  route 3.411ns (69.956%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 1.026ns, distribution 1.122ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.148     3.084    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.220     3.304 f  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[3]
                         net (fo=2, routed)           0.730     4.034    data_out0_OBUF[30]
    SLICE_X44Y20         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     4.183 r  data_out_valid_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.043     4.226    data_out_valid_OBUF[0]_inst_i_7_n_0
    SLICE_X44Y20         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.325 r  data_out_valid_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.303     4.628    data_out_valid_OBUF[0]_inst_i_5_n_0
    SLICE_X45Y34         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     4.665 r  data_out_valid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.335     7.000    data_out_valid_OBUF[0]
    AW8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.960     7.960 r  data_out_valid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.960    data_out_valid[0]
    AW8                                                               r  data_out_valid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_valid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.824ns  (logic 1.337ns (27.714%)  route 3.487ns (72.286%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.192ns (routing 1.026ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.192     3.128    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y28         RAMB36E2                                     r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.229     3.357 f  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[2]
                         net (fo=2, routed)           0.852     4.209    data_out2_OBUF[20]
    SLICE_X44Y119        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090     4.299 r  data_out_valid_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.190     4.489    data_out_valid_OBUF[2]_inst_i_8_n_0
    SLICE_X44Y119        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     4.525 r  data_out_valid_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.215     4.740    data_out_valid_OBUF[2]_inst_i_5_n_0
    SLICE_X46Y118        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.037     4.777 r  data_out_valid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.230     7.007    data_out_valid_OBUF[2]
    AT11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.945     7.952 r  data_out_valid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.952    data_out_valid[2]
    AT11                                                              r  data_out_valid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out_valid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 1.498ns (31.464%)  route 3.264ns (68.536%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.026ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.226     3.162    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y18         RAMB36E2                                     r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.218     3.380 f  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[1]
                         net (fo=2, routed)           0.695     4.075    data_out1_OBUF[19]
    SLICE_X52Y116        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.124     4.199 r  data_out_valid_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.098     4.297    data_out_valid_OBUF[1]_inst_i_8_n_0
    SLICE_X52Y116        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     4.386 r  data_out_valid_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.097     4.483    data_out_valid_OBUF[1]_inst_i_5_n_0
    SLICE_X52Y118        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.606 r  data_out_valid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.374     6.980    data_out_valid_OBUF[1]
    AT12                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.944     7.924 r  data_out_valid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.924    data_out_valid[1]
    AT12                                                              r  data_out_valid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out1[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.362ns  (logic 1.202ns (27.562%)  route 3.160ns (72.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.026ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.226     3.162    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y18         RAMB36E2                                     r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.218     3.380 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[1]
                         net (fo=2, routed)           3.160     6.540    data_out1_OBUF[19]
    E24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.984     7.524 r  data_out1_OBUF[19]_inst/O
                         net (fo=0)                   0.000     7.524    data_out1[19]
    E24                                                               r  data_out1[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out1[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.321ns  (logic 1.194ns (27.632%)  route 3.127ns (72.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.026ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.226     3.162    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y18         RAMB36E2                                     r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.220     3.382 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[3]
                         net (fo=2, routed)           3.127     6.509    data_out1_OBUF[21]
    F20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.974     7.483 r  data_out1_OBUF[21]_inst/O
                         net (fo=0)                   0.000     7.483    data_out1[21]
    F20                                                               r  data_out1[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.251ns  (logic 1.205ns (28.344%)  route 3.046ns (71.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.245ns (routing 1.026ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.245     3.181    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y23         RAMB36E2                                     r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.227     3.408 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[6]
                         net (fo=2, routed)           3.046     6.454    data_out1_OBUF[6]
    C21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.978     7.432 r  data_out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.432    data_out1[6]
    C21                                                               r  data_out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.240ns  (logic 1.215ns (28.658%)  route 3.025ns (71.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.245ns (routing 1.026ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.245     3.181    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y23         RAMB36E2                                     r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.227     3.408 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[9]
                         net (fo=2, routed)           3.025     6.433    data_out1_OBUF[9]
    A24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.988     7.421 r  data_out1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.421    data_out1[9]
    A24                                                               r  data_out1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out1[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.250ns  (logic 1.184ns (27.853%)  route 3.066ns (72.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.026ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.226     3.162    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y18         RAMB36E2                                     r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.222     3.384 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[5]
                         net (fo=2, routed)           3.066     6.450    data_out1_OBUF[23]
    F22                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.962     7.412 r  data_out1_OBUF[23]_inst/O
                         net (fo=0)                   0.000     7.412    data_out1[23]
    F22                                                               r  data_out1[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.210ns  (logic 1.191ns (28.284%)  route 3.019ns (71.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.245ns (routing 1.026ns, distribution 1.219ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.245     3.181    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y23         RAMB36E2                                     r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.220     3.401 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[3]
                         net (fo=2, routed)           3.019     6.420    data_out1_OBUF[3]
    B20                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.971     7.391 r  data_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.391    data_out1[3]
    B20                                                               r  data_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.405ns  (logic 0.532ns (37.887%)  route 0.873ns (62.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.555ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.208     1.625    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.128     1.753 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[6]
                         net (fo=2, routed)           0.873     2.626    data_out0_OBUF[6]
    AJ16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.404     3.031 r  data_out0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.031    data_out0[6]
    AJ16                                                              r  data_out0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.407ns  (logic 0.535ns (38.013%)  route 0.872ns (61.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.555ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.208     1.625    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.130     1.755 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[0]
                         net (fo=2, routed)           0.872     2.627    data_out0_OBUF[0]
    AF17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.405     3.032 r  data_out0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.032    data_out0[0]
    AF17                                                              r  data_out0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.535ns (37.767%)  route 0.882ns (62.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.555ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.208     1.625    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.130     1.755 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[4]
                         net (fo=2, routed)           0.882     2.637    data_out0_OBUF[4]
    AG17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.405     3.043 r  data_out0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.043    data_out0[4]
    AG17                                                              r  data_out0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.428ns  (logic 0.531ns (37.179%)  route 0.897ns (62.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.555ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.208     1.625    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.125     1.750 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[5]
                         net (fo=2, routed)           0.897     2.647    data_out0_OBUF[5]
    AH17                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.406     3.053 r  data_out0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.053    data_out0[5]
    AH17                                                              r  data_out0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.436ns  (logic 0.526ns (36.648%)  route 0.910ns (63.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.555ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.208     1.625    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.122     1.747 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[1]
                         net (fo=2, routed)           0.910     2.657    data_out0_OBUF[1]
    AF16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.404     3.062 r  data_out0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.062    data_out0[1]
    AF16                                                              r  data_out0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.429ns  (logic 0.521ns (36.476%)  route 0.908ns (63.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.216ns (routing 0.555ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.216     1.633    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y3          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.122     1.755 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[1]
                         net (fo=2, routed)           0.908     2.663    data_out0_OBUF[19]
    AR14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.399     3.063 r  data_out0_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.063    data_out0[19]
    AR14                                                              r  data_out0[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.445ns  (logic 0.531ns (36.731%)  route 0.914ns (63.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.555ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.208     1.625    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.126     1.751 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[7]
                         net (fo=2, routed)           0.914     2.665    data_out0_OBUF[7]
    AJ15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.405     3.070 r  data_out0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.070    data_out0[7]
    AJ15                                                              r  data_out0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 0.556ns (38.075%)  route 0.905ns (61.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.555ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.208     1.625    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.127     1.752 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[8]
                         net (fo=2, routed)           0.905     2.657    data_out0_OBUF[8]
    AK17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     3.087 r  data_out0_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.087    data_out0[8]
    AK17                                                              r  data_out0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.467ns  (logic 0.529ns (36.046%)  route 0.938ns (63.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.208ns (routing 0.555ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.208     1.625    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y7          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.124     1.749 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DOUTBDOUT[3]
                         net (fo=2, routed)           0.938     2.687    data_out0_OBUF[3]
    AH15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.405     3.092 r  data_out0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.092    data_out0[3]
    AH15                                                              r  data_out0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out0[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.462ns  (logic 0.530ns (36.231%)  route 0.932ns (63.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.216ns (routing 0.555ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.216     1.633    Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y3          RAMB36E2                                     r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.130     1.763 r  Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/DOUTBDOUT[0]
                         net (fo=2, routed)           0.932     2.695    data_out0_OBUF[18]
    AP14                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.400     3.095 r  data_out0_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.095    data_out0[18]
    AP14                                                              r  data_out0[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1376 Endpoints
Min Delay          1376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/FSM_sequential_state3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 0.629ns (10.875%)  route 5.151ns (89.125%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.867ns (routing 0.935ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         2.627     3.140    Input_controller_inst/reset_IBUF
    SLICE_X35Y38         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     3.256 r  Input_controller_inst/FSM_sequential_state0[1]_i_1/O
                         net (fo=16, routed)          2.524     5.780    Input_controller_inst/FSM_sequential_state0[1]_i_1_n_0
    SLICE_X35Y215        FDRE                                         r  Input_controller_inst/FSM_sequential_state3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.867     2.512    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X35Y215        FDRE                                         r  Input_controller_inst/FSM_sequential_state3_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/FSM_sequential_state3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 0.629ns (10.875%)  route 5.151ns (89.125%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.867ns (routing 0.935ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         2.627     3.140    Input_controller_inst/reset_IBUF
    SLICE_X35Y38         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     3.256 r  Input_controller_inst/FSM_sequential_state0[1]_i_1/O
                         net (fo=16, routed)          2.524     5.780    Input_controller_inst/FSM_sequential_state0[1]_i_1_n_0
    SLICE_X35Y215        FDRE                                         r  Input_controller_inst/FSM_sequential_state3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.867     2.512    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X35Y215        FDRE                                         r  Input_controller_inst/FSM_sequential_state3_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/core3_process.counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 0.629ns (10.875%)  route 5.151ns (89.125%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.867ns (routing 0.935ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         2.627     3.140    Input_controller_inst/reset_IBUF
    SLICE_X35Y38         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     3.256 r  Input_controller_inst/FSM_sequential_state0[1]_i_1/O
                         net (fo=16, routed)          2.524     5.780    Input_controller_inst/FSM_sequential_state0[1]_i_1_n_0
    SLICE_X35Y215        FDRE                                         r  Input_controller_inst/core3_process.counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.867     2.512    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X35Y215        FDRE                                         r  Input_controller_inst/core3_process.counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/core3_process.counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 0.629ns (11.926%)  route 4.642ns (88.074%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.859ns (routing 0.935ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         2.627     3.140    Input_controller_inst/reset_IBUF
    SLICE_X35Y38         LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     3.256 r  Input_controller_inst/FSM_sequential_state0[1]_i_1/O
                         net (fo=16, routed)          2.015     5.271    Input_controller_inst/FSM_sequential_state0[1]_i_1_n_0
    SLICE_X36Y214        FDRE                                         r  Input_controller_inst/core3_process.counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.859     2.504    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X36Y214        FDRE                                         r  Input_controller_inst/core3_process.counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/buffer_data2_reg[1][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 0.587ns (11.180%)  route 4.660ns (88.820%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.833ns (routing 0.935ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         3.373     3.886    Input_controller_inst/reset_IBUF
    SLICE_X35Y155        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     3.960 r  Input_controller_inst/buffer_data2[1][31]_i_2/O
                         net (fo=32, routed)          1.287     5.247    Input_controller_inst/buffer_data2_reg[1]0
    SLICE_X37Y153        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.833     2.478    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X37Y153        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/buffer_data2_reg[1][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.246ns  (logic 0.587ns (11.182%)  route 4.659ns (88.818%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.833ns (routing 0.935ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         3.373     3.886    Input_controller_inst/reset_IBUF
    SLICE_X35Y155        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     3.960 r  Input_controller_inst/buffer_data2[1][31]_i_2/O
                         net (fo=32, routed)          1.286     5.246    Input_controller_inst/buffer_data2_reg[1]0
    SLICE_X37Y153        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.833     2.478    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X37Y153        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/buffer_data2_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.246ns  (logic 0.587ns (11.182%)  route 4.659ns (88.818%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.833ns (routing 0.935ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         3.373     3.886    Input_controller_inst/reset_IBUF
    SLICE_X35Y155        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     3.960 r  Input_controller_inst/buffer_data2[1][31]_i_2/O
                         net (fo=32, routed)          1.286     5.246    Input_controller_inst/buffer_data2_reg[1]0
    SLICE_X37Y153        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.833     2.478    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X37Y153        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/buffer_data2_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 0.587ns (11.498%)  route 4.515ns (88.502%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.838ns (routing 0.935ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         3.373     3.886    Input_controller_inst/reset_IBUF
    SLICE_X35Y155        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     3.960 r  Input_controller_inst/buffer_data2[1][31]_i_2/O
                         net (fo=32, routed)          1.142     5.102    Input_controller_inst/buffer_data2_reg[1]0
    SLICE_X37Y157        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.838     2.483    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X37Y157        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/buffer_data2_reg[1][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 0.587ns (11.498%)  route 4.515ns (88.502%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.838ns (routing 0.935ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         3.373     3.886    Input_controller_inst/reset_IBUF
    SLICE_X35Y155        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     3.960 r  Input_controller_inst/buffer_data2[1][31]_i_2/O
                         net (fo=32, routed)          1.142     5.102    Input_controller_inst/buffer_data2_reg[1]0
    SLICE_X37Y157        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.838     2.483    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X37Y157        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/buffer_data2_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 0.587ns (11.502%)  route 4.513ns (88.498%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.838ns (routing 0.935ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.513     0.513 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.513    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         3.373     3.886    Input_controller_inst/reset_IBUF
    SLICE_X35Y155        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.074     3.960 r  Input_controller_inst/buffer_data2[1][31]_i_2/O
                         net (fo=32, routed)          1.140     5.100    Input_controller_inst/buffer_data2_reg[1]0
    SLICE_X37Y157        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.838     2.483    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X37Y157        FDRE                                         r  Input_controller_inst/buffer_data2_reg[1][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Input_controller_inst/reset_cores_reg__0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.148ns (14.738%)  route 0.854ns (85.262%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.334ns (routing 0.616ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ14                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AJ14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    reset_IBUF_inst/OUT
    AJ14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=180, routed)         0.854     1.002    Input_controller_inst/reset_IBUF
    SLICE_X38Y124        FDCE                                         f  Input_controller_inst/reset_cores_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.334     1.980    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C

Slack:                    inf
  Source:                 data_in_ready
                            (input port)
  Destination:            Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.201ns (18.028%)  route 0.913ns (81.972%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.339ns (routing 0.616ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 f  data_in_ready (IN)
                         net (fo=0)                   0.000     0.000    data_in_ready_IBUF_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 f  data_in_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    data_in_ready_IBUF_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 f  data_in_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.747     0.895    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X43Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.915 f  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.159     1.074    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X43Y132        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.033     1.107 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_i_1/O
                         net (fo=1, routed)           0.007     1.114    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0
    SLICE_X43Y132        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.339     1.985    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X43Y132        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C

Slack:                    inf
  Source:                 data_in_ready
                            (input port)
  Destination:            Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.188ns (16.740%)  route 0.934ns (83.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.342ns (routing 0.616ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  data_in_ready (IN)
                         net (fo=0)                   0.000     0.000    data_in_ready_IBUF_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 r  data_in_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    data_in_ready_IBUF_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 r  data_in_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.747     0.895    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X43Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.915 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.181     1.096    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X43Y133        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.116 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__1/O
                         net (fo=1, routed)           0.006     1.122    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__1_n_0
    SLICE_X43Y133        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.342     1.988    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X43Y133        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C

Slack:                    inf
  Source:                 data_in_ready
                            (input port)
  Destination:            Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.190ns (16.739%)  route 0.944ns (83.261%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.342ns (routing 0.616ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  data_in_ready (IN)
                         net (fo=0)                   0.000     0.000    data_in_ready_IBUF_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 r  data_in_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    data_in_ready_IBUF_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 r  data_in_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.747     0.895    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X43Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.915 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.181     1.096    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X43Y133        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.118 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__1/O
                         net (fo=1, routed)           0.016     1.134    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__1_n_0
    SLICE_X43Y133        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.342     1.988    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X43Y133        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C

Slack:                    inf
  Source:                 data_in_ready
                            (input port)
  Destination:            Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.190ns (16.725%)  route 0.945ns (83.275%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.342ns (routing 0.616ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  data_in_ready (IN)
                         net (fo=0)                   0.000     0.000    data_in_ready_IBUF_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 r  data_in_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    data_in_ready_IBUF_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 r  data_in_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.747     0.895    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X43Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.915 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.181     1.096    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X43Y133        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.118 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__2/O
                         net (fo=1, routed)           0.017     1.135    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__2_n_0
    SLICE_X43Y133        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.342     1.988    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X43Y133        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C

Slack:                    inf
  Source:                 data_in_ready
                            (input port)
  Destination:            Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.227ns (19.521%)  route 0.935ns (80.479%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.307ns (routing 0.616ns, distribution 0.691ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  data_in_ready (IN)
                         net (fo=0)                   0.000     0.000    data_in_ready_IBUF_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 r  data_in_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    data_in_ready_IBUF_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 r  data_in_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.793     0.941    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X44Y118        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.963 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.136     1.099    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X44Y100        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.057     1.156 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__1/O
                         net (fo=1, routed)           0.006     1.162    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__1_n_0
    SLICE_X44Y100        FDRE                                         r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.307     1.953    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X44Y100        FDRE                                         r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C

Slack:                    inf
  Source:                 data_in_ready
                            (input port)
  Destination:            Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.225ns (19.299%)  route 0.940ns (80.701%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.339ns (routing 0.616ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 f  data_in_ready (IN)
                         net (fo=0)                   0.000     0.000    data_in_ready_IBUF_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 f  data_in_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    data_in_ready_IBUF_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 f  data_in_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.747     0.895    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X43Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.915 f  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.187     1.102    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X43Y132        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     1.159 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.006     1.165    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/next_fwft_state__0[1]
    SLICE_X43Y132        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.339     1.985    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X43Y132        FDRE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C

Slack:                    inf
  Source:                 end_of_frame
                            (input port)
  Destination:            input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.175ns (14.931%)  route 0.996ns (85.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.616ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG12                                              0.000     0.000 r  end_of_frame (IN)
                         net (fo=0)                   0.000     0.000    end_of_frame_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.175     0.175 r  end_of_frame_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.175    end_of_frame_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.175 r  end_of_frame_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.996     1.171    input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[43]
    RAMB36_X3Y18         RAMB36E2                                     r  input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.309     1.955    input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y18         RAMB36E2                                     r  input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK

Slack:                    inf
  Source:                 data_in_ready
                            (input port)
  Destination:            Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.227ns (19.354%)  route 0.945ns (80.646%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.349ns (routing 0.616ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  data_in_ready (IN)
                         net (fo=0)                   0.000     0.000    data_in_ready_IBUF_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 r  data_in_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    data_in_ready_IBUF_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 r  data_in_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.747     0.895    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X43Y118        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.915 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.192     1.107    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X42Y133        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.059     1.166 r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[0]_i_1__2/O
                         net (fo=1, routed)           0.006     1.172    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[0]_i_1__2_n_0
    SLICE_X42Y133        FDSE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.349     1.995    Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X42Y133        FDSE                                         r  Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C

Slack:                    inf
  Source:                 data_in_ready
                            (input port)
  Destination:            Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.229ns (19.492%)  route 0.945ns (80.508%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.307ns (routing 0.616ns, distribution 0.691ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  data_in_ready (IN)
                         net (fo=0)                   0.000     0.000    data_in_ready_IBUF_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.148     0.148 r  data_in_ready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.148    data_in_ready_IBUF_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.148 r  data_in_ready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.793     0.941    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X44Y118        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.963 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=12, routed)          0.136     1.099    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X44Y100        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     1.158 r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__1/O
                         net (fo=1, routed)           0.016     1.174    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__1_n_0
    SLICE_X44Y100        FDRE                                         r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.307     1.953    Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X44Y100        FDRE                                         r  Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Input_controller_inst/reset_cores_reg__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.665ns  (logic 0.079ns (4.745%)  route 1.586ns (95.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.026ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.935ns, distribution 0.969ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.171     3.107    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.186 r  Input_controller_inst/reset_cores_reg__0/Q
                         net (fo=8, routed)           1.586     4.772    LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X39Y75         FDRE                                         r  LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.904     2.549    LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/dest_clk
    SLICE_X39Y75         FDRE                                         r  LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Input_controller_inst/reset_cores_reg__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.278ns  (logic 0.079ns (6.182%)  route 1.199ns (93.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.026ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.910ns (routing 0.935ns, distribution 0.975ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.171     3.107    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.186 r  Input_controller_inst/reset_cores_reg__0/Q
                         net (fo=8, routed)           1.199     4.385    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X39Y26         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.910     2.555    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/dest_clk
    SLICE_X39Y26         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Input_controller_inst/reset_cores_reg__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.079ns (9.838%)  route 0.724ns (90.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.026ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.935ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.171     3.107    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.186 r  Input_controller_inst/reset_cores_reg__0/Q
                         net (fo=8, routed)           0.724     3.910    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X38Y189        FDRE                                         r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.960     2.605    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/dest_clk
    SLICE_X38Y189        FDRE                                         r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Input_controller_inst/reset_cores_reg__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.355ns  (logic 0.079ns (22.254%)  route 0.276ns (77.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 1.026ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.935ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.572     0.572 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.908    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.936 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        2.171     3.107    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.186 r  Input_controller_inst/reset_cores_reg__0/Q
                         net (fo=8, routed)           0.276     3.462    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X38Y125        FDRE                                         r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.321     0.321 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.321    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.321 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.300     0.621    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.645 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.940     2.585    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/dest_clk
    SLICE_X38Y125        FDRE                                         r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Input_controller_inst/reset_cores_reg__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.184ns (routing 0.555ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.616ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.184     1.601    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.640 r  Input_controller_inst/reset_cores_reg__0/Q
                         net (fo=8, routed)           0.114     1.754    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X38Y125        FDRE                                         r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.333     1.979    LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/dest_clk
    SLICE_X38Y125        FDRE                                         r  LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Input_controller_inst/reset_cores_reg__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.039ns (9.924%)  route 0.354ns (90.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.184ns (routing 0.555ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.616ns, distribution 0.739ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.184     1.601    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.640 r  Input_controller_inst/reset_cores_reg__0/Q
                         net (fo=8, routed)           0.354     1.994    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X38Y189        FDRE                                         r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.355     2.001    LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/dest_clk
    SLICE_X38Y189        FDRE                                         r  LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Input_controller_inst/reset_cores_reg__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.039ns (6.132%)  route 0.597ns (93.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.184ns (routing 0.555ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.616ns, distribution 0.711ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.184     1.601    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.640 r  Input_controller_inst/reset_cores_reg__0/Q
                         net (fo=8, routed)           0.597     2.237    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X39Y26         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.327     1.973    LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/dest_clk
    SLICE_X39Y26         FDRE                                         r  LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Input_controller_inst/reset_cores_reg__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.039ns (5.039%)  route 0.735ns (94.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.184ns (routing 0.555ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.616ns, distribution 0.697ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.206     0.206 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.206 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.194     0.400    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.417 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.184     1.601    Input_controller_inst/clk_IBUF_BUFG
    SLICE_X38Y124        FDCE                                         r  Input_controller_inst/reset_cores_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.640 r  Input_controller_inst/reset_cores_reg__0/Q
                         net (fo=8, routed)           0.735     2.375    LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/src_rst
    SLICE_X39Y75         FDRE                                         r  LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AN11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AN11                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.392     0.392 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.392    clk_IBUF_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.392 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.235     0.627    clk_IBUF
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.646 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=3320, routed)        1.313     1.959    LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/dest_clk
    SLICE_X39Y75         FDRE                                         r  LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C





