// ***************************************** pin.c **********************************************
// Project: Keil Labs and Project
// File: pin.c
// Class: ENEL 351 Lab Works
// Programmer: Amandip Padda
// SID: 200455829
// Description: The project is based on the STM32F103RB that is being used in ENEL 351 Labs.
// It will also be used in the Project related to input and output of various sensors.

// ==============================================================================================
// **************************************IMPORTANT***********************************************
//                         Copyright (c) 2023. All rights reserved. 
//                    See the bottom of this file for the license terms.
// ==============================================================================================

// ************************************ Header Files ********************************************
#include "stm32f10x.h"
#include "header.h" 

// ********************************** Pin Configuration *****************************************
void pinConfigure(void)
{
// **************************************** Port A **********************************************
// **************************************** Pin 0 ***********************************************
	GPIOA->CRL &= ~(GPIO_CRL_MODE0 | GPIO_CRL_CNF0);
	//GPIOA->CRL |= GPIO_CRL_CNF0_0;
// **************************************** Port A **********************************************
// **************************************** Pin 1 ***********************************************
	GPIOA->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1);
// **************************************** Port A **********************************************
// **************************************** Pin 2 ***********************************************
	//GPIOA->CRL |=  GPIO_CRL_MODE2_0 |  GPIO_CRL_MODE2_1;
	//GPIOA->CRL &= ~GPIO_CRL_CNF2_0 &~ GPIO_CRL_CNF2_1;
// **************************************** Port A **********************************************
// **************************************** Pin 3 ***********************************************
	//GPIOA->CRL |=  GPIO_CRL_MODE3_0 |  GPIO_CRL_MODE3_1;
	//GPIOA->CRL &= ~GPIO_CRL_CNF3_0 &~ GPIO_CRL_CNF3_1;
// **************************************** Port A **********************************************
// **************************************** Pin 4 ***********************************************
	//GPIOA->CRL |=  GPIO_CRL_MODE4_0 |  GPIO_CRL_MODE4_1;
	//GPIOA->CRL &= ~GPIO_CRL_CNF4_0 &~ GPIO_CRL_CNF4_1;
// **************************************** Port A **********************************************
// **********************************  Pin 5 (User Led) *****************************************
	GPIOA->CRL |=  GPIO_CRL_MODE5_0 |  GPIO_CRL_MODE5_1;
	GPIOA->CRL &= ~GPIO_CRL_CNF5_0 &~ GPIO_CRL_CNF5_1;
// **************************************** Port A **********************************************
// **************************************** Pin 6 ***********************************************
	GPIOA->CRL &= ~(GPIO_CRL_MODE6 | GPIO_CRL_CNF6 );
	GPIOA->CRL |= (GPIO_CRL_MODE6_1 | GPIO_CRL_CNF6_1);
// **************************************** Port A **********************************************
// **************************************** Pin 7 ***********************************************
	//GPIOA->CRL |=  GPIO_CRL_MODE7_0 |  GPIO_CRL_MODE7_1;
	//GPIOA->CRL &= ~GPIO_CRL_CNF7_0 &~ GPIO_CRL_CNF7_1;
// **************************************** Port A **********************************************
// **************************************** Pin 8 ***********************************************
	GPIOA->CRH |=  GPIO_CRH_MODE8_0 |  GPIO_CRH_MODE8_1;
	GPIOA->CRH &= ~GPIO_CRH_CNF8_0 &~ GPIO_CRH_CNF8_1;
// **************************************** Port A **********************************************
// **************************************** Pin 9 ***********************************************
	GPIOA->CRH |=  GPIO_CRH_MODE9_0 |  GPIO_CRH_MODE9_1;
	GPIOA->CRH &= ~GPIO_CRH_CNF9_0 &~ GPIO_CRH_CNF9_1;
// **************************************** Port A **********************************************
// **************************************** Pin 10 **********************************************
	GPIOA->CRH |=  GPIO_CRH_MODE10_0 |  GPIO_CRH_MODE10_1;
	GPIOA->CRH &= ~GPIO_CRH_CNF10_0 &~ GPIO_CRH_CNF10_1;
// **************************************** Port A **********************************************
// **************************************** Pin 11 **********************************************
	GPIOA->CRH |=  GPIO_CRH_MODE11_0 |  GPIO_CRH_MODE11_1;
	GPIOA->CRH &= ~GPIO_CRH_CNF11_0 &~ GPIO_CRH_CNF11_1;
// **************************************** Port A **********************************************
// **************************************** Pin 12 **********************************************
	//GPIOA->CRH |=  GPIO_CRH_MODE12_0 |  GPIO_CRH_MODE12_1;
	//GPIOA->CRH &= ~GPIO_CRH_CNF12_0 &~ GPIO_CRH_CNF12_1;
// **************************************** Port A **********************************************
// **************************************** Pin 13 **********************************************
	//GPIOA->CRH |=  GPIO_CRH_MODE13_0 |  GPIO_CRH_MODE13_1;
	//GPIOA->CRH &= ~GPIO_CRH_CNF13_0 &~ GPIO_CRH_CNF13_1;
// **************************************** Port A **********************************************
// **************************************** Pin 14 **********************************************
	//GPIOA->CRH |=  GPIO_CRH_MODE14_0 |  GPIO_CRH_MODE14_1;
	//GPIOA->CRH &= ~GPIO_CRH_CNF14_0 &~ GPIO_CRH_CNF14_1;
// **************************************** Port A **********************************************
// **************************************** Pin 15 **********************************************
	//GPIOA->CRH |=  GPIO_CRH_MODE15_0 |  GPIO_CRH_MODE15_1;
	//GPIOA->CRH &= ~GPIO_CRH_CNF15_0 &~ GPIO_CRH_CNF15_1;



// **************************************** Port B **********************************************
// **************************************** Pin 0 ***********************************************
	GPIOB->CRL |= GPIO_CRL_MODE0;
	GPIOB->CRL &= ~GPIO_CRL_CNF0;
// **************************************** Port B **********************************************
// **************************************** Pin 1 ***********************************************
	GPIOB->CRL |= GPIO_CRL_MODE1;
	GPIOB->CRL &= ~GPIO_CRL_CNF1;
// **************************************** Port B **********************************************
// **************************************** Pin 2 ***********************************************
	//GPIOB->CRL |=  GPIO_CRL_MODE2_0 |  GPIO_CRL_MODE2_1;
	//GPIOB->CRL &= ~GPIO_CRL_CNF2_0 &~ GPIO_CRL_CNF2_1;
// **************************************** Port B **********************************************
// **************************************** Pin 3 ***********************************************
//    GPIOB->CRL &= ~GPIO_CRL_MODE3;       // Set PB3 to input mode
//    GPIOB->CRL &= ~GPIO_CRL_CNF3;        // Set PB3 to floating input mode
//    GPIOB->CRL |= GPIO_CRL_CNF3_1; 
// **************************************** Port B **********************************************
// **************************************** Pin 4 ***********************************************
	//GPIOB->CRL |=  GPIO_CRL_MODE4_0 |  GPIO_CRL_MODE4_1;
	//GPIOB->CRL &= ~GPIO_CRL_CNF4_0 &~ GPIO_CRL_CNF4_1;
// **************************************** Port B **********************************************
// **************************************** Pin 5 ***********************************************
	//GPIOB->CRL |=  GPIO_CRL_MODE5_0 |  GPIO_CRL_MODE5_1;
	//GPIOB->CRL &= ~GPIO_CRL_CNF5_0 &~ GPIO_CRL_CNF5_1;
// **************************************** Port B **********************************************
// **************************************** Pin 6 ***********************************************
	//GPIOB->CRL |=  GPIO_CRL_MODE6_0 |  GPIO_CRL_MODE6_1;
	//GPIOB->CRL &= ~GPIO_CRL_CNF6_0 &~ GPIO_CRL_CNF6_1;
// **************************************** Port B **********************************************
// **************************************** Pin 7 ***********************************************
	//GPIOB->CRL |=  GPIO_CRL_MODE7_0 |  GPIO_CRL_MODE7_1;
	//GPIOB->CRL &= ~GPIO_CRL_CNF7_0 &~ GPIO_CRL_CNF7_1;
// **************************************** Port B **********************************************
// **************************************** Pin 8 ***********************************************
	GPIOB->CRH |= GPIO_CRH_MODE8;
  GPIOB->CRH &= ~GPIO_CRH_CNF8;
// **************************************** Port B **********************************************
// **************************************** Pin 9 ***********************************************
	GPIOB->CRH &= ~GPIO_CRH_MODE9;
  GPIOB->CRH &= ~GPIO_CRH_CNF9;
	GPIOB->CRH |= GPIO_CRH_CNF9_1;
// **************************************** Port B **********************************************
// **************************************** Pin 10 **********************************************
//   GPIOB->CRH |= GPIO_CRH_MODE10;       // Set the PB10 pin to output mode
//   GPIOB->CRH &= ~GPIO_CRH_CNF10; 
// **************************************** Port B **********************************************
// **************************************** Pin 11 **********************************************
	//GPIOB->CRH |=  GPIO_CRH_MODE11_0 |  GPIO_CRH_MODE11_1;
	//GPIOB->CRH &= ~GPIO_CRH_CNF11_0 &~ GPIO_CRH_CNF11_1;
// **************************************** Port B **********************************************
// **************************************** Pin 12 **********************************************
	//GPIOB->CRH |=  GPIO_CRH_MODE12_0 |  GPIO_CRH_MODE12_1;
	//GPIOB->CRH &= ~GPIO_CRH_CNF12_0 &~ GPIO_CRH_CNF12_1;
// **************************************** Port B **********************************************
// **************************************** Pin 13 **********************************************
	//GPIOB->CRH |=  GPIO_CRH_MODE13_0 |  GPIO_CRH_MODE13_1;
	//GPIOB->CRH &= ~GPIO_CRH_CNF13_0 &~ GPIO_CRH_CNF13_1;
// **************************************** Port B **********************************************
// **************************************** Pin 14 **********************************************
	//GPIOB->CRH |=  GPIO_CRH_MODE14_0 |  GPIO_CRH_MODE14_1;
	//GPIOB->CRH &= ~GPIO_CRH_CNF14_0 &~ GPIO_CRH_CNF14_1;
// **************************************** Port B **********************************************
// **************************************** Pin 15 **********************************************
	//GPIOB->CRH |=  GPIO_CRH_MODE15_0 |  GPIO_CRH_MODE15_1;
	//GPIOB->CRH &= ~GPIO_CRH_CNF15_0 &~ GPIO_CRH_CNF15_1;



// **************************************** Port C **********************************************
// **************************************** Pin 0 ***********************************************
	GPIOC->CRL |= GPIO_CRL_MODE0;
	GPIOC->CRL &= ~GPIO_CRL_CNF0;
// **************************************** Port C **********************************************
// **************************************** Pin 1 ***********************************************
	GPIOC->CRL |= GPIO_CRL_MODE1;
	GPIOC->CRL &= ~GPIO_CRL_CNF1;
// **************************************** Port C **********************************************
// **************************************** Pin 2 ***********************************************
	GPIOC->CRL |= GPIO_CRL_MODE2;
	GPIOC->CRL &= ~GPIO_CRL_CNF2;
// **************************************** Port C **********************************************
// **************************************** Pin 3 ***********************************************
	GPIOC->CRL |= GPIO_CRL_MODE3;
	GPIOC->CRL &= ~GPIO_CRL_CNF3;
// **************************************** Port C **********************************************
// **************************************** Pin 4 ***********************************************
	GPIOC->CRL |= GPIO_CRL_MODE4;
	GPIOC->CRL &= ~GPIO_CRL_CNF4;
// **************************************** Port C **********************************************
// **************************************** Pin 5 ***********************************************
	GPIOC->CRL |= GPIO_CRL_MODE5;
	GPIOC->CRL &= ~GPIO_CRL_CNF5;
// **************************************** Port C **********************************************
// **************************************** Pin 6 ***********************************************
	GPIOC->CRL |= GPIO_CRL_MODE6;
	GPIOC->CRL &= ~GPIO_CRL_CNF6;
// **************************************** Port C **********************************************
// **************************************** Pin 7 ***********************************************
	GPIOC->CRL |= GPIO_CRL_MODE7;
	GPIOC->CRL &= ~GPIO_CRL_CNF7;
// **************************************** Port C **********************************************
// **************************************** Pin 8 ***********************************************
	//GPIOC->CRH |=  GPIO_CRH_MODE8_0 |  GPIO_CRH_MODE8_1;
	//GPIOC->CRH &= ~GPIO_CRH_CNF8_0 &~ GPIO_CRH_CNF8_1;
// **************************************** Port C **********************************************
// **************************************** Pin 9 ***********************************************
	//GPIOC->CRH |=  GPIO_CRH_MODE9_0 |  GPIO_CRH_MODE9_1;
	//GPIOC->CRH &= ~GPIO_CRH_CNF9_0 &~ GPIO_CRH_CNF9_1;
// **************************************** Port C **********************************************
// **************************************** Pin 10 **********************************************
	//GPIOC->CRH |=  GPIO_CRH_MODE10_0 |  GPIO_CRH_MODE10_1;
	//GPIOC->CRH &= ~GPIO_CRH_CNF10_0 &~ GPIO_CRH_CNF10_1;
// **************************************** Port C **********************************************
// **************************************** Pin 11 **********************************************
	//GPIOC->CRH |=  GPIO_CRH_MODE11_0 |  GPIO_CRH_MODE11_1;
	//GPIOC->CRH &= ~GPIO_CRH_CNF11_0 &~ GPIO_CRH_CNF11_1;
// **************************************** Port C **********************************************
// **************************************** Pin 12 **********************************************
	//GPIOC->CRH |=  GPIO_CRH_MODE12_0 |  GPIO_CRH_MODE12_1;
	//GPIOC->CRH &= ~GPIO_CRH_CNF12_0 &~ GPIO_CRH_CNF12_1;
// **************************************** Port C **********************************************
// **************************************** Pin 13 **********************************************
	//GPIOC->CRH |=  GPIO_CRH_MODE13_0 |  GPIO_CRH_MODE13_1;
	//GPIOC->CRH &= ~GPIO_CRH_CNF13_0 &~ GPIO_CRH_CNF13_1;
// **************************************** Port C **********************************************
// **************************************** Pin 14 **********************************************
	//GPIOC->CRH |=  GPIO_CRH_MODE14_0 |  GPIO_CRH_MODE14_1;
	//GPIOC->CRH &= ~GPIO_CRH_CNF14_0 &~ GPIO_CRH_CNF14_1;
// **************************************** Port C **********************************************
// **************************************** Pin 15 **********************************************
	//GPIOC->CRH |=  GPIO_CRH_MODE15_0 |  GPIO_CRH_MODE15_1;
	//GPIOC->CRH &= ~GPIO_CRH_CNF15_0 &~ GPIO_CRH_CNF15_1;



// **************************************** Port D **********************************************
// **************************************** Pin 0 ***********************************************
	//GPIOD->CRL |=  GPIO_CRL_MODE0_0 |  GPIO_CRL_MODE0_1;
	//GPIOD->CRL &= ~GPIO_CRL_CNF0_0 &~ GPIO_CRL_CNF0_1;
// **************************************** Port D **********************************************
// **************************************** Pin 1 ***********************************************
	//GPIOD->CRL |=  GPIO_CRL_MODE1_0 |  GPIO_CRL_MODE1_1;
	//GPIOD->CRL &= ~GPIO_CRL_CNF1_0 &~ GPIO_CRL_CNF1_1;
// **************************************** Port D **********************************************
// **************************************** Pin 2 ***********************************************
	//GPIOD->CRL |=  GPIO_CRL_MODE2_0 |  GPIO_CRL_MODE2_1;
	//GPIOD->CRL &= ~GPIO_CRL_CNF2_0 &~ GPIO_CRL_CNF2_1;
}


// ==============================================================================================
// **************************************IMPORTANT***********************************************
//                           Copyright (c) 2016. All rights reserved.
// This library is free software; you can redistribute it and/or modify it under the terms of the
// GNU Lesser General Public License as published by the Free Software Foundation; either version 
// 2.1 of the License, or (at your option) any later version. This library is distributed in the 
// hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public License
// for more details. You should have received a copy of the GNU Lesser General Public License along
// with this library; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, 
// Fifth Floor, Boston, MA  02110-1301  USA
// ==============================================================================================
