Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/20102171058/Desktop/83755 - yahya mubaideen last lab/fromTiming/testFromTiming_isim_beh.exe -prj C:/Users/20102171058/Desktop/83755 - yahya mubaideen last lab/fromTiming/testFromTiming_beh.prj work.testFromTiming work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/20102171058/Desktop/83755 - yahya mubaideen last lab/fromTiming/DFF1.v" into library work
Analyzing Verilog file "C:/Users/20102171058/Desktop/83755 - yahya mubaideen last lab/fromTiming/fromTiming.v" into library work
Analyzing Verilog file "C:/Users/20102171058/Desktop/83755 - yahya mubaideen last lab/fromTiming/testFromTiming.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module DFF1
Compiling module fromTiming
Compiling module testFromTiming
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/20102171058/Desktop/83755 - yahya mubaideen last lab/fromTiming/testFromTiming_isim_beh.exe
Fuse Memory Usage: 26488 KB
Fuse CPU Usage: 577 ms
