#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* JL_X */
JL_X__0__DM__MASK EQU 0xE00
JL_X__0__DM__SHIFT EQU 9
JL_X__0__DR EQU CYREG_PRT2_DR
JL_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
JL_X__0__HSIOM_MASK EQU 0x0000F000
JL_X__0__HSIOM_SHIFT EQU 12
JL_X__0__INTCFG EQU CYREG_PRT2_INTCFG
JL_X__0__INTSTAT EQU CYREG_PRT2_INTSTAT
JL_X__0__MASK EQU 0x08
JL_X__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JL_X__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JL_X__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JL_X__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JL_X__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JL_X__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JL_X__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JL_X__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JL_X__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JL_X__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JL_X__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JL_X__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JL_X__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JL_X__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JL_X__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JL_X__0__PC EQU CYREG_PRT2_PC
JL_X__0__PC2 EQU CYREG_PRT2_PC2
JL_X__0__PORT EQU 2
JL_X__0__PS EQU CYREG_PRT2_PS
JL_X__0__SHIFT EQU 3
JL_X__DR EQU CYREG_PRT2_DR
JL_X__INTCFG EQU CYREG_PRT2_INTCFG
JL_X__INTSTAT EQU CYREG_PRT2_INTSTAT
JL_X__MASK EQU 0x08
JL_X__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JL_X__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JL_X__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JL_X__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JL_X__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JL_X__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JL_X__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JL_X__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JL_X__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JL_X__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JL_X__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JL_X__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JL_X__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JL_X__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JL_X__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JL_X__PC EQU CYREG_PRT2_PC
JL_X__PC2 EQU CYREG_PRT2_PC2
JL_X__PORT EQU 2
JL_X__PS EQU CYREG_PRT2_PS
JL_X__SHIFT EQU 3

/* JL_Y */
JL_Y__0__DM__MASK EQU 0x7000
JL_Y__0__DM__SHIFT EQU 12
JL_Y__0__DR EQU CYREG_PRT2_DR
JL_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
JL_Y__0__HSIOM_MASK EQU 0x000F0000
JL_Y__0__HSIOM_SHIFT EQU 16
JL_Y__0__INTCFG EQU CYREG_PRT2_INTCFG
JL_Y__0__INTSTAT EQU CYREG_PRT2_INTSTAT
JL_Y__0__MASK EQU 0x10
JL_Y__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JL_Y__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JL_Y__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JL_Y__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JL_Y__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JL_Y__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JL_Y__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JL_Y__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JL_Y__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JL_Y__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JL_Y__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JL_Y__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JL_Y__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JL_Y__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JL_Y__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JL_Y__0__PC EQU CYREG_PRT2_PC
JL_Y__0__PC2 EQU CYREG_PRT2_PC2
JL_Y__0__PORT EQU 2
JL_Y__0__PS EQU CYREG_PRT2_PS
JL_Y__0__SHIFT EQU 4
JL_Y__DR EQU CYREG_PRT2_DR
JL_Y__INTCFG EQU CYREG_PRT2_INTCFG
JL_Y__INTSTAT EQU CYREG_PRT2_INTSTAT
JL_Y__MASK EQU 0x10
JL_Y__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JL_Y__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JL_Y__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JL_Y__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JL_Y__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JL_Y__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JL_Y__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JL_Y__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JL_Y__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JL_Y__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JL_Y__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JL_Y__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JL_Y__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JL_Y__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JL_Y__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JL_Y__PC EQU CYREG_PRT2_PC
JL_Y__PC2 EQU CYREG_PRT2_PC2
JL_Y__PORT EQU 2
JL_Y__PS EQU CYREG_PRT2_PS
JL_Y__SHIFT EQU 4

/* JR_X */
JR_X__0__DM__MASK EQU 0x07
JR_X__0__DM__SHIFT EQU 0
JR_X__0__DR EQU CYREG_PRT3_DR
JR_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
JR_X__0__HSIOM_MASK EQU 0x0000000F
JR_X__0__HSIOM_SHIFT EQU 0
JR_X__0__INTCFG EQU CYREG_PRT3_INTCFG
JR_X__0__INTSTAT EQU CYREG_PRT3_INTSTAT
JR_X__0__MASK EQU 0x01
JR_X__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
JR_X__0__OUT_SEL_SHIFT EQU 0
JR_X__0__OUT_SEL_VAL EQU 3
JR_X__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
JR_X__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
JR_X__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
JR_X__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
JR_X__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
JR_X__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
JR_X__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
JR_X__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
JR_X__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
JR_X__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
JR_X__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
JR_X__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
JR_X__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
JR_X__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
JR_X__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
JR_X__0__PC EQU CYREG_PRT3_PC
JR_X__0__PC2 EQU CYREG_PRT3_PC2
JR_X__0__PORT EQU 3
JR_X__0__PS EQU CYREG_PRT3_PS
JR_X__0__SHIFT EQU 0
JR_X__DR EQU CYREG_PRT3_DR
JR_X__INTCFG EQU CYREG_PRT3_INTCFG
JR_X__INTSTAT EQU CYREG_PRT3_INTSTAT
JR_X__MASK EQU 0x01
JR_X__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
JR_X__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
JR_X__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
JR_X__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
JR_X__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
JR_X__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
JR_X__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
JR_X__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
JR_X__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
JR_X__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
JR_X__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
JR_X__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
JR_X__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
JR_X__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
JR_X__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
JR_X__PC EQU CYREG_PRT3_PC
JR_X__PC2 EQU CYREG_PRT3_PC2
JR_X__PORT EQU 3
JR_X__PS EQU CYREG_PRT3_PS
JR_X__SHIFT EQU 0

/* JR_Y */
JR_Y__0__DM__MASK EQU 0xE00000
JR_Y__0__DM__SHIFT EQU 21
JR_Y__0__DR EQU CYREG_PRT2_DR
JR_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
JR_Y__0__HSIOM_MASK EQU 0xF0000000
JR_Y__0__HSIOM_SHIFT EQU 28
JR_Y__0__INTCFG EQU CYREG_PRT2_INTCFG
JR_Y__0__INTSTAT EQU CYREG_PRT2_INTSTAT
JR_Y__0__MASK EQU 0x80
JR_Y__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JR_Y__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JR_Y__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JR_Y__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JR_Y__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JR_Y__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JR_Y__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JR_Y__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JR_Y__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JR_Y__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JR_Y__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JR_Y__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JR_Y__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JR_Y__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JR_Y__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JR_Y__0__PC EQU CYREG_PRT2_PC
JR_Y__0__PC2 EQU CYREG_PRT2_PC2
JR_Y__0__PORT EQU 2
JR_Y__0__PS EQU CYREG_PRT2_PS
JR_Y__0__SHIFT EQU 7
JR_Y__DR EQU CYREG_PRT2_DR
JR_Y__INTCFG EQU CYREG_PRT2_INTCFG
JR_Y__INTSTAT EQU CYREG_PRT2_INTSTAT
JR_Y__MASK EQU 0x80
JR_Y__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JR_Y__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JR_Y__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JR_Y__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JR_Y__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JR_Y__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JR_Y__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JR_Y__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JR_Y__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JR_Y__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JR_Y__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JR_Y__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JR_Y__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JR_Y__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JR_Y__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JR_Y__PC EQU CYREG_PRT2_PC
JR_Y__PC2 EQU CYREG_PRT2_PC2
JR_Y__PORT EQU 2
JR_Y__PS EQU CYREG_PRT2_PS
JR_Y__SHIFT EQU 7

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_02
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_02
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_02
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_03
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_00
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_01
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_01
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_01
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_01
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_01
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_01
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_01
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_01

/* UART_IntClock */
UART_IntClock__DIVIDER_MASK EQU 0x0000FFFF
UART_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_C01
UART_IntClock__ENABLE_MASK EQU 0x80000000
UART_IntClock__MASK EQU 0x80000000
UART_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* UART_RXInternalInterrupt */
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_TXInternalInterrupt */
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_TXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC00000
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED_1 */
LED_1__0__DM__MASK EQU 0x38000
LED_1__0__DM__SHIFT EQU 15
LED_1__0__DR EQU CYREG_PRT1_DR
LED_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_1__0__HSIOM_MASK EQU 0x00F00000
LED_1__0__HSIOM_SHIFT EQU 20
LED_1__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_1__0__MASK EQU 0x20
LED_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_1__0__PC EQU CYREG_PRT1_PC
LED_1__0__PC2 EQU CYREG_PRT1_PC2
LED_1__0__PORT EQU 1
LED_1__0__PS EQU CYREG_PRT1_PS
LED_1__0__SHIFT EQU 5
LED_1__DR EQU CYREG_PRT1_DR
LED_1__INTCFG EQU CYREG_PRT1_INTCFG
LED_1__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_1__MASK EQU 0x20
LED_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_1__PC EQU CYREG_PRT1_PC
LED_1__PC2 EQU CYREG_PRT1_PC2
LED_1__PORT EQU 1
LED_1__PS EQU CYREG_PRT1_PS
LED_1__SHIFT EQU 5

/* LED_2 */
LED_2__0__DM__MASK EQU 0x7000
LED_2__0__DM__SHIFT EQU 12
LED_2__0__DR EQU CYREG_PRT1_DR
LED_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_2__0__HSIOM_MASK EQU 0x000F0000
LED_2__0__HSIOM_SHIFT EQU 16
LED_2__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_2__0__MASK EQU 0x10
LED_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_2__0__PC EQU CYREG_PRT1_PC
LED_2__0__PC2 EQU CYREG_PRT1_PC2
LED_2__0__PORT EQU 1
LED_2__0__PS EQU CYREG_PRT1_PS
LED_2__0__SHIFT EQU 4
LED_2__DR EQU CYREG_PRT1_DR
LED_2__INTCFG EQU CYREG_PRT1_INTCFG
LED_2__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_2__MASK EQU 0x10
LED_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_2__PC EQU CYREG_PRT1_PC
LED_2__PC2 EQU CYREG_PRT1_PC2
LED_2__PORT EQU 1
LED_2__PS EQU CYREG_PRT1_PS
LED_2__SHIFT EQU 4

/* SW1_L */
SW1_L__0__DM__MASK EQU 0x1C0
SW1_L__0__DM__SHIFT EQU 6
SW1_L__0__DR EQU CYREG_PRT1_DR
SW1_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW1_L__0__HSIOM_MASK EQU 0x00000F00
SW1_L__0__HSIOM_SHIFT EQU 8
SW1_L__0__INTCFG EQU CYREG_PRT1_INTCFG
SW1_L__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SW1_L__0__MASK EQU 0x04
SW1_L__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW1_L__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW1_L__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW1_L__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW1_L__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW1_L__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW1_L__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW1_L__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW1_L__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW1_L__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW1_L__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW1_L__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW1_L__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW1_L__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW1_L__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW1_L__0__PC EQU CYREG_PRT1_PC
SW1_L__0__PC2 EQU CYREG_PRT1_PC2
SW1_L__0__PORT EQU 1
SW1_L__0__PS EQU CYREG_PRT1_PS
SW1_L__0__SHIFT EQU 2
SW1_L__DR EQU CYREG_PRT1_DR
SW1_L__INTCFG EQU CYREG_PRT1_INTCFG
SW1_L__INTSTAT EQU CYREG_PRT1_INTSTAT
SW1_L__MASK EQU 0x04
SW1_L__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW1_L__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW1_L__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW1_L__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW1_L__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW1_L__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW1_L__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW1_L__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW1_L__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW1_L__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW1_L__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW1_L__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW1_L__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW1_L__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW1_L__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW1_L__PC EQU CYREG_PRT1_PC
SW1_L__PC2 EQU CYREG_PRT1_PC2
SW1_L__PORT EQU 1
SW1_L__PS EQU CYREG_PRT1_PS
SW1_L__SHIFT EQU 2

/* SW1_R */
SW1_R__0__DM__MASK EQU 0x1C0000
SW1_R__0__DM__SHIFT EQU 18
SW1_R__0__DR EQU CYREG_PRT3_DR
SW1_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SW1_R__0__HSIOM_MASK EQU 0x0F000000
SW1_R__0__HSIOM_SHIFT EQU 24
SW1_R__0__INTCFG EQU CYREG_PRT3_INTCFG
SW1_R__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SW1_R__0__MASK EQU 0x40
SW1_R__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW1_R__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW1_R__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW1_R__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW1_R__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW1_R__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW1_R__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW1_R__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW1_R__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW1_R__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW1_R__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW1_R__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW1_R__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW1_R__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW1_R__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW1_R__0__PC EQU CYREG_PRT3_PC
SW1_R__0__PC2 EQU CYREG_PRT3_PC2
SW1_R__0__PORT EQU 3
SW1_R__0__PS EQU CYREG_PRT3_PS
SW1_R__0__SHIFT EQU 6
SW1_R__DR EQU CYREG_PRT3_DR
SW1_R__INTCFG EQU CYREG_PRT3_INTCFG
SW1_R__INTSTAT EQU CYREG_PRT3_INTSTAT
SW1_R__MASK EQU 0x40
SW1_R__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW1_R__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW1_R__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW1_R__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW1_R__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW1_R__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW1_R__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW1_R__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW1_R__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW1_R__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW1_R__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW1_R__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW1_R__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW1_R__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW1_R__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW1_R__PC EQU CYREG_PRT3_PC
SW1_R__PC2 EQU CYREG_PRT3_PC2
SW1_R__PORT EQU 3
SW1_R__PS EQU CYREG_PRT3_PS
SW1_R__SHIFT EQU 6

/* SW2_L */
SW2_L__0__DM__MASK EQU 0xE00
SW2_L__0__DM__SHIFT EQU 9
SW2_L__0__DR EQU CYREG_PRT1_DR
SW2_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW2_L__0__HSIOM_MASK EQU 0x0000F000
SW2_L__0__HSIOM_SHIFT EQU 12
SW2_L__0__INTCFG EQU CYREG_PRT1_INTCFG
SW2_L__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SW2_L__0__MASK EQU 0x08
SW2_L__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW2_L__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW2_L__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW2_L__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW2_L__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW2_L__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW2_L__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW2_L__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW2_L__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW2_L__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW2_L__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW2_L__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW2_L__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW2_L__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW2_L__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW2_L__0__PC EQU CYREG_PRT1_PC
SW2_L__0__PC2 EQU CYREG_PRT1_PC2
SW2_L__0__PORT EQU 1
SW2_L__0__PS EQU CYREG_PRT1_PS
SW2_L__0__SHIFT EQU 3
SW2_L__DR EQU CYREG_PRT1_DR
SW2_L__INTCFG EQU CYREG_PRT1_INTCFG
SW2_L__INTSTAT EQU CYREG_PRT1_INTSTAT
SW2_L__MASK EQU 0x08
SW2_L__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW2_L__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW2_L__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW2_L__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW2_L__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW2_L__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW2_L__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW2_L__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW2_L__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW2_L__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW2_L__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW2_L__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW2_L__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW2_L__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW2_L__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW2_L__PC EQU CYREG_PRT1_PC
SW2_L__PC2 EQU CYREG_PRT1_PC2
SW2_L__PORT EQU 1
SW2_L__PS EQU CYREG_PRT1_PS
SW2_L__SHIFT EQU 3

/* SW2_R */
SW2_R__0__DM__MASK EQU 0xE00000
SW2_R__0__DM__SHIFT EQU 21
SW2_R__0__DR EQU CYREG_PRT3_DR
SW2_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SW2_R__0__HSIOM_MASK EQU 0xF0000000
SW2_R__0__HSIOM_SHIFT EQU 28
SW2_R__0__INTCFG EQU CYREG_PRT3_INTCFG
SW2_R__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SW2_R__0__MASK EQU 0x80
SW2_R__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW2_R__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW2_R__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW2_R__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW2_R__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW2_R__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW2_R__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW2_R__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW2_R__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW2_R__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW2_R__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW2_R__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW2_R__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW2_R__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW2_R__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW2_R__0__PC EQU CYREG_PRT3_PC
SW2_R__0__PC2 EQU CYREG_PRT3_PC2
SW2_R__0__PORT EQU 3
SW2_R__0__PS EQU CYREG_PRT3_PS
SW2_R__0__SHIFT EQU 7
SW2_R__DR EQU CYREG_PRT3_DR
SW2_R__INTCFG EQU CYREG_PRT3_INTCFG
SW2_R__INTSTAT EQU CYREG_PRT3_INTSTAT
SW2_R__MASK EQU 0x80
SW2_R__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SW2_R__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SW2_R__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SW2_R__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SW2_R__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SW2_R__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SW2_R__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SW2_R__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SW2_R__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SW2_R__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SW2_R__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SW2_R__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SW2_R__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SW2_R__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SW2_R__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SW2_R__PC EQU CYREG_PRT3_PC
SW2_R__PC2 EQU CYREG_PRT3_PC2
SW2_R__PORT EQU 3
SW2_R__PS EQU CYREG_PRT3_PS
SW2_R__SHIFT EQU 7

/* ZB_RX */
ZB_RX__0__DM__MASK EQU 0x1C0
ZB_RX__0__DM__SHIFT EQU 6
ZB_RX__0__DR EQU CYREG_PRT2_DR
ZB_RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ZB_RX__0__HSIOM_MASK EQU 0x00000F00
ZB_RX__0__HSIOM_SHIFT EQU 8
ZB_RX__0__INTCFG EQU CYREG_PRT2_INTCFG
ZB_RX__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ZB_RX__0__MASK EQU 0x04
ZB_RX__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ZB_RX__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ZB_RX__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ZB_RX__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ZB_RX__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ZB_RX__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ZB_RX__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ZB_RX__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ZB_RX__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ZB_RX__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ZB_RX__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ZB_RX__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ZB_RX__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ZB_RX__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ZB_RX__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ZB_RX__0__PC EQU CYREG_PRT2_PC
ZB_RX__0__PC2 EQU CYREG_PRT2_PC2
ZB_RX__0__PORT EQU 2
ZB_RX__0__PS EQU CYREG_PRT2_PS
ZB_RX__0__SHIFT EQU 2
ZB_RX__DR EQU CYREG_PRT2_DR
ZB_RX__INTCFG EQU CYREG_PRT2_INTCFG
ZB_RX__INTSTAT EQU CYREG_PRT2_INTSTAT
ZB_RX__MASK EQU 0x04
ZB_RX__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ZB_RX__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ZB_RX__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ZB_RX__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ZB_RX__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ZB_RX__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ZB_RX__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ZB_RX__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ZB_RX__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ZB_RX__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ZB_RX__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ZB_RX__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ZB_RX__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ZB_RX__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ZB_RX__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ZB_RX__PC EQU CYREG_PRT2_PC
ZB_RX__PC2 EQU CYREG_PRT2_PC2
ZB_RX__PORT EQU 2
ZB_RX__PS EQU CYREG_PRT2_PS
ZB_RX__SHIFT EQU 2

/* ZB_TX */
ZB_TX__0__DM__MASK EQU 0x38
ZB_TX__0__DM__SHIFT EQU 3
ZB_TX__0__DR EQU CYREG_PRT2_DR
ZB_TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ZB_TX__0__HSIOM_MASK EQU 0x000000F0
ZB_TX__0__HSIOM_SHIFT EQU 4
ZB_TX__0__INTCFG EQU CYREG_PRT2_INTCFG
ZB_TX__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ZB_TX__0__MASK EQU 0x02
ZB_TX__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
ZB_TX__0__OUT_SEL_SHIFT EQU 2
ZB_TX__0__OUT_SEL_VAL EQU 2
ZB_TX__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ZB_TX__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ZB_TX__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ZB_TX__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ZB_TX__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ZB_TX__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ZB_TX__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ZB_TX__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ZB_TX__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ZB_TX__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ZB_TX__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ZB_TX__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ZB_TX__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ZB_TX__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ZB_TX__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ZB_TX__0__PC EQU CYREG_PRT2_PC
ZB_TX__0__PC2 EQU CYREG_PRT2_PC2
ZB_TX__0__PORT EQU 2
ZB_TX__0__PS EQU CYREG_PRT2_PS
ZB_TX__0__SHIFT EQU 1
ZB_TX__DR EQU CYREG_PRT2_DR
ZB_TX__INTCFG EQU CYREG_PRT2_INTCFG
ZB_TX__INTSTAT EQU CYREG_PRT2_INTSTAT
ZB_TX__MASK EQU 0x02
ZB_TX__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ZB_TX__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ZB_TX__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ZB_TX__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ZB_TX__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ZB_TX__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ZB_TX__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ZB_TX__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ZB_TX__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ZB_TX__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ZB_TX__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ZB_TX__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ZB_TX__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ZB_TX__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ZB_TX__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ZB_TX__PC EQU CYREG_PRT2_PC
ZB_TX__PC2 EQU CYREG_PRT2_PC2
ZB_TX__PORT EQU 2
ZB_TX__PS EQU CYREG_PRT2_PS
ZB_TX__SHIFT EQU 1

/* JL_SEL */
JL_SEL__0__DM__MASK EQU 0x38000
JL_SEL__0__DM__SHIFT EQU 15
JL_SEL__0__DR EQU CYREG_PRT2_DR
JL_SEL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
JL_SEL__0__HSIOM_MASK EQU 0x00F00000
JL_SEL__0__HSIOM_SHIFT EQU 20
JL_SEL__0__INTCFG EQU CYREG_PRT2_INTCFG
JL_SEL__0__INTSTAT EQU CYREG_PRT2_INTSTAT
JL_SEL__0__MASK EQU 0x20
JL_SEL__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JL_SEL__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JL_SEL__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JL_SEL__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JL_SEL__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JL_SEL__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JL_SEL__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JL_SEL__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JL_SEL__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JL_SEL__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JL_SEL__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JL_SEL__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JL_SEL__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JL_SEL__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JL_SEL__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JL_SEL__0__PC EQU CYREG_PRT2_PC
JL_SEL__0__PC2 EQU CYREG_PRT2_PC2
JL_SEL__0__PORT EQU 2
JL_SEL__0__PS EQU CYREG_PRT2_PS
JL_SEL__0__SHIFT EQU 5
JL_SEL__DR EQU CYREG_PRT2_DR
JL_SEL__INTCFG EQU CYREG_PRT2_INTCFG
JL_SEL__INTSTAT EQU CYREG_PRT2_INTSTAT
JL_SEL__MASK EQU 0x20
JL_SEL__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JL_SEL__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JL_SEL__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JL_SEL__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JL_SEL__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JL_SEL__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JL_SEL__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JL_SEL__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JL_SEL__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JL_SEL__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JL_SEL__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JL_SEL__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JL_SEL__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JL_SEL__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JL_SEL__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JL_SEL__PC EQU CYREG_PRT2_PC
JL_SEL__PC2 EQU CYREG_PRT2_PC2
JL_SEL__PORT EQU 2
JL_SEL__PS EQU CYREG_PRT2_PS
JL_SEL__SHIFT EQU 5

/* JR_SEL */
JR_SEL__0__DM__MASK EQU 0x1C0000
JR_SEL__0__DM__SHIFT EQU 18
JR_SEL__0__DR EQU CYREG_PRT2_DR
JR_SEL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
JR_SEL__0__HSIOM_MASK EQU 0x0F000000
JR_SEL__0__HSIOM_SHIFT EQU 24
JR_SEL__0__INTCFG EQU CYREG_PRT2_INTCFG
JR_SEL__0__INTSTAT EQU CYREG_PRT2_INTSTAT
JR_SEL__0__MASK EQU 0x40
JR_SEL__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JR_SEL__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JR_SEL__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JR_SEL__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JR_SEL__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JR_SEL__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JR_SEL__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JR_SEL__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JR_SEL__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JR_SEL__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JR_SEL__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JR_SEL__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JR_SEL__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JR_SEL__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JR_SEL__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JR_SEL__0__PC EQU CYREG_PRT2_PC
JR_SEL__0__PC2 EQU CYREG_PRT2_PC2
JR_SEL__0__PORT EQU 2
JR_SEL__0__PS EQU CYREG_PRT2_PS
JR_SEL__0__SHIFT EQU 6
JR_SEL__DR EQU CYREG_PRT2_DR
JR_SEL__INTCFG EQU CYREG_PRT2_INTCFG
JR_SEL__INTSTAT EQU CYREG_PRT2_INTSTAT
JR_SEL__MASK EQU 0x40
JR_SEL__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
JR_SEL__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
JR_SEL__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
JR_SEL__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
JR_SEL__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
JR_SEL__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
JR_SEL__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
JR_SEL__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
JR_SEL__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
JR_SEL__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
JR_SEL__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
JR_SEL__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
JR_SEL__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
JR_SEL__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
JR_SEL__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
JR_SEL__PC EQU CYREG_PRT2_PC
JR_SEL__PC2 EQU CYREG_PRT2_PC2
JR_SEL__PORT EQU 2
JR_SEL__PS EQU CYREG_PRT2_PS
JR_SEL__SHIFT EQU 6

/* MoM_Hi */
MoM_Hi__0__DM__MASK EQU 0x38
MoM_Hi__0__DM__SHIFT EQU 3
MoM_Hi__0__DR EQU CYREG_PRT1_DR
MoM_Hi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MoM_Hi__0__HSIOM_MASK EQU 0x000000F0
MoM_Hi__0__HSIOM_SHIFT EQU 4
MoM_Hi__0__INTCFG EQU CYREG_PRT1_INTCFG
MoM_Hi__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MoM_Hi__0__MASK EQU 0x02
MoM_Hi__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MoM_Hi__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MoM_Hi__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MoM_Hi__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MoM_Hi__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MoM_Hi__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MoM_Hi__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MoM_Hi__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MoM_Hi__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MoM_Hi__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MoM_Hi__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MoM_Hi__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MoM_Hi__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MoM_Hi__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MoM_Hi__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MoM_Hi__0__PC EQU CYREG_PRT1_PC
MoM_Hi__0__PC2 EQU CYREG_PRT1_PC2
MoM_Hi__0__PORT EQU 1
MoM_Hi__0__PS EQU CYREG_PRT1_PS
MoM_Hi__0__SHIFT EQU 1
MoM_Hi__DR EQU CYREG_PRT1_DR
MoM_Hi__INTCFG EQU CYREG_PRT1_INTCFG
MoM_Hi__INTSTAT EQU CYREG_PRT1_INTSTAT
MoM_Hi__MASK EQU 0x02
MoM_Hi__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MoM_Hi__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MoM_Hi__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MoM_Hi__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MoM_Hi__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MoM_Hi__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MoM_Hi__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MoM_Hi__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MoM_Hi__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MoM_Hi__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MoM_Hi__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MoM_Hi__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MoM_Hi__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MoM_Hi__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MoM_Hi__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MoM_Hi__PC EQU CYREG_PRT1_PC
MoM_Hi__PC2 EQU CYREG_PRT1_PC2
MoM_Hi__PORT EQU 1
MoM_Hi__PS EQU CYREG_PRT1_PS
MoM_Hi__SHIFT EQU 1

/* MoM_Lo */
MoM_Lo__0__DM__MASK EQU 0x07
MoM_Lo__0__DM__SHIFT EQU 0
MoM_Lo__0__DR EQU CYREG_PRT1_DR
MoM_Lo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MoM_Lo__0__HSIOM_MASK EQU 0x0000000F
MoM_Lo__0__HSIOM_SHIFT EQU 0
MoM_Lo__0__INTCFG EQU CYREG_PRT1_INTCFG
MoM_Lo__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MoM_Lo__0__MASK EQU 0x01
MoM_Lo__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MoM_Lo__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MoM_Lo__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MoM_Lo__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MoM_Lo__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MoM_Lo__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MoM_Lo__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MoM_Lo__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MoM_Lo__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MoM_Lo__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MoM_Lo__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MoM_Lo__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MoM_Lo__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MoM_Lo__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MoM_Lo__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MoM_Lo__0__PC EQU CYREG_PRT1_PC
MoM_Lo__0__PC2 EQU CYREG_PRT1_PC2
MoM_Lo__0__PORT EQU 1
MoM_Lo__0__PS EQU CYREG_PRT1_PS
MoM_Lo__0__SHIFT EQU 0
MoM_Lo__DR EQU CYREG_PRT1_DR
MoM_Lo__INTCFG EQU CYREG_PRT1_INTCFG
MoM_Lo__INTSTAT EQU CYREG_PRT1_INTSTAT
MoM_Lo__MASK EQU 0x01
MoM_Lo__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MoM_Lo__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MoM_Lo__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MoM_Lo__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MoM_Lo__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MoM_Lo__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MoM_Lo__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MoM_Lo__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MoM_Lo__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MoM_Lo__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MoM_Lo__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MoM_Lo__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MoM_Lo__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MoM_Lo__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MoM_Lo__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MoM_Lo__PC EQU CYREG_PRT1_PC
MoM_Lo__PC2 EQU CYREG_PRT1_PC2
MoM_Lo__PORT EQU 1
MoM_Lo__PS EQU CYREG_PRT1_PS
MoM_Lo__SHIFT EQU 0

/* Rot_Hi */
Rot_Hi__0__DM__MASK EQU 0x38
Rot_Hi__0__DM__SHIFT EQU 3
Rot_Hi__0__DR EQU CYREG_PRT3_DR
Rot_Hi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rot_Hi__0__HSIOM_MASK EQU 0x000000F0
Rot_Hi__0__HSIOM_SHIFT EQU 4
Rot_Hi__0__INTCFG EQU CYREG_PRT3_INTCFG
Rot_Hi__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot_Hi__0__MASK EQU 0x02
Rot_Hi__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot_Hi__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot_Hi__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot_Hi__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot_Hi__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot_Hi__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot_Hi__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot_Hi__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot_Hi__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot_Hi__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot_Hi__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot_Hi__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot_Hi__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot_Hi__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot_Hi__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot_Hi__0__PC EQU CYREG_PRT3_PC
Rot_Hi__0__PC2 EQU CYREG_PRT3_PC2
Rot_Hi__0__PORT EQU 3
Rot_Hi__0__PS EQU CYREG_PRT3_PS
Rot_Hi__0__SHIFT EQU 1
Rot_Hi__DR EQU CYREG_PRT3_DR
Rot_Hi__INTCFG EQU CYREG_PRT3_INTCFG
Rot_Hi__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot_Hi__MASK EQU 0x02
Rot_Hi__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot_Hi__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot_Hi__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot_Hi__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot_Hi__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot_Hi__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot_Hi__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot_Hi__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot_Hi__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot_Hi__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot_Hi__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot_Hi__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot_Hi__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot_Hi__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot_Hi__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot_Hi__PC EQU CYREG_PRT3_PC
Rot_Hi__PC2 EQU CYREG_PRT3_PC2
Rot_Hi__PORT EQU 3
Rot_Hi__PS EQU CYREG_PRT3_PS
Rot_Hi__SHIFT EQU 1

/* Rot_Lo */
Rot_Lo__0__DM__MASK EQU 0x7000
Rot_Lo__0__DM__SHIFT EQU 12
Rot_Lo__0__DR EQU CYREG_PRT3_DR
Rot_Lo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rot_Lo__0__HSIOM_MASK EQU 0x000F0000
Rot_Lo__0__HSIOM_SHIFT EQU 16
Rot_Lo__0__INTCFG EQU CYREG_PRT3_INTCFG
Rot_Lo__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot_Lo__0__MASK EQU 0x10
Rot_Lo__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot_Lo__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot_Lo__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot_Lo__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot_Lo__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot_Lo__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot_Lo__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot_Lo__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot_Lo__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot_Lo__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot_Lo__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot_Lo__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot_Lo__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot_Lo__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot_Lo__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot_Lo__0__PC EQU CYREG_PRT3_PC
Rot_Lo__0__PC2 EQU CYREG_PRT3_PC2
Rot_Lo__0__PORT EQU 3
Rot_Lo__0__PS EQU CYREG_PRT3_PS
Rot_Lo__0__SHIFT EQU 4
Rot_Lo__DR EQU CYREG_PRT3_DR
Rot_Lo__INTCFG EQU CYREG_PRT3_INTCFG
Rot_Lo__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot_Lo__MASK EQU 0x10
Rot_Lo__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot_Lo__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot_Lo__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot_Lo__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot_Lo__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot_Lo__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot_Lo__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot_Lo__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot_Lo__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot_Lo__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot_Lo__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot_Lo__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot_Lo__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot_Lo__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot_Lo__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot_Lo__PC EQU CYREG_PRT3_PC
Rot_Lo__PC2 EQU CYREG_PRT3_PC2
Rot_Lo__PORT EQU 3
Rot_Lo__PS EQU CYREG_PRT3_PS
Rot_Lo__SHIFT EQU 4

/* Rot_SW */
Rot_SW__0__DM__MASK EQU 0x38000
Rot_SW__0__DM__SHIFT EQU 15
Rot_SW__0__DR EQU CYREG_PRT3_DR
Rot_SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rot_SW__0__HSIOM_MASK EQU 0x00F00000
Rot_SW__0__HSIOM_SHIFT EQU 20
Rot_SW__0__INTCFG EQU CYREG_PRT3_INTCFG
Rot_SW__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot_SW__0__MASK EQU 0x20
Rot_SW__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot_SW__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot_SW__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot_SW__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot_SW__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot_SW__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot_SW__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot_SW__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot_SW__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot_SW__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot_SW__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot_SW__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot_SW__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot_SW__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot_SW__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot_SW__0__PC EQU CYREG_PRT3_PC
Rot_SW__0__PC2 EQU CYREG_PRT3_PC2
Rot_SW__0__PORT EQU 3
Rot_SW__0__PS EQU CYREG_PRT3_PS
Rot_SW__0__SHIFT EQU 5
Rot_SW__DR EQU CYREG_PRT3_DR
Rot_SW__INTCFG EQU CYREG_PRT3_INTCFG
Rot_SW__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot_SW__MASK EQU 0x20
Rot_SW__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot_SW__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot_SW__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot_SW__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot_SW__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot_SW__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot_SW__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot_SW__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot_SW__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot_SW__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot_SW__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot_SW__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot_SW__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot_SW__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot_SW__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot_SW__PC EQU CYREG_PRT3_PC
Rot_SW__PC2 EQU CYREG_PRT3_PC2
Rot_SW__PORT EQU 3
Rot_SW__PS EQU CYREG_PRT3_PS
Rot_SW__SHIFT EQU 5

/* TS_DnC */
TS_DnC__0__DM__MASK EQU 0xE00
TS_DnC__0__DM__SHIFT EQU 9
TS_DnC__0__DR EQU CYREG_PRT0_DR
TS_DnC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TS_DnC__0__HSIOM_MASK EQU 0x0000F000
TS_DnC__0__HSIOM_SHIFT EQU 12
TS_DnC__0__INTCFG EQU CYREG_PRT0_INTCFG
TS_DnC__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_DnC__0__MASK EQU 0x08
TS_DnC__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_DnC__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_DnC__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_DnC__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_DnC__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_DnC__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_DnC__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_DnC__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_DnC__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_DnC__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_DnC__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_DnC__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_DnC__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_DnC__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_DnC__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_DnC__0__PC EQU CYREG_PRT0_PC
TS_DnC__0__PC2 EQU CYREG_PRT0_PC2
TS_DnC__0__PORT EQU 0
TS_DnC__0__PS EQU CYREG_PRT0_PS
TS_DnC__0__SHIFT EQU 3
TS_DnC__DR EQU CYREG_PRT0_DR
TS_DnC__INTCFG EQU CYREG_PRT0_INTCFG
TS_DnC__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_DnC__MASK EQU 0x08
TS_DnC__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_DnC__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_DnC__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_DnC__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_DnC__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_DnC__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_DnC__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_DnC__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_DnC__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_DnC__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_DnC__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_DnC__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_DnC__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_DnC__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_DnC__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_DnC__PC EQU CYREG_PRT0_PC
TS_DnC__PC2 EQU CYREG_PRT0_PC2
TS_DnC__PORT EQU 0
TS_DnC__PS EQU CYREG_PRT0_PS
TS_DnC__SHIFT EQU 3

/* TS_I2C_SCB */
TS_I2C_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
TS_I2C_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
TS_I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
TS_I2C_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
TS_I2C_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
TS_I2C_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
TS_I2C_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
TS_I2C_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
TS_I2C_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
TS_I2C_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
TS_I2C_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
TS_I2C_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
TS_I2C_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
TS_I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
TS_I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
TS_I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
TS_I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
TS_I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
TS_I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
TS_I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
TS_I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
TS_I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
TS_I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
TS_I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
TS_I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
TS_I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
TS_I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
TS_I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
TS_I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
TS_I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
TS_I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
TS_I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
TS_I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
TS_I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
TS_I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
TS_I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
TS_I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
TS_I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
TS_I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
TS_I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
TS_I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
TS_I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
TS_I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
TS_I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
TS_I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
TS_I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
TS_I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
TS_I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
TS_I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
TS_I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
TS_I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
TS_I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
TS_I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
TS_I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
TS_I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
TS_I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
TS_I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
TS_I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
TS_I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
TS_I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
TS_I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
TS_I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
TS_I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
TS_I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
TS_I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
TS_I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
TS_I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
TS_I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
TS_I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
TS_I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
TS_I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
TS_I2C_SCB__SS0_POSISTION EQU 0
TS_I2C_SCB__SS1_POSISTION EQU 1
TS_I2C_SCB__SS2_POSISTION EQU 2
TS_I2C_SCB__SS3_POSISTION EQU 3
TS_I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
TS_I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
TS_I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
TS_I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
TS_I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
TS_I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
TS_I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
TS_I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
TS_I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* TS_I2C_SCB_IRQ */
TS_I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TS_I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TS_I2C_SCB_IRQ__INTC_MASK EQU 0x400
TS_I2C_SCB_IRQ__INTC_NUMBER EQU 10
TS_I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
TS_I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
TS_I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
TS_I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TS_I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* TS_I2C_SCBCLK */
TS_I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
TS_I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B01
TS_I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
TS_I2C_SCBCLK__MASK EQU 0x80000000
TS_I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* TS_I2C_scl */
TS_I2C_scl__0__DM__MASK EQU 0x07
TS_I2C_scl__0__DM__SHIFT EQU 0
TS_I2C_scl__0__DR EQU CYREG_PRT4_DR
TS_I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
TS_I2C_scl__0__HSIOM_MASK EQU 0x0000000F
TS_I2C_scl__0__HSIOM_SHIFT EQU 0
TS_I2C_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
TS_I2C_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
TS_I2C_scl__0__MASK EQU 0x01
TS_I2C_scl__0__PC EQU CYREG_PRT4_PC
TS_I2C_scl__0__PC2 EQU CYREG_PRT4_PC2
TS_I2C_scl__0__PORT EQU 4
TS_I2C_scl__0__PS EQU CYREG_PRT4_PS
TS_I2C_scl__0__SHIFT EQU 0
TS_I2C_scl__DR EQU CYREG_PRT4_DR
TS_I2C_scl__INTCFG EQU CYREG_PRT4_INTCFG
TS_I2C_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
TS_I2C_scl__MASK EQU 0x01
TS_I2C_scl__PC EQU CYREG_PRT4_PC
TS_I2C_scl__PC2 EQU CYREG_PRT4_PC2
TS_I2C_scl__PORT EQU 4
TS_I2C_scl__PS EQU CYREG_PRT4_PS
TS_I2C_scl__SHIFT EQU 0

/* TS_I2C_sda */
TS_I2C_sda__0__DM__MASK EQU 0x38
TS_I2C_sda__0__DM__SHIFT EQU 3
TS_I2C_sda__0__DR EQU CYREG_PRT4_DR
TS_I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
TS_I2C_sda__0__HSIOM_MASK EQU 0x000000F0
TS_I2C_sda__0__HSIOM_SHIFT EQU 4
TS_I2C_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
TS_I2C_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
TS_I2C_sda__0__MASK EQU 0x02
TS_I2C_sda__0__PC EQU CYREG_PRT4_PC
TS_I2C_sda__0__PC2 EQU CYREG_PRT4_PC2
TS_I2C_sda__0__PORT EQU 4
TS_I2C_sda__0__PS EQU CYREG_PRT4_PS
TS_I2C_sda__0__SHIFT EQU 1
TS_I2C_sda__DR EQU CYREG_PRT4_DR
TS_I2C_sda__INTCFG EQU CYREG_PRT4_INTCFG
TS_I2C_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
TS_I2C_sda__MASK EQU 0x02
TS_I2C_sda__PC EQU CYREG_PRT4_PC
TS_I2C_sda__PC2 EQU CYREG_PRT4_PC2
TS_I2C_sda__PORT EQU 4
TS_I2C_sda__PS EQU CYREG_PRT4_PS
TS_I2C_sda__SHIFT EQU 1

/* TS_IRQ */
TS_IRQ__0__DM__MASK EQU 0x07
TS_IRQ__0__DM__SHIFT EQU 0
TS_IRQ__0__DR EQU CYREG_PRT0_DR
TS_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TS_IRQ__0__HSIOM_MASK EQU 0x0000000F
TS_IRQ__0__HSIOM_SHIFT EQU 0
TS_IRQ__0__INTCFG EQU CYREG_PRT0_INTCFG
TS_IRQ__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_IRQ__0__MASK EQU 0x01
TS_IRQ__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_IRQ__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_IRQ__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_IRQ__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_IRQ__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_IRQ__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_IRQ__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_IRQ__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_IRQ__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_IRQ__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_IRQ__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_IRQ__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_IRQ__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_IRQ__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_IRQ__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_IRQ__0__PC EQU CYREG_PRT0_PC
TS_IRQ__0__PC2 EQU CYREG_PRT0_PC2
TS_IRQ__0__PORT EQU 0
TS_IRQ__0__PS EQU CYREG_PRT0_PS
TS_IRQ__0__SHIFT EQU 0
TS_IRQ__DR EQU CYREG_PRT0_DR
TS_IRQ__INTCFG EQU CYREG_PRT0_INTCFG
TS_IRQ__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_IRQ__MASK EQU 0x01
TS_IRQ__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_IRQ__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_IRQ__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_IRQ__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_IRQ__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_IRQ__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_IRQ__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_IRQ__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_IRQ__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_IRQ__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_IRQ__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_IRQ__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_IRQ__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_IRQ__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_IRQ__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_IRQ__PC EQU CYREG_PRT0_PC
TS_IRQ__PC2 EQU CYREG_PRT0_PC2
TS_IRQ__PORT EQU 0
TS_IRQ__PS EQU CYREG_PRT0_PS
TS_IRQ__SHIFT EQU 0

/* TS_SPI_miso_m */
TS_SPI_miso_m__0__DM__MASK EQU 0x38000
TS_SPI_miso_m__0__DM__SHIFT EQU 15
TS_SPI_miso_m__0__DR EQU CYREG_PRT0_DR
TS_SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TS_SPI_miso_m__0__HSIOM_MASK EQU 0x00F00000
TS_SPI_miso_m__0__HSIOM_SHIFT EQU 20
TS_SPI_miso_m__0__INTCFG EQU CYREG_PRT0_INTCFG
TS_SPI_miso_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_SPI_miso_m__0__MASK EQU 0x20
TS_SPI_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_SPI_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_SPI_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_SPI_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_SPI_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_SPI_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_SPI_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_SPI_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_SPI_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_SPI_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_SPI_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_SPI_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_SPI_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_SPI_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_SPI_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_SPI_miso_m__0__PC EQU CYREG_PRT0_PC
TS_SPI_miso_m__0__PC2 EQU CYREG_PRT0_PC2
TS_SPI_miso_m__0__PORT EQU 0
TS_SPI_miso_m__0__PS EQU CYREG_PRT0_PS
TS_SPI_miso_m__0__SHIFT EQU 5
TS_SPI_miso_m__DR EQU CYREG_PRT0_DR
TS_SPI_miso_m__INTCFG EQU CYREG_PRT0_INTCFG
TS_SPI_miso_m__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_SPI_miso_m__MASK EQU 0x20
TS_SPI_miso_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_SPI_miso_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_SPI_miso_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_SPI_miso_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_SPI_miso_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_SPI_miso_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_SPI_miso_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_SPI_miso_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_SPI_miso_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_SPI_miso_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_SPI_miso_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_SPI_miso_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_SPI_miso_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_SPI_miso_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_SPI_miso_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_SPI_miso_m__PC EQU CYREG_PRT0_PC
TS_SPI_miso_m__PC2 EQU CYREG_PRT0_PC2
TS_SPI_miso_m__PORT EQU 0
TS_SPI_miso_m__PS EQU CYREG_PRT0_PS
TS_SPI_miso_m__SHIFT EQU 5

/* TS_SPI_mosi_m */
TS_SPI_mosi_m__0__DM__MASK EQU 0x7000
TS_SPI_mosi_m__0__DM__SHIFT EQU 12
TS_SPI_mosi_m__0__DR EQU CYREG_PRT0_DR
TS_SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TS_SPI_mosi_m__0__HSIOM_MASK EQU 0x000F0000
TS_SPI_mosi_m__0__HSIOM_SHIFT EQU 16
TS_SPI_mosi_m__0__INTCFG EQU CYREG_PRT0_INTCFG
TS_SPI_mosi_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_SPI_mosi_m__0__MASK EQU 0x10
TS_SPI_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
TS_SPI_mosi_m__0__OUT_SEL_SHIFT EQU 8
TS_SPI_mosi_m__0__OUT_SEL_VAL EQU -1
TS_SPI_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_SPI_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_SPI_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_SPI_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_SPI_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_SPI_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_SPI_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_SPI_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_SPI_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_SPI_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_SPI_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_SPI_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_SPI_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_SPI_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_SPI_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_SPI_mosi_m__0__PC EQU CYREG_PRT0_PC
TS_SPI_mosi_m__0__PC2 EQU CYREG_PRT0_PC2
TS_SPI_mosi_m__0__PORT EQU 0
TS_SPI_mosi_m__0__PS EQU CYREG_PRT0_PS
TS_SPI_mosi_m__0__SHIFT EQU 4
TS_SPI_mosi_m__DR EQU CYREG_PRT0_DR
TS_SPI_mosi_m__INTCFG EQU CYREG_PRT0_INTCFG
TS_SPI_mosi_m__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_SPI_mosi_m__MASK EQU 0x10
TS_SPI_mosi_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_SPI_mosi_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_SPI_mosi_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_SPI_mosi_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_SPI_mosi_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_SPI_mosi_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_SPI_mosi_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_SPI_mosi_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_SPI_mosi_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_SPI_mosi_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_SPI_mosi_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_SPI_mosi_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_SPI_mosi_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_SPI_mosi_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_SPI_mosi_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_SPI_mosi_m__PC EQU CYREG_PRT0_PC
TS_SPI_mosi_m__PC2 EQU CYREG_PRT0_PC2
TS_SPI_mosi_m__PORT EQU 0
TS_SPI_mosi_m__PS EQU CYREG_PRT0_PS
TS_SPI_mosi_m__SHIFT EQU 4

/* TS_SPI_SCB */
TS_SPI_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
TS_SPI_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
TS_SPI_SCB__CTRL EQU CYREG_SCB1_CTRL
TS_SPI_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
TS_SPI_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
TS_SPI_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
TS_SPI_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
TS_SPI_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
TS_SPI_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
TS_SPI_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
TS_SPI_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
TS_SPI_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
TS_SPI_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
TS_SPI_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
TS_SPI_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
TS_SPI_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
TS_SPI_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
TS_SPI_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
TS_SPI_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
TS_SPI_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
TS_SPI_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
TS_SPI_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
TS_SPI_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
TS_SPI_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
TS_SPI_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
TS_SPI_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
TS_SPI_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
TS_SPI_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
TS_SPI_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
TS_SPI_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
TS_SPI_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
TS_SPI_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
TS_SPI_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
TS_SPI_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
TS_SPI_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
TS_SPI_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
TS_SPI_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
TS_SPI_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
TS_SPI_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
TS_SPI_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
TS_SPI_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
TS_SPI_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
TS_SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
TS_SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
TS_SPI_SCB__INTR_M EQU CYREG_SCB1_INTR_M
TS_SPI_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
TS_SPI_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
TS_SPI_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
TS_SPI_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
TS_SPI_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
TS_SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
TS_SPI_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
TS_SPI_SCB__INTR_S EQU CYREG_SCB1_INTR_S
TS_SPI_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
TS_SPI_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
TS_SPI_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
TS_SPI_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
TS_SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
TS_SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
TS_SPI_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
TS_SPI_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
TS_SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
TS_SPI_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
TS_SPI_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
TS_SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
TS_SPI_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
TS_SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
TS_SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
TS_SPI_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
TS_SPI_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
TS_SPI_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
TS_SPI_SCB__SS0_POSISTION EQU 0
TS_SPI_SCB__SS1_POSISTION EQU 1
TS_SPI_SCB__SS2_POSISTION EQU 2
TS_SPI_SCB__SS3_POSISTION EQU 3
TS_SPI_SCB__STATUS EQU CYREG_SCB1_STATUS
TS_SPI_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
TS_SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
TS_SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
TS_SPI_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
TS_SPI_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
TS_SPI_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
TS_SPI_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
TS_SPI_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* TS_SPI_SCBCLK */
TS_SPI_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
TS_SPI_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
TS_SPI_SCBCLK__ENABLE_MASK EQU 0x80000000
TS_SPI_SCBCLK__MASK EQU 0x80000000
TS_SPI_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* TS_SPI_sclk_m */
TS_SPI_sclk_m__0__DM__MASK EQU 0x1C0000
TS_SPI_sclk_m__0__DM__SHIFT EQU 18
TS_SPI_sclk_m__0__DR EQU CYREG_PRT0_DR
TS_SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TS_SPI_sclk_m__0__HSIOM_MASK EQU 0x0F000000
TS_SPI_sclk_m__0__HSIOM_SHIFT EQU 24
TS_SPI_sclk_m__0__INTCFG EQU CYREG_PRT0_INTCFG
TS_SPI_sclk_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_SPI_sclk_m__0__MASK EQU 0x40
TS_SPI_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
TS_SPI_sclk_m__0__OUT_SEL_SHIFT EQU 12
TS_SPI_sclk_m__0__OUT_SEL_VAL EQU -1
TS_SPI_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_SPI_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_SPI_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_SPI_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_SPI_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_SPI_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_SPI_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_SPI_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_SPI_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_SPI_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_SPI_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_SPI_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_SPI_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_SPI_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_SPI_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_SPI_sclk_m__0__PC EQU CYREG_PRT0_PC
TS_SPI_sclk_m__0__PC2 EQU CYREG_PRT0_PC2
TS_SPI_sclk_m__0__PORT EQU 0
TS_SPI_sclk_m__0__PS EQU CYREG_PRT0_PS
TS_SPI_sclk_m__0__SHIFT EQU 6
TS_SPI_sclk_m__DR EQU CYREG_PRT0_DR
TS_SPI_sclk_m__INTCFG EQU CYREG_PRT0_INTCFG
TS_SPI_sclk_m__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_SPI_sclk_m__MASK EQU 0x40
TS_SPI_sclk_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_SPI_sclk_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_SPI_sclk_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_SPI_sclk_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_SPI_sclk_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_SPI_sclk_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_SPI_sclk_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_SPI_sclk_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_SPI_sclk_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_SPI_sclk_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_SPI_sclk_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_SPI_sclk_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_SPI_sclk_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_SPI_sclk_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_SPI_sclk_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_SPI_sclk_m__PC EQU CYREG_PRT0_PC
TS_SPI_sclk_m__PC2 EQU CYREG_PRT0_PC2
TS_SPI_sclk_m__PORT EQU 0
TS_SPI_sclk_m__PS EQU CYREG_PRT0_PS
TS_SPI_sclk_m__SHIFT EQU 6

/* TS_SPI_ss0_m */
TS_SPI_ss0_m__0__DM__MASK EQU 0xE00000
TS_SPI_ss0_m__0__DM__SHIFT EQU 21
TS_SPI_ss0_m__0__DR EQU CYREG_PRT0_DR
TS_SPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TS_SPI_ss0_m__0__HSIOM_MASK EQU 0xF0000000
TS_SPI_ss0_m__0__HSIOM_SHIFT EQU 28
TS_SPI_ss0_m__0__INTCFG EQU CYREG_PRT0_INTCFG
TS_SPI_ss0_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_SPI_ss0_m__0__MASK EQU 0x80
TS_SPI_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
TS_SPI_ss0_m__0__OUT_SEL_SHIFT EQU 14
TS_SPI_ss0_m__0__OUT_SEL_VAL EQU -1
TS_SPI_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_SPI_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_SPI_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_SPI_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_SPI_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_SPI_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_SPI_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_SPI_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_SPI_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_SPI_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_SPI_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_SPI_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_SPI_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_SPI_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_SPI_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_SPI_ss0_m__0__PC EQU CYREG_PRT0_PC
TS_SPI_ss0_m__0__PC2 EQU CYREG_PRT0_PC2
TS_SPI_ss0_m__0__PORT EQU 0
TS_SPI_ss0_m__0__PS EQU CYREG_PRT0_PS
TS_SPI_ss0_m__0__SHIFT EQU 7
TS_SPI_ss0_m__DR EQU CYREG_PRT0_DR
TS_SPI_ss0_m__INTCFG EQU CYREG_PRT0_INTCFG
TS_SPI_ss0_m__INTSTAT EQU CYREG_PRT0_INTSTAT
TS_SPI_ss0_m__MASK EQU 0x80
TS_SPI_ss0_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TS_SPI_ss0_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TS_SPI_ss0_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TS_SPI_ss0_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TS_SPI_ss0_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TS_SPI_ss0_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TS_SPI_ss0_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TS_SPI_ss0_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TS_SPI_ss0_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TS_SPI_ss0_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TS_SPI_ss0_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TS_SPI_ss0_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TS_SPI_ss0_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TS_SPI_ss0_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TS_SPI_ss0_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TS_SPI_ss0_m__PC EQU CYREG_PRT0_PC
TS_SPI_ss0_m__PC2 EQU CYREG_PRT0_PC2
TS_SPI_ss0_m__PORT EQU 0
TS_SPI_ss0_m__PS EQU CYREG_PRT0_PS
TS_SPI_ss0_m__SHIFT EQU 7

/* ZB_RSSI */
ZB_RSSI__0__DM__MASK EQU 0x07
ZB_RSSI__0__DM__SHIFT EQU 0
ZB_RSSI__0__DR EQU CYREG_PRT2_DR
ZB_RSSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ZB_RSSI__0__HSIOM_MASK EQU 0x0000000F
ZB_RSSI__0__HSIOM_SHIFT EQU 0
ZB_RSSI__0__INTCFG EQU CYREG_PRT2_INTCFG
ZB_RSSI__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ZB_RSSI__0__MASK EQU 0x01
ZB_RSSI__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ZB_RSSI__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ZB_RSSI__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ZB_RSSI__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ZB_RSSI__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ZB_RSSI__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ZB_RSSI__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ZB_RSSI__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ZB_RSSI__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ZB_RSSI__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ZB_RSSI__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ZB_RSSI__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ZB_RSSI__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ZB_RSSI__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ZB_RSSI__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ZB_RSSI__0__PC EQU CYREG_PRT2_PC
ZB_RSSI__0__PC2 EQU CYREG_PRT2_PC2
ZB_RSSI__0__PORT EQU 2
ZB_RSSI__0__PS EQU CYREG_PRT2_PS
ZB_RSSI__0__SHIFT EQU 0
ZB_RSSI__DR EQU CYREG_PRT2_DR
ZB_RSSI__INTCFG EQU CYREG_PRT2_INTCFG
ZB_RSSI__INTSTAT EQU CYREG_PRT2_INTSTAT
ZB_RSSI__MASK EQU 0x01
ZB_RSSI__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ZB_RSSI__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ZB_RSSI__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ZB_RSSI__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ZB_RSSI__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ZB_RSSI__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ZB_RSSI__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ZB_RSSI__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ZB_RSSI__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ZB_RSSI__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ZB_RSSI__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ZB_RSSI__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ZB_RSSI__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ZB_RSSI__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ZB_RSSI__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ZB_RSSI__PC EQU CYREG_PRT2_PC
ZB_RSSI__PC2 EQU CYREG_PRT2_PC2
ZB_RSSI__PORT EQU 2
ZB_RSSI__PS EQU CYREG_PRT2_PS
ZB_RSSI__SHIFT EQU 0

/* isr_ADC */
isr_ADC__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_ADC__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_ADC__INTC_MASK EQU 0x08
isr_ADC__INTC_NUMBER EQU 3
isr_ADC__INTC_PRIOR_MASK EQU 0xC0000000
isr_ADC__INTC_PRIOR_NUM EQU 3
isr_ADC__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_ADC__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_ADC__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED_Blue */
LED_Blue__0__DM__MASK EQU 0x1C0000
LED_Blue__0__DM__SHIFT EQU 18
LED_Blue__0__DR EQU CYREG_PRT1_DR
LED_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_Blue__0__HSIOM_MASK EQU 0x0F000000
LED_Blue__0__HSIOM_SHIFT EQU 24
LED_Blue__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_Blue__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_Blue__0__MASK EQU 0x40
LED_Blue__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_Blue__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_Blue__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_Blue__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_Blue__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_Blue__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_Blue__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_Blue__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_Blue__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_Blue__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_Blue__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_Blue__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_Blue__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_Blue__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_Blue__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_Blue__0__PC EQU CYREG_PRT1_PC
LED_Blue__0__PC2 EQU CYREG_PRT1_PC2
LED_Blue__0__PORT EQU 1
LED_Blue__0__PS EQU CYREG_PRT1_PS
LED_Blue__0__SHIFT EQU 6
LED_Blue__DR EQU CYREG_PRT1_DR
LED_Blue__INTCFG EQU CYREG_PRT1_INTCFG
LED_Blue__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_Blue__MASK EQU 0x40
LED_Blue__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_Blue__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_Blue__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_Blue__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_Blue__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_Blue__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_Blue__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_Blue__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_Blue__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_Blue__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_Blue__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_Blue__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_Blue__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_Blue__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_Blue__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_Blue__PC EQU CYREG_PRT1_PC
LED_Blue__PC2 EQU CYREG_PRT1_PC2
LED_Blue__PORT EQU 1
LED_Blue__PS EQU CYREG_PRT1_PS
LED_Blue__SHIFT EQU 6

/* Clock_ADC */
Clock_ADC__DIVIDER_MASK EQU 0x0000FFFF
Clock_ADC__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_ADC__ENABLE_MASK EQU 0x80000000
Clock_ADC__MASK EQU 0x80000000
Clock_ADC__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* isr_JL_SEL */
isr_JL_SEL__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_JL_SEL__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_JL_SEL__INTC_MASK EQU 0x10
isr_JL_SEL__INTC_NUMBER EQU 4
isr_JL_SEL__INTC_PRIOR_MASK EQU 0xC0
isr_JL_SEL__INTC_PRIOR_NUM EQU 3
isr_JL_SEL__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_JL_SEL__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_JL_SEL__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_JR_SEL */
isr_JR_SEL__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_JR_SEL__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_JR_SEL__INTC_MASK EQU 0x20
isr_JR_SEL__INTC_NUMBER EQU 5
isr_JR_SEL__INTC_PRIOR_MASK EQU 0xC000
isr_JR_SEL__INTC_PRIOR_NUM EQU 3
isr_JR_SEL__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_JR_SEL__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_JR_SEL__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ADC_SAR_Seq_Bypass */
ADC_SAR_Seq_Bypass__0__DM__MASK EQU 0xE00000
ADC_SAR_Seq_Bypass__0__DM__SHIFT EQU 21
ADC_SAR_Seq_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_SAR_Seq_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_SAR_Seq_Bypass__0__HSIOM_SHIFT EQU 28
ADC_SAR_Seq_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_Bypass__0__MASK EQU 0x80
ADC_SAR_Seq_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_Bypass__0__PORT EQU 1
ADC_SAR_Seq_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_Bypass__0__SHIFT EQU 7
ADC_SAR_Seq_Bypass__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_Bypass__MASK EQU 0x80
ADC_SAR_Seq_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_Bypass__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_Bypass__PORT EQU 1
ADC_SAR_Seq_Bypass__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_Bypass__SHIFT EQU 7

/* ADC_SAR_Seq_cy_psoc4_sar */
ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_SAR_Seq_cy_psoc4_sarmux_8 */
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN EQU 3
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN EQU 4
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PIN EQU 3
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PORT EQU 7
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PIN EQU 7
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PIN EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_intClock */
ADC_SAR_Seq_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
ADC_SAR_Seq_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* ADC_SAR_Seq_IRQ */
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 44000000
CYDEV_BCLK__HFCLK__KHZ EQU 44000
CYDEV_BCLK__HFCLK__MHZ EQU 44
CYDEV_BCLK__SYSCLK__HZ EQU 44000000
CYDEV_BCLK__SYSCLK__KHZ EQU 44000
CYDEV_BCLK__SYSCLK__MHZ EQU 44
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CyULFCLK__DIVIDER_MASK EQU 0x0000FFFF
CyULFCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
CyULFCLK__ENABLE_MASK EQU 0x80000000
CyULFCLK__MASK EQU 0x80000000
CyULFCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
