
% ====
\begin{rSection}{Experience}

{\bf Peking University, Beijing, China}                           \hfill {\em Jul. 2019 -- present} \\
Assistant Professor \\
Center for Energy-efficient Computing and Applications (CECA) \\
School of EECS

{\bf University of Texas at Austin, Texas, U.S.}                           \hfill {\em Jun. 2018 -- Jun.~2019} \\
Postdoc \\
ECE Department

{\bf Toshiba Memory Corporation, Yokohama, Japan}                           \hfill {\em May 2017 -- Aug.~2017} \\
Internship \\
Memory lithography group

{\bf IMEC, Leuven, Belgium}                           \hfill {\em Sep. 2016 -- Nov.~2016} \\
Internship \\
Design technology co-optimization for emerging lithography options

{\bf Chinese University of Hong Kong, China}                           \hfill {\em Jun. 2016 -- Aug.~2016} \\
Summer Intern \\
Quantum computing

{\bf Cadence Design System, TX, USA}                           \hfill {\em May 2015 -- Aug.~2015} \\
Summer Intern \\
Routability driven detailed placement

{\bf Oracle Inc., TX, USA}                           \hfill {\em May 2014 -- Aug.~2014} \\
Summer Intern \\
Incremental timing driven detailed placement

%{\bf ECE Department, University of Texas at Austin, TX, USA}  \hfill {\em Jan. 2014 -- Present} \\
%Graduate Research Assistant \\
%Multiple patterning lithography layout decomposition \\ %\hfill {\em Sep. 2015 -- Dec.~2015} \\
%Stitch aware detailed placement \\ %\hfill {\em Jan. 2015 -- July.~2015} \\
%Triple-patterning aware detailed placement \\ %\hfill {\em Dec. 2014 -- Apr.~2015} \\
%Dummy fill insertion \\ %\hfill {\em Sep. 2014 -- Dec.~2014} \\
%Detailed-routing-driven placement  %\hfill {\em Feb. 2014 -- May.~2014}

\end{rSection}


