<profile>

<section name = "Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_29_1'" level="0">
<item name = "Date">Sun May  7 10:30:18 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">584, 584, 5.840 us, 5.840 us, 584, 584, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_29_1">513, 513, 3, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 399, -</column>
<column name="Register">-, -, 93, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln29_fu_108_p2">+, 0, 0, 13, 10, 1</column>
<column name="icmp_ln29_fu_102_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">345, 73, 1, 73</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ctx_blk_n_AR">9, 2, 1, 2</column>
<column name="ctx_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_58">9, 2, 10, 20</column>
<column name="streamCtxRAM_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_fu_58">10, 0, 10, 0</column>
<column name="val_reg_135">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_29_1, return value</column>
<column name="m_axi_ctx_AWVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWADDR">out, 64, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWLEN">out, 32, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWSIZE">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWBURST">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWLOCK">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWCACHE">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWPROT">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWQOS">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWREGION">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_AWUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WDATA">out, 8, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WSTRB">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WLAST">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_WUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARVALID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARREADY">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARADDR">out, 64, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARID">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARLEN">out, 32, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARSIZE">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARBURST">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARLOCK">out, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARCACHE">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARPROT">out, 3, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARQOS">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARREGION">out, 4, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_ARUSER">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RVALID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RREADY">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RDATA">in, 8, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RLAST">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RFIFONUM">in, 11, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RUSER">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_RRESP">in, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BVALID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BREADY">out, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BRESP">in, 2, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BID">in, 1, m_axi, ctx, pointer</column>
<column name="m_axi_ctx_BUSER">in, 1, m_axi, ctx, pointer</column>
<column name="globalCtx">in, 64, ap_none, globalCtx, scalar</column>
<column name="streamCtxRAM_din">out, 8, ap_fifo, streamCtxRAM, pointer</column>
<column name="streamCtxRAM_full_n">in, 1, ap_fifo, streamCtxRAM, pointer</column>
<column name="streamCtxRAM_write">out, 1, ap_fifo, streamCtxRAM, pointer</column>
</table>
</item>
</section>
</profile>
