module top_module(
  output reg zero
);
  
  // Assign the value 0 to the output
  always @* begin
    zero = 0;
  end
  
endmodule
