{'data_out': {'CDeps': [[[], [], ['rst']],
                        [[], [], ['rst'], ['rst_sync'], ['we']],
                        [[], [], ['rst'], ['rst_sync']]],
              'CLines': [[None, None, '164:C'],
                         [None, None, '164:C', '166:C', '168:C'],
                         [None, None, '164:C', '166:C']],
              'Clocked': True,
              'DDeps': [[], ['data_in'], []],
              'DLines': ['165:D', '169:D', '167:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3ff204ac90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3ff1c58090>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3ff232bc10>]}}
