/*
 *
 * This file is part of Kopycat emulator software.
 *
 * Copyright (C) 2023 INFORION, LLC
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * Non-free licenses may also be purchased from INFORION, LLC,
 * for users who do not want their programs protected by the GPL.
 * Contact us for details kopycat@inforion.ru
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
 *
 */
package ru.inforion.lab403.kopycat.modules.common

import ru.inforion.lab403.common.extensions.*
import ru.inforion.lab403.common.logging.CONFIG
import ru.inforion.lab403.common.logging.logger
import ru.inforion.lab403.kopycat.cores.base.common.Module
import ru.inforion.lab403.kopycat.cores.base.common.ModulePorts
import ru.inforion.lab403.kopycat.cores.base.enums.Datatype.BYTE
import ru.inforion.lab403.kopycat.cores.base.enums.Datatype.DWORD
import ru.inforion.lab403.kopycat.cores.base.extensions.request
import ru.inforion.lab403.kopycat.modules.PIN
import java.io.File


class M95160(parent: Module, name: String, val eeprom: File): Module(parent, name) {
    companion object {
        @Transient val log = logger(CONFIG)
    }

    enum class CMD(val OPCODE: Int) {
        IDLE(-1),
        WRSR(0b0000_0001), // 1
        WRITE(0b0000_0010), // 2
        READ(0b0000_0011), // 3
        WRDI(0b0000_0100), // 4
        RDSR(0b0000_0101), // 5
        WREN(0b0000_0110), // 6
        WRIDorLID(0b1000_0010), // 82
        RDIDorLS(0b1000_0011)  // 83
    }

    enum class SR(val bit: Int) {
        WIP(0),
        WEL(1),
        BP0(2),
        BP1(3),
        SRWD(7)
    }

    inner class Ports : ModulePorts(this) {
        val irq = Port("irq")
        val csi = Port("csi")
        val cs = Port("cs")
    }

    override val ports = Ports()

    private val totalFlashSize = 0x800uL
    private val content = ByteArray(totalFlashSize.int).apply {
        gzipInputStreamIfPossible(eeprom.path).read(this)
    }

    private var identificationPage = 0uL
    private var addressIdentificationPage = 0uL

    private var statusRegister = 0uL
    private var addressRegister = 0uL
    private var stateRegister = 0uL

    var cmd = CMD.IDLE

    fun stateReset() {
        stateRegister = 0u
        cmd = CMD.IDLE
        statusRegister = statusRegister.clr(SR.WIP.bit)
    }

    val CS_TOGGLE = object : Register(ports.cs, 0u, BYTE, "CS_TOGGLE") {
        override fun write(ea: ULong, ss: Int, size: Int, value: ULong) {
            if (value == 1uL) stateReset()
        }
    }

    val SPI_DAT_REG = object : Register(ports.csi, 0u, DWORD, "SPI_DAT_REG") {
        override fun read(ea: ULong, ss: Int, size: Int): ULong {
            when (cmd) {
                CMD.READ -> {
                    when (stateRegister) {
                        2uL -> {
                            stateRegister += 1u
                            return 0u
                        }
                        3uL -> {
                            stateRegister += 1u
                        }
                        4uL -> {
                            addressRegister += 1u
                            if (addressRegister == totalFlashSize - 1u)
                                stateRegister += 1u
                        }
                        5uL -> {
                            addressRegister = 0u
                            stateRegister -= 1u
                        }
                        else -> {
                            // log.warning { "$name [${dev.cpu.pc.hex8}] -> Wrong state noticed: $cmd, return 0" }
                            return 0u
                        }
                    }
                    val result = content.getUInt8(addressRegister.int)
//                log.finest { "$name [${cpu.pc.hex8}] -> sending from ${addr.hex4} data ${result.hex2}" }
                    log.finest { "$name  -> sending from ${addressRegister.hex4} data ${result.hex2}" }
                    return result
                }
                CMD.RDSR -> {
                    stateRegister = 0u
                    cmd = CMD.IDLE
                    val result = statusRegister
//                log.finest { "$name [${cpu.pc.hex8}] -> sending status = ${result.hex2}" }
                    log.finest { "$name -> sending status = ${result.hex2}" }
                    return result
                }
                CMD.RDIDorLS -> {
                    TODO()
                }
                CMD.WRDI -> {
                    stateReset()
                    return 0u
                }
                CMD.WREN -> {
                    stateReset()
                    return 0u
                }
                CMD.IDLE, CMD.WRITE -> {
                    return 0u
                }
                else -> {
//                log.warning { "$name [${cpu.pc.hex8}] -> Unexpected state reading $cmd, return 0" }
                    log.warning { "$name -> Unexpected state reading $cmd, return 0" }
                    return 0u
                }
            }
        }

        override fun write(ea: ULong, ss: Int, size: Int, value: ULong) {
            when (cmd) {
                CMD.IDLE -> {
                    if (value == 0uL) {
                        ports.irq.request(0)
                        return
                    }
//                log.finest { "$name [${cpu.pc.hex8}] <- received command = ${value.hex2}" }
                    log.finest { "$name <- received command = ${value.hex2}" }
                    val newCmd = find<CMD> { value.int == it.OPCODE }
                    if (newCmd != null) {
                        if (newCmd == CMD.WRITE && statusRegister[SR.WIP.bit] == 1uL) {
                            log.warning { "Write operation already in process" }
                        } else {
                            cmd = newCmd
                            stateRegister = 0u
                            addressRegister = 0u
//                        log.fine { "$name [${cpu.pc.hex8}] -> new cmd latched: $cmd" }
                            log.fine { "$name -> new cmd latched: $cmd" }
                        }
                    } else log.warning { "Unknown command received: ${value.hex2}" }
                    when (cmd) {
                        CMD.WRDI -> {
//                        log.finest { "$name [${cpu.pc.hex8}] <- write operation disabled" }
                            log.finest { "$name <- write operation disabled" }
                            statusRegister = statusRegister.clr(SR.WEL.bit)
                        }
                        CMD.WREN -> {
//                        log.finest { "$name [${cpu.pc.hex8}] <- write operation enabled" }
                            log.finest { "$name <- write operation enabled" }
                            statusRegister = statusRegister.set(SR.WEL.bit)
                        }
                        else -> {
                            // do nothing command with parameter will be processed on next cycles
                        }
                    }
                }
                CMD.READ -> {
                    when (stateRegister) {
                        0uL -> {
//                        log.finest { "$name [${cpu.pc.hex8}] <- received value = ${value.hex2}" }
                            log.finest { "$name <- received value = ${value.hex2}" }
                            addressRegister = addressRegister.insert(value, 15..8)
                            stateRegister += 1u
                        }
                        1uL -> {
//                        log.finest { "$name [${cpu.pc.hex8}] <- received value = ${value.hex2}" }
                            log.finest { "$name <- received value = ${value.hex2}" }
                            addressRegister = addressRegister.insert(value, 7..0)
                            stateRegister += 1u
//                        log.fine { "$name [${cpu.pc.hex8}] -> addr acquired: ${addr.hex4}" }
                            log.fine { "$name -> addr acquired: ${addressRegister.hex4}" }
                        }
                    }
                }
                CMD.WRITE -> {
//                log.finest { "$name [${cpu.pc.hex8}] <- received value = ${value.hex2}" }
                    log.finest { "$name <- received value = ${value.hex2}" }
                    when {
                        statusRegister[SR.WEL.bit] != 1uL -> log.warning { "Write operation disabled" }
                        else -> {
                            statusRegister = statusRegister.set(SR.WIP.bit)
                            when (stateRegister) {
                                0uL -> {
                                    addressRegister = addressRegister.insert(value, 15..8)
                                    stateRegister += 1u
                                }
                                1uL -> {
                                    addressRegister = addressRegister.insert(value, 7..0)
                                    stateRegister += 1u
                                }
                                2uL -> {
                                    if (checkMemoryBlock(statusRegister, addressRegister)) {
                                        content[addressRegister.int] = value.byte
                                        stateRegister += 1u
                                    } else {
                                        stateRegister += 2u
                                    }
                                }
                                3uL -> {
                                    addressRegister += 1u
                                    content[addressRegister.int] = value.byte
                                }
                                4uL -> stateReset()
                            }
                        }
                    }
                }
                CMD.WRSR -> {
//                log.finest { "$name [${cpu.pc.hex8}] <- received value = ${value.hex2}" }
                    log.finest { "$name <- received value = ${value.hex2}" }
                    statusRegister = value
                    stateRegister = 0u
                    cmd = CMD.IDLE
                }
                CMD.WRIDorLID -> {
//                log.finest { "$name [${cpu.pc.hex8}] <- received value = ${value.hex2}" }
                    log.finest { "$name <- received value = ${value.hex2}" }
                    when (stateRegister) {
                        0uL -> stateRegister += if (value[3] == 0uL) 2 else 1
                        1uL -> TODO()
                        2uL -> {
                            addressIdentificationPage = value and 0b11111u
                            stateRegister = 1u
                        }
                        3uL -> {
                            val range = addressIdentificationPage.int + 7..addressIdentificationPage.int
                            identificationPage = identificationPage.insert(value, range)
                        }
                    }
                }
                CMD.RDIDorLS -> {
//                log.finest { "$name [${cpu.pc.hex8}] <- received value = ${value.hex2}" }
                    log.finest { "$name <- received value = ${value.hex2}" }
                    TODO()
                }
                else -> {
//                log.warning { "$name [${cpu.pc.hex8}] Unexpected writing in state $cmd value = ${value.hex2}" }
                    log.warning { "$name Unexpected writing in state $cmd value = ${value.hex2}" }
                    cmd = CMD.IDLE
                }
            }
            ports.irq.request(0)
        }
    }

    fun checkMemoryBlock(statusRegister: ULong, address: ULong) =
        when (statusRegister[SR.BP1.bit..SR.BP0.bit]) {
            0uL -> true
            1uL -> address < 0x600u
            2uL -> address < 0x400u
            3uL -> false
            else -> false
        }
}