Analysis & Synthesis report for DragonBoard_programmer
Sun Mar 12 13:14:42 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|state
 11. State Machine - |DragonBoard_programmer|memory_arbiter:arbiter_inst|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for BRAM_8K:main_mem|altsyncram:altsyncram_component|altsyncram_4ql2:auto_generated
 18. Source assignments for PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated
 19. Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: BRAM_8K:main_mem|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: PRG_ROM:PRG_inst|altsyncram:altsyncram_component
 22. altpll Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0"
 25. Port Connectivity Checks: "NeonFox:CPU_inst"
 26. Port Connectivity Checks: "interrupt_controller:intcon_inst"
 27. Port Connectivity Checks: "SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst"
 28. Port Connectivity Checks: "SDRAM8_SP8_B8_I:SDRAM_controller"
 29. Port Connectivity Checks: "memory_arbiter:arbiter_inst"
 30. Port Connectivity Checks: "IOMM64:IOMM_inst"
 31. Port Connectivity Checks: "timer:timer_inst"
 32. Port Connectivity Checks: "BRAM_8K:main_mem"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 12 13:14:42 2023       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; DragonBoard_programmer                      ;
; Top-level Entity Name              ; DragonBoard_programmer                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,880                                       ;
;     Total combinational functions  ; 2,971                                       ;
;     Dedicated logic registers      ; 2,881                                       ;
; Total registers                    ; 2881                                        ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 196,608                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+------------------------------------------------------------------+------------------------+------------------------+
; Option                                                           ; Setting                ; Default Value          ;
+------------------------------------------------------------------+------------------------+------------------------+
; Device                                                           ; EP4CE6E22C8            ;                        ;
; Top-level entity name                                            ; DragonBoard_programmer ; DragonBoard_programmer ;
; Family name                                                      ; Cyclone IV E           ; Cyclone V              ;
; Maximum processors allowed for parallel compilation              ; 16                     ;                        ;
; Use smart compilation                                            ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                      ; Off                    ; Off                    ;
; Restructure Multiplexers                                         ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                    ; Off                    ;
; Preserve fewer node names                                        ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                 ; Enable                 ;
; Verilog Version                                                  ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                     ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                         ; Auto                   ; Auto                   ;
; Safe State Machine                                               ; Off                    ; Off                    ;
; Extract Verilog State Machines                                   ; On                     ; On                     ;
; Extract VHDL State Machines                                      ; On                     ; On                     ;
; Ignore Verilog initial constructs                                ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                        ; On                     ; On                     ;
; Parallel Synthesis                                               ; On                     ; On                     ;
; DSP Block Balancing                                              ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                               ; On                     ; On                     ;
; Power-Up Don't Care                                              ; On                     ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                    ; Off                    ;
; Remove Duplicate Registers                                       ; On                     ; On                     ;
; Ignore CARRY Buffers                                             ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                              ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                    ; Off                    ;
; Optimization Technique                                           ; Balanced               ; Balanced               ;
; Carry Chain Length                                               ; 70                     ; 70                     ;
; Auto Carry Chains                                                ; On                     ; On                     ;
; Auto Open-Drain Pins                                             ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                    ; Off                    ;
; Auto ROM Replacement                                             ; On                     ; On                     ;
; Auto RAM Replacement                                             ; On                     ; On                     ;
; Auto DSP Block Replacement                                       ; On                     ; On                     ;
; Auto Shift Register Replacement                                  ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                     ; On                     ;
; Strict RAM Replacement                                           ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                         ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                    ; Off                    ;
; Auto Resource Sharing                                            ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                          ; On                     ; On                     ;
; Report Parameter Settings                                        ; On                     ; On                     ;
; Report Source Assignments                                        ; On                     ; On                     ;
; Report Connectivity Checks                                       ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                    ; Off                    ;
; Synchronization Register Chain Length                            ; 2                      ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                    ; 100                    ;
; Clock MUX Protection                                             ; On                     ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                    ; Off                    ;
; Block Design Naming                                              ; Auto                   ; Auto                   ;
; SDC constraint protection                                        ; Off                    ; Off                    ;
; Synthesis Effort                                                 ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                     ; On                     ;
+------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; queue_8_8.sv                     ; yes             ; User SystemVerilog HDL File            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv               ;         ;
; CPU/reg_file.v                   ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/reg_file.v             ;         ;
; CPU/PC.v                         ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/PC.v                   ;         ;
; CPU/NeonFox.v                    ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/NeonFox.v              ;         ;
; CPU/hazard_unit.v                ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/hazard_unit.v          ;         ;
; CPU/decode_unit.v                ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/decode_unit.v          ;         ;
; CPU/ALU.v                        ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/ALU.v                  ;         ;
; UART.v                           ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/UART.v                     ;         ;
; Toplevel.v                       ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v                 ;         ;
; timer.v                          ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/timer.v                    ;         ;
; serial.v                         ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/serial.v                   ;         ;
; SDRAM_SP8_B8_I.sv                ; yes             ; User SystemVerilog HDL File            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/SDRAM_SP8_B8_I.sv          ;         ;
; ps2_host.v                       ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/ps2_host.v                 ;         ;
; memory_arbiter.sv                ; yes             ; User SystemVerilog HDL File            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/memory_arbiter.sv          ;         ;
; keyboard.v                       ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/keyboard.v                 ;         ;
; interrupt_controller.v           ; yes             ; User Verilog HDL File                  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/interrupt_controller.v     ;         ;
; I2C_ri.sv                        ; yes             ; User SystemVerilog HDL File            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/I2C_ri.sv                  ;         ;
; I2C_phy.sv                       ; yes             ; User SystemVerilog HDL File            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/I2C_phy.sv                 ;         ;
; PLL0.v                           ; yes             ; User Wizard-Generated File             ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PLL0.v                     ;         ;
; button_debounce.sv               ; yes             ; User SystemVerilog HDL File            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/button_debounce.sv         ;         ;
; IOMM64.sv                        ; yes             ; User SystemVerilog HDL File            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/IOMM64.sv                  ;         ;
; PRG_ROM.v                        ; yes             ; User Wizard-Generated File             ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PRG_ROM.v                  ;         ;
; BRAM_8K.v                        ; yes             ; User Wizard-Generated File             ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/BRAM_8K.v                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                           ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                         ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                         ;         ;
; db/PLL0_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/db/PLL0_altpll.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_4ql2.tdf           ; yes             ; Auto-Generated Megafunction            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/db/altsyncram_4ql2.tdf     ;         ;
; dragonboard_programmer.mif       ; yes             ; Auto-Found Memory Initialization File  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/dragonboard_programmer.mif ;         ;
; db/altsyncram_vha1.tdf           ; yes             ; Auto-Generated Megafunction            ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/db/altsyncram_vha1.tdf     ;         ;
; r3_rom_8_bit.mif                 ; yes             ; Auto-Found Memory Initialization File  ; /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/r3_rom_8_bit.mif           ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,880                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 2971                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 1854                                                                              ;
;     -- 3 input functions                    ; 673                                                                               ;
;     -- <=2 input functions                  ; 444                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 2730                                                                              ;
;     -- arithmetic mode                      ; 241                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 2881                                                                              ;
;     -- Dedicated logic registers            ; 2881                                                                              ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 47                                                                                ;
; Total memory bits                           ; 196608                                                                            ;
;                                             ;                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2907                                                                              ;
; Total fan-out                               ; 20158                                                                             ;
; Average fan-out                             ; 3.37                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name            ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |DragonBoard_programmer                   ; 2971 (52)           ; 2881 (50)                 ; 196608      ; 0            ; 0       ; 0         ; 47   ; 0            ; |DragonBoard_programmer                                                                                 ; DragonBoard_programmer ; work         ;
;    |BRAM_8K:main_mem|                     ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|BRAM_8K:main_mem                                                                ; BRAM_8K                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|BRAM_8K:main_mem|altsyncram:altsyncram_component                                ; altsyncram             ; work         ;
;          |altsyncram_4ql2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|BRAM_8K:main_mem|altsyncram:altsyncram_component|altsyncram_4ql2:auto_generated ; altsyncram_4ql2        ; work         ;
;    |I2C_ri:i2c_ri_inst|                   ; 73 (17)             ; 60 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|I2C_ri:i2c_ri_inst                                                              ; I2C_ri                 ; work         ;
;       |I2C_phy:i2c_phy_inst|              ; 56 (56)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst                                         ; I2C_phy                ; work         ;
;    |IOMM64:IOMM_inst|                     ; 145 (145)           ; 216 (216)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|IOMM64:IOMM_inst                                                                ; IOMM64                 ; work         ;
;    |NeonFox:CPU_inst|                     ; 1511 (90)           ; 1436 (66)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|NeonFox:CPU_inst                                                                ; NeonFox                ; work         ;
;       |ALU:ALU_inst|                      ; 212 (212)           ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|NeonFox:CPU_inst|ALU:ALU_inst                                                   ; ALU                    ; work         ;
;       |PC:PC_inst|                        ; 634 (276)           ; 807 (226)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|NeonFox:CPU_inst|PC:PC_inst                                                     ; PC                     ; work         ;
;          |call_stack:cstack0|             ; 358 (358)           ; 581 (581)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0                                  ; call_stack             ; work         ;
;       |decode_unit:decoder_inst|          ; 81 (81)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst                                       ; decode_unit            ; work         ;
;       |hazard_unit:hazard_inst|           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|NeonFox:CPU_inst|hazard_unit:hazard_inst                                        ; hazard_unit            ; work         ;
;       |reg_file:reg_file_inst|            ; 485 (485)           ; 475 (475)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst                                         ; reg_file               ; work         ;
;    |PLL0:PLL_inst|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|PLL0:PLL_inst                                                                   ; PLL0                   ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|PLL0:PLL_inst|altpll:altpll_component                                           ; altpll                 ; work         ;
;          |PLL0_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated                ; PLL0_altpll            ; work         ;
;    |PRG_ROM:PRG_inst|                     ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|PRG_ROM:PRG_inst                                                                ; PRG_ROM                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|PRG_ROM:PRG_inst|altsyncram:altsyncram_component                                ; altsyncram             ; work         ;
;          |altsyncram_vha1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated ; altsyncram_vha1        ; work         ;
;    |SDRAM8_SP8_B8_I:SDRAM_controller|     ; 237 (188)           ; 197 (129)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller                                                ; SDRAM8_SP8_B8_I        ; work         ;
;       |queue_8_8:init_fifo_inst|          ; 49 (49)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst                       ; queue_8_8              ; work         ;
;    |button_debounce:debounce_inst|        ; 65 (65)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|button_debounce:debounce_inst                                                   ; button_debounce        ; work         ;
;    |interrupt_controller:intcon_inst|     ; 84 (84)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|interrupt_controller:intcon_inst                                                ; interrupt_controller   ; work         ;
;    |keyboard:keyboard_inst|               ; 201 (12)            ; 209 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|keyboard:keyboard_inst                                                          ; keyboard               ; work         ;
;       |ps2_host:ps2_host_inst|            ; 75 (75)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|keyboard:keyboard_inst|ps2_host:ps2_host_inst                                   ; ps2_host               ; work         ;
;       |queue_8_8:rx_queue|                ; 57 (57)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|keyboard:keyboard_inst|queue_8_8:rx_queue                                       ; queue_8_8              ; work         ;
;       |queue_8_8:tx_queue|                ; 57 (57)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|keyboard:keyboard_inst|queue_8_8:tx_queue                                       ; queue_8_8              ; work         ;
;    |memory_arbiter:arbiter_inst|          ; 82 (82)             ; 165 (165)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|memory_arbiter:arbiter_inst                                                     ; memory_arbiter         ; work         ;
;    |serial:serial_inst0|                  ; 220 (14)            ; 208 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|serial:serial_inst0                                                             ; serial                 ; work         ;
;       |UART:UART_inst|                    ; 93 (93)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|serial:serial_inst0|UART:UART_inst                                              ; UART                   ; work         ;
;       |queue_8_8:rx_queue|                ; 56 (56)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|serial:serial_inst0|queue_8_8:rx_queue                                          ; queue_8_8              ; work         ;
;       |queue_8_8:tx_queue|                ; 57 (57)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|serial:serial_inst0|queue_8_8:tx_queue                                          ; queue_8_8              ; work         ;
;    |serial:serial_inst1|                  ; 220 (14)            ; 208 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|serial:serial_inst1                                                             ; serial                 ; work         ;
;       |UART:UART_inst|                    ; 93 (93)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|serial:serial_inst1|UART:UART_inst                                              ; UART                   ; work         ;
;       |queue_8_8:rx_queue|                ; 56 (56)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|serial:serial_inst1|queue_8_8:rx_queue                                          ; queue_8_8              ; work         ;
;       |queue_8_8:tx_queue|                ; 57 (57)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|serial:serial_inst1|queue_8_8:tx_queue                                          ; queue_8_8              ; work         ;
;    |timer:timer_inst|                     ; 81 (81)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DragonBoard_programmer|timer:timer_inst                                                                ; timer                  ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+--------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; BRAM_8K:main_mem|altsyncram:altsyncram_component|altsyncram_4ql2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; dragonboard_programmer.mif ;
; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 8192         ; 8            ; --           ; --           ; 65536  ; r3_rom_8_bit.mif           ;
+--------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 19.1    ; N/A          ; N/A          ; |DragonBoard_programmer|PLL0:PLL_inst    ; PLL0.v          ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |DragonBoard_programmer|PRG_ROM:PRG_inst ; PRG_ROM.v       ;
; Altera ; RAM: 2-PORT  ; 19.1    ; N/A          ; N/A          ; |DragonBoard_programmer|BRAM_8K:main_mem ; BRAM_8K.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------+------------------+-------------------+-------------------+-------------------------+--------------------+----------------------------+----------------------------+-----------------------+-------------------+---------------------+-----------------+--------------------+--------------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+-------------------+--------------+-----------------------+-----------------------+------------------+--------------+------------------+--------------+--------------------------+--------------------------+---------------------+
; Name                       ; state.S_INIT_INC ; state.S_INIT_NOP2 ; state.S_INIT_NOP1 ; state.S_INIT_WRITE_DATA ; state.S_INIT_WRITE ; state.S_INIT_ACTIVATE_NOP2 ; state.S_INIT_ACTIVATE_NOP1 ; state.S_INIT_ACTIVATE ; state.S_INIT_LOAD ; state.S_REFRESH_NOP ; state.S_REFRESH ; state.S_WRITE_NOP3 ; state.S_WRITE_NOP2 ; state.S_WRITE_NOP1 ; state.S_WRITE_DATA ; state.S_WRITE ; state.S_READ_DATA ; state.S_READ_NOP3 ; state.S_READ_NOP2 ; state.S_READ_NOP1 ; state.S_READ ; state.S_ACTIVATE_NOP2 ; state.S_ACTIVATE_NOP1 ; state.S_ACTIVATE ; state.S_IDLE ; state.S_MODE_NOP ; state.S_MODE ; state.S_INIT_DEVICE_NOP2 ; state.S_INIT_DEVICE_NOP1 ; state.S_INIT_DEVICE ;
+----------------------------+------------------+-------------------+-------------------+-------------------------+--------------------+----------------------------+----------------------------+-----------------------+-------------------+---------------------+-----------------+--------------------+--------------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+-------------------+--------------+-----------------------+-----------------------+------------------+--------------+------------------+--------------+--------------------------+--------------------------+---------------------+
; state.S_INIT_DEVICE        ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 0                   ;
; state.S_INIT_DEVICE_NOP1   ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 1                        ; 1                   ;
; state.S_INIT_DEVICE_NOP2   ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 1                        ; 0                        ; 1                   ;
; state.S_MODE               ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 1            ; 0                        ; 0                        ; 1                   ;
; state.S_MODE_NOP           ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 1                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_IDLE               ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 1            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_ACTIVATE           ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 1                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_ACTIVATE_NOP1      ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 1                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_ACTIVATE_NOP2      ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 1                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_READ               ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 1            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_READ_NOP1          ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 1                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_READ_NOP2          ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_READ_NOP3          ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_READ_DATA          ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_WRITE              ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_WRITE_DATA         ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_WRITE_NOP1         ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_WRITE_NOP2         ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 1                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_WRITE_NOP3         ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 1                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_REFRESH            ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 1               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_REFRESH_NOP        ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 1                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_LOAD          ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 1                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_ACTIVATE      ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 1                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_ACTIVATE_NOP1 ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 1                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_ACTIVATE_NOP2 ; 0                ; 0                 ; 0                 ; 0                       ; 0                  ; 1                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_WRITE         ; 0                ; 0                 ; 0                 ; 0                       ; 1                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_WRITE_DATA    ; 0                ; 0                 ; 0                 ; 1                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_NOP1          ; 0                ; 0                 ; 1                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_NOP2          ; 0                ; 1                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
; state.S_INIT_INC           ; 1                ; 0                 ; 0                 ; 0                       ; 0                  ; 0                          ; 0                          ; 0                     ; 0                 ; 0                   ; 0               ; 0                  ; 0                  ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                 ; 0                 ; 0            ; 0                     ; 0                     ; 0                ; 0            ; 0                ; 0            ; 0                        ; 0                        ; 1                   ;
+----------------------------+------------------+-------------------+-------------------+-------------------------+--------------------+----------------------------+----------------------------+-----------------------+-------------------+---------------------+-----------------+--------------------+--------------------+--------------------+--------------------+---------------+-------------------+-------------------+-------------------+-------------------+--------------+-----------------------+-----------------------+------------------+--------------+------------------+--------------+--------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DragonBoard_programmer|memory_arbiter:arbiter_inst|state                                                ;
+---------------------+--------------------+---------------------+--------------------+--------------+---------------------+
; Name                ; state.S_PORT2_READ ; state.S_PORT1_WRITE ; state.S_PORT1_READ ; state.S_IDLE ; state.S_PORT2_WRITE ;
+---------------------+--------------------+---------------------+--------------------+--------------+---------------------+
; state.S_IDLE        ; 0                  ; 0                   ; 0                  ; 0            ; 0                   ;
; state.S_PORT1_READ  ; 0                  ; 0                   ; 1                  ; 1            ; 0                   ;
; state.S_PORT1_WRITE ; 0                  ; 1                   ; 0                  ; 1            ; 0                   ;
; state.S_PORT2_READ  ; 1                  ; 0                   ; 0                  ; 1            ; 0                   ;
; state.S_PORT2_WRITE ; 0                  ; 0                   ; 0                  ; 1            ; 1                   ;
+---------------------+--------------------+---------------------+--------------------+--------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                               ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+
; NeonFox:CPU_inst|decode_unit:decoder_inst|prev_p_cache_miss             ; Stuck at GND due to stuck port data_in                           ;
; NeonFox:CPU_inst|PC:PC_inst|p_miss                                      ; Stuck at GND due to stuck port data_in                           ;
; NeonFox:CPU_inst|PC:PC_inst|prev_p_miss                                 ; Stuck at GND due to stuck port data_in                           ;
; NeonFox:CPU_inst|PC:PC_inst|backtrack_enable                            ; Lost fanout                                                      ;
; NeonFox:CPU_inst|PC:PC_inst|pc_hazard2                                  ; Lost fanout                                                      ;
; NeonFox:CPU_inst|PC:PC_inst|A_miss[0..31]                               ; Lost fanout                                                      ;
; NeonFox:CPU_inst|PC:PC_inst|prev_interrupt                              ; Lost fanout                                                      ;
; NeonFox:CPU_inst|PC:PC_inst|delay_p_miss                                ; Stuck at GND due to stuck port data_in                           ;
; interrupt_controller:intcon_inst|prev_in[1,2,4,5,12..14]                ; Lost fanout                                                      ;
; memory_arbiter:arbiter_inst|prev_p1_req                                 ; Lost fanout                                                      ;
; NeonFox:CPU_inst|PC:PC_inst|prev_delay_p_miss                           ; Stuck at GND due to stuck port data_in                           ;
; NeonFox:CPU_inst|PC:PC_inst|pc_hazard1                                  ; Lost fanout                                                      ;
; NeonFox:CPU_inst|PC:PC_inst|p_miss_override                             ; Lost fanout                                                      ;
; memory_arbiter:arbiter_inst|p1_req_flag                                 ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[7][7]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[7][6]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[7][5]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[7][4]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[7][3]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[7][2]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[7][1]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[7][0]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[6][7]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[6][6]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[6][5]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[6][4]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[6][3]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[6][2]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[6][1]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[6][0]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[5][7]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[5][6]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[5][5]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[5][4]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[5][3]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[5][2]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[5][1]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[5][0]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[4][7]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[4][6]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[4][5]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[4][4]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[4][3]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[4][2]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[4][1]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[4][0]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[3][7]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[3][6]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[3][5]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[3][4]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[3][3]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[3][2]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[3][1]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[3][0]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[2][7]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[2][6]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[2][5]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[2][4]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[2][3]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[2][2]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[2][1]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[2][0]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[1][7]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[1][6]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[1][5]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[1][4]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[1][3]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[1][2]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[1][1]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[1][0]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[0][7]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[0][6]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[0][5]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[0][4]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[0][3]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[0][2]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[0][1]                          ; Stuck at GND due to stuck port data_in                           ;
; memory_arbiter:arbiter_inst|port1_to_mem[0][0]                          ; Stuck at GND due to stuck port data_in                           ;
; SDRAM8_SP8_B8_I:SDRAM_controller|address_hold[1,2]                      ; Merged with SDRAM8_SP8_B8_I:SDRAM_controller|address_hold[0]     ;
; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[2]               ; Merged with NeonFox:CPU_inst|I_field1[7]                         ;
; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[1]               ; Merged with NeonFox:CPU_inst|I_field1[6]                         ;
; NeonFox:CPU_inst|reg_file:reg_file_inst|prev_a_address[0]               ; Merged with NeonFox:CPU_inst|I_field1[5]                         ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[4]                  ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[9] ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[3]                  ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[8] ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[2]                  ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[7] ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[1]                  ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[6] ;
; NeonFox:CPU_inst|decode_unit:decoder_inst|src_raddr[0]                  ; Merged with NeonFox:CPU_inst|decode_unit:decoder_inst|I_field[5] ;
; interrupt_controller:intcon_inst|status[1,2,4,5,12..14]                 ; Stuck at GND due to stuck port data_in                           ;
; SDRAM8_SP8_B8_I:SDRAM_controller|address_hold[0]                        ; Stuck at GND due to stuck port data_in                           ;
; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[0] ; Merged with SDRAM8_SP8_B8_I:SDRAM_controller|init_address[0]     ;
; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[1] ; Merged with SDRAM8_SP8_B8_I:SDRAM_controller|init_address[1]     ;
; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[2] ; Merged with SDRAM8_SP8_B8_I:SDRAM_controller|init_address[2]     ;
; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3] ; Merged with SDRAM8_SP8_B8_I:SDRAM_controller|init_address[3]     ;
; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[10]          ; Stuck at VCC due to stuck port data_in                           ;
; SDRAM8_SP8_B8_I:SDRAM_controller|state~32                               ; Lost fanout                                                      ;
; SDRAM8_SP8_B8_I:SDRAM_controller|state~33                               ; Lost fanout                                                      ;
; SDRAM8_SP8_B8_I:SDRAM_controller|state~34                               ; Lost fanout                                                      ;
; SDRAM8_SP8_B8_I:SDRAM_controller|state~35                               ; Lost fanout                                                      ;
; SDRAM8_SP8_B8_I:SDRAM_controller|state~36                               ; Lost fanout                                                      ;
; SDRAM8_SP8_B8_I:SDRAM_controller|state~37                               ; Lost fanout                                                      ;
; memory_arbiter:arbiter_inst|state~9                                     ; Lost fanout                                                      ;
; memory_arbiter:arbiter_inst|state~10                                    ; Lost fanout                                                      ;
; memory_arbiter:arbiter_inst|state~12                                    ; Lost fanout                                                      ;
; memory_arbiter:arbiter_inst|state.S_PORT1_WRITE                         ; Merged with memory_arbiter:arbiter_inst|state.S_PORT1_READ       ;
; memory_arbiter:arbiter_inst|state.S_PORT1_READ                          ; Stuck at GND due to stuck port data_in                           ;
; IOMM64:IOMM_inst|read_address_high[2..15]                               ; Lost fanout                                                      ;
; IOMM64:IOMM_inst|write_address_high[2..15]                              ; Lost fanout                                                      ;
; Total Number of Removed Registers = 177                                 ;                                                                  ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; memory_arbiter:arbiter_inst|p1_req_flag  ; Stuck at GND              ; memory_arbiter:arbiter_inst|port1_to_mem[7][7],                                    ;
;                                          ; due to stuck port data_in ; memory_arbiter:arbiter_inst|port1_to_mem[7][6],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[7][5],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[7][4],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[7][3],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[7][2],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[7][1],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[7][0],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[6][7],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[6][6],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[6][5],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[6][4],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[6][3],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[6][2],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[6][1],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[6][0],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[5][7],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[5][6],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[5][5],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[5][4],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[5][3],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[5][2],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[5][1],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[5][0],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[4][7],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[4][6],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[4][5],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[4][4],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[4][3],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[4][2],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[4][1],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[4][0],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[3][7],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[3][6],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[3][5],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[3][4],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[3][3],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[3][2],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[3][1],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[3][0],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[2][7],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[2][6],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[2][5],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[2][4],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[2][3],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[2][2],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[2][1],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[2][0],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[1][7],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[1][6],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[1][5],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[1][4],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[1][3],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[1][2],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[1][1],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[1][0],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[0][7],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[0][6],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[0][5],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[0][4],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[0][3],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[0][2],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[0][1],                                    ;
;                                          ;                           ; memory_arbiter:arbiter_inst|port1_to_mem[0][0]                                     ;
; NeonFox:CPU_inst|PC:PC_inst|p_miss       ; Stuck at GND              ; NeonFox:CPU_inst|PC:PC_inst|backtrack_enable,                                      ;
;                                          ; due to stuck port data_in ; NeonFox:CPU_inst|PC:PC_inst|pc_hazard2, NeonFox:CPU_inst|PC:PC_inst|A_miss[31],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[30], NeonFox:CPU_inst|PC:PC_inst|A_miss[29],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[28], NeonFox:CPU_inst|PC:PC_inst|A_miss[27],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[26], NeonFox:CPU_inst|PC:PC_inst|A_miss[25],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[24], NeonFox:CPU_inst|PC:PC_inst|A_miss[23],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[22], NeonFox:CPU_inst|PC:PC_inst|A_miss[21],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[20], NeonFox:CPU_inst|PC:PC_inst|A_miss[19],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[18], NeonFox:CPU_inst|PC:PC_inst|A_miss[17],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[16], NeonFox:CPU_inst|PC:PC_inst|A_miss[15],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[14], NeonFox:CPU_inst|PC:PC_inst|A_miss[13],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[12], NeonFox:CPU_inst|PC:PC_inst|A_miss[11],    ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[10], NeonFox:CPU_inst|PC:PC_inst|A_miss[9],     ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[8], NeonFox:CPU_inst|PC:PC_inst|A_miss[7],      ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[6], NeonFox:CPU_inst|PC:PC_inst|A_miss[5],      ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[4], NeonFox:CPU_inst|PC:PC_inst|A_miss[3],      ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|A_miss[2], NeonFox:CPU_inst|PC:PC_inst|prev_interrupt, ;
;                                          ;                           ; NeonFox:CPU_inst|PC:PC_inst|pc_hazard1                                             ;
; IOMM64:IOMM_inst|read_address_high[15]   ; Lost Fanouts              ; IOMM64:IOMM_inst|read_address_high[14], IOMM64:IOMM_inst|read_address_high[13],    ;
;                                          ;                           ; IOMM64:IOMM_inst|read_address_high[12], IOMM64:IOMM_inst|read_address_high[11],    ;
;                                          ;                           ; IOMM64:IOMM_inst|read_address_high[10], IOMM64:IOMM_inst|read_address_high[9],     ;
;                                          ;                           ; IOMM64:IOMM_inst|read_address_high[8], IOMM64:IOMM_inst|read_address_high[7],      ;
;                                          ;                           ; IOMM64:IOMM_inst|read_address_high[6], IOMM64:IOMM_inst|read_address_high[5],      ;
;                                          ;                           ; IOMM64:IOMM_inst|read_address_high[4], IOMM64:IOMM_inst|read_address_high[3],      ;
;                                          ;                           ; IOMM64:IOMM_inst|read_address_high[2]                                              ;
; IOMM64:IOMM_inst|write_address_high[15]  ; Lost Fanouts              ; IOMM64:IOMM_inst|write_address_high[14], IOMM64:IOMM_inst|write_address_high[13],  ;
;                                          ;                           ; IOMM64:IOMM_inst|write_address_high[12], IOMM64:IOMM_inst|write_address_high[11],  ;
;                                          ;                           ; IOMM64:IOMM_inst|write_address_high[10], IOMM64:IOMM_inst|write_address_high[9],   ;
;                                          ;                           ; IOMM64:IOMM_inst|write_address_high[8], IOMM64:IOMM_inst|write_address_high[7],    ;
;                                          ;                           ; IOMM64:IOMM_inst|write_address_high[6], IOMM64:IOMM_inst|write_address_high[5],    ;
;                                          ;                           ; IOMM64:IOMM_inst|write_address_high[4], IOMM64:IOMM_inst|write_address_high[3],    ;
;                                          ;                           ; IOMM64:IOMM_inst|write_address_high[2]                                             ;
; NeonFox:CPU_inst|PC:PC_inst|delay_p_miss ; Stuck at GND              ; NeonFox:CPU_inst|PC:PC_inst|prev_delay_p_miss                                      ;
;                                          ; due to stuck port data_in ;                                                                                    ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2881  ;
; Number of registers using Synchronous Clear  ; 212   ;
; Number of registers using Synchronous Load   ; 139   ;
; Number of registers using Asynchronous Clear ; 624   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2304  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; rst                                                            ; 804     ;
; rst_s                                                          ; 1       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[10]           ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                ; 8       ;
; NeonFox:CPU_inst|alu_op1[0]                                    ; 34      ;
; NeonFox:CPU_inst|alu_op1[1]                                    ; 17      ;
; NeonFox:CPU_inst|alu_op1[2]                                    ; 16      ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[9]            ; 1       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[0]            ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[1]            ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[2]            ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[3]            ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[4]            ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[5]            ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[6]            ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[7]            ; 2       ;
; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[8]            ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[5]                 ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[0]                 ; 3       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[5]                 ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[0]                 ; 3       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[6]                 ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[6]                 ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[4]                 ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[4]                 ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[3]                 ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[3]                 ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[2]                 ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[2]                 ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[1]                 ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[1]                 ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[8]                 ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[8]                 ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[7]                 ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[7]                 ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_s                        ; 2       ;
; serial:serial_inst0|UART:UART_inst|rx_s                        ; 2       ;
; serial:serial_inst1|UART:UART_inst|rx_frame[9]                 ; 1       ;
; serial:serial_inst0|UART:UART_inst|rx_frame[9]                 ; 1       ;
; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[11] ; 2       ;
; Total number of inverted registers = 40                        ;         ;
+----------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DragonBoard_programmer|keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_data[0]      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DragonBoard_programmer|memory_arbiter:arbiter_inst|mem_address_base[13]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst0|queue_8_8:tx_queue|read_addr[2]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst1|queue_8_8:tx_queue|read_addr[2]           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|refresh_timer[2]             ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|init_address[17]             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DragonBoard_programmer|I2C_ri:i2c_ri_inst|to_CPU[3]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|I2C_ri:i2c_ri_inst|to_CPU[4]                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|timer:timer_inst|to_cpu[6]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|timer:timer_inst|to_cpu[1]                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst0|queue_8_8:tx_queue|write_addr[0]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst1|queue_8_8:tx_queue|write_addr[2]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DragonBoard_programmer|keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[8] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|IOMM64:IOMM_inst|read_address_low[5]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|IOMM64:IOMM_inst|write_address_low[5]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|IOMM64:IOMM_inst|read_address_high[10]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|IOMM64:IOMM_inst|write_address_high[3]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DragonBoard_programmer|I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_div[2]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|I2C_ri:i2c_ri_inst|write_req                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst|alu_op[0]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst|ral[15]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst|rah[8]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst|ral[7]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst|rah[5]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|interrupt_controller:intcon_inst|status[0]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|interrupt_controller:intcon_inst|control[6]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst0|queue_8_8:rx_queue|read_addr[3]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst1|queue_8_8:rx_queue|read_addr[3]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[3]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst|I_alternate[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst0|UART:UART_inst|rx_data[0]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst1|UART:UART_inst|rx_data[4]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|PC:PC_inst|A_current_I_alternate[21]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|PC:PC_inst|A_pipe0[4]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|ALU:ALU_inst|n                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|keyboard:keyboard_inst|ps2_host:ps2_host_inst|timer[0]        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst0|UART:UART_inst|tx_timer[5]                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst1|UART:UART_inst|tx_timer[4]                ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|IOMM64:IOMM_inst|to_CPU[15]                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|IOMM64:IOMM_inst|to_CPU[7]                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DragonBoard_programmer|keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_shift_reg[5] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst|I_reg[13]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|interrupt_controller:intcon_inst|timer[3]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|timer:timer_inst|counter[6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|timer:timer_inst|counter[8]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|timer:timer_inst|counter[21]                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|PC:PC_inst|A_current_I[15]                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst0|UART:UART_inst|rx_timer[5]                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|serial:serial_inst1|UART:UART_inst|rx_timer[3]                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DragonBoard_programmer|memory_arbiter:arbiter_inst|burst_offset[1]                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|led_reg[2]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[1]                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[5]                   ;
; 13:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst|dest_waddr[2]       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst|dest_waddr[1]       ;
; 5:1                ; 28 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|PC:PC_inst|PC_reg[26]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|PC:PC_inst|PC_reg[3]                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst|pc_jmp              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|serial:serial_inst0|UART:UART_inst|tx_frame[7]                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|serial:serial_inst1|UART:UART_inst|tx_frame[4]                ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|address_hold[6]              ;
; 29:1               ; 12 bits   ; 228 LEs       ; 216 LEs              ; 12 LEs                 ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst|a_reg[11]             ;
; 29:1               ; 4 bits    ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst|a_reg[3]              ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst|IO_select           ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |DragonBoard_programmer|NeonFox:CPU_inst|decode_unit:decoder_inst|status_ren          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |DragonBoard_programmer|memory_arbiter:arbiter_inst|memory_p1_to_mem[6]               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|burst_count[0]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_frame[9]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|data_out[7]                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DragonBoard_programmer|serial:serial_inst0|UART:UART_inst|rx_frame[4]                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DragonBoard_programmer|serial:serial_inst1|UART:UART_inst|rx_frame[5]                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst|a_data[8]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DragonBoard_programmer|NeonFox:CPU_inst|reg_file:reg_file_inst|a_data[7]             ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |DragonBoard_programmer|NeonFox:CPU_inst|ALU:ALU_inst|Mux0                            ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |DragonBoard_programmer|NeonFox:CPU_inst|ALU:ALU_inst|Mux7                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DragonBoard_programmer|memory_arbiter:arbiter_inst|Selector7                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DragonBoard_programmer|memory_arbiter:arbiter_inst|Selector9                         ;
; 14:1               ; 5 bits    ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; No         ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|state                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |DragonBoard_programmer|SDRAM8_SP8_B8_I:SDRAM_controller|state                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for BRAM_8K:main_mem|altsyncram:altsyncram_component|altsyncram_4ql2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL0:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------------+
; Parameter Name                ; Value                  ; Type                      ;
+-------------------------------+------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                   ;
; PLL_TYPE                      ; AUTO                   ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL0 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                   ;
; LOCK_HIGH                     ; 1                      ; Untyped                   ;
; LOCK_LOW                      ; 1                      ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                   ;
; SKIP_VCO                      ; OFF                    ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                   ;
; BANDWIDTH                     ; 0                      ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                   ;
; DOWN_SPREAD                   ; 0                      ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                   ;
; DPA_DIVIDER                   ; 0                      ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; VCO_MIN                       ; 0                      ; Untyped                   ;
; VCO_MAX                       ; 0                      ; Untyped                   ;
; VCO_CENTER                    ; 0                      ; Untyped                   ;
; PFD_MIN                       ; 0                      ; Untyped                   ;
; PFD_MAX                       ; 0                      ; Untyped                   ;
; M_INITIAL                     ; 0                      ; Untyped                   ;
; M                             ; 0                      ; Untyped                   ;
; N                             ; 1                      ; Untyped                   ;
; M2                            ; 1                      ; Untyped                   ;
; N2                            ; 1                      ; Untyped                   ;
; SS                            ; 1                      ; Untyped                   ;
; C0_HIGH                       ; 0                      ; Untyped                   ;
; C1_HIGH                       ; 0                      ; Untyped                   ;
; C2_HIGH                       ; 0                      ; Untyped                   ;
; C3_HIGH                       ; 0                      ; Untyped                   ;
; C4_HIGH                       ; 0                      ; Untyped                   ;
; C5_HIGH                       ; 0                      ; Untyped                   ;
; C6_HIGH                       ; 0                      ; Untyped                   ;
; C7_HIGH                       ; 0                      ; Untyped                   ;
; C8_HIGH                       ; 0                      ; Untyped                   ;
; C9_HIGH                       ; 0                      ; Untyped                   ;
; C0_LOW                        ; 0                      ; Untyped                   ;
; C1_LOW                        ; 0                      ; Untyped                   ;
; C2_LOW                        ; 0                      ; Untyped                   ;
; C3_LOW                        ; 0                      ; Untyped                   ;
; C4_LOW                        ; 0                      ; Untyped                   ;
; C5_LOW                        ; 0                      ; Untyped                   ;
; C6_LOW                        ; 0                      ; Untyped                   ;
; C7_LOW                        ; 0                      ; Untyped                   ;
; C8_LOW                        ; 0                      ; Untyped                   ;
; C9_LOW                        ; 0                      ; Untyped                   ;
; C0_INITIAL                    ; 0                      ; Untyped                   ;
; C1_INITIAL                    ; 0                      ; Untyped                   ;
; C2_INITIAL                    ; 0                      ; Untyped                   ;
; C3_INITIAL                    ; 0                      ; Untyped                   ;
; C4_INITIAL                    ; 0                      ; Untyped                   ;
; C5_INITIAL                    ; 0                      ; Untyped                   ;
; C6_INITIAL                    ; 0                      ; Untyped                   ;
; C7_INITIAL                    ; 0                      ; Untyped                   ;
; C8_INITIAL                    ; 0                      ; Untyped                   ;
; C9_INITIAL                    ; 0                      ; Untyped                   ;
; C0_MODE                       ; BYPASS                 ; Untyped                   ;
; C1_MODE                       ; BYPASS                 ; Untyped                   ;
; C2_MODE                       ; BYPASS                 ; Untyped                   ;
; C3_MODE                       ; BYPASS                 ; Untyped                   ;
; C4_MODE                       ; BYPASS                 ; Untyped                   ;
; C5_MODE                       ; BYPASS                 ; Untyped                   ;
; C6_MODE                       ; BYPASS                 ; Untyped                   ;
; C7_MODE                       ; BYPASS                 ; Untyped                   ;
; C8_MODE                       ; BYPASS                 ; Untyped                   ;
; C9_MODE                       ; BYPASS                 ; Untyped                   ;
; C0_PH                         ; 0                      ; Untyped                   ;
; C1_PH                         ; 0                      ; Untyped                   ;
; C2_PH                         ; 0                      ; Untyped                   ;
; C3_PH                         ; 0                      ; Untyped                   ;
; C4_PH                         ; 0                      ; Untyped                   ;
; C5_PH                         ; 0                      ; Untyped                   ;
; C6_PH                         ; 0                      ; Untyped                   ;
; C7_PH                         ; 0                      ; Untyped                   ;
; C8_PH                         ; 0                      ; Untyped                   ;
; C9_PH                         ; 0                      ; Untyped                   ;
; L0_HIGH                       ; 1                      ; Untyped                   ;
; L1_HIGH                       ; 1                      ; Untyped                   ;
; G0_HIGH                       ; 1                      ; Untyped                   ;
; G1_HIGH                       ; 1                      ; Untyped                   ;
; G2_HIGH                       ; 1                      ; Untyped                   ;
; G3_HIGH                       ; 1                      ; Untyped                   ;
; E0_HIGH                       ; 1                      ; Untyped                   ;
; E1_HIGH                       ; 1                      ; Untyped                   ;
; E2_HIGH                       ; 1                      ; Untyped                   ;
; E3_HIGH                       ; 1                      ; Untyped                   ;
; L0_LOW                        ; 1                      ; Untyped                   ;
; L1_LOW                        ; 1                      ; Untyped                   ;
; G0_LOW                        ; 1                      ; Untyped                   ;
; G1_LOW                        ; 1                      ; Untyped                   ;
; G2_LOW                        ; 1                      ; Untyped                   ;
; G3_LOW                        ; 1                      ; Untyped                   ;
; E0_LOW                        ; 1                      ; Untyped                   ;
; E1_LOW                        ; 1                      ; Untyped                   ;
; E2_LOW                        ; 1                      ; Untyped                   ;
; E3_LOW                        ; 1                      ; Untyped                   ;
; L0_INITIAL                    ; 1                      ; Untyped                   ;
; L1_INITIAL                    ; 1                      ; Untyped                   ;
; G0_INITIAL                    ; 1                      ; Untyped                   ;
; G1_INITIAL                    ; 1                      ; Untyped                   ;
; G2_INITIAL                    ; 1                      ; Untyped                   ;
; G3_INITIAL                    ; 1                      ; Untyped                   ;
; E0_INITIAL                    ; 1                      ; Untyped                   ;
; E1_INITIAL                    ; 1                      ; Untyped                   ;
; E2_INITIAL                    ; 1                      ; Untyped                   ;
; E3_INITIAL                    ; 1                      ; Untyped                   ;
; L0_MODE                       ; BYPASS                 ; Untyped                   ;
; L1_MODE                       ; BYPASS                 ; Untyped                   ;
; G0_MODE                       ; BYPASS                 ; Untyped                   ;
; G1_MODE                       ; BYPASS                 ; Untyped                   ;
; G2_MODE                       ; BYPASS                 ; Untyped                   ;
; G3_MODE                       ; BYPASS                 ; Untyped                   ;
; E0_MODE                       ; BYPASS                 ; Untyped                   ;
; E1_MODE                       ; BYPASS                 ; Untyped                   ;
; E2_MODE                       ; BYPASS                 ; Untyped                   ;
; E3_MODE                       ; BYPASS                 ; Untyped                   ;
; L0_PH                         ; 0                      ; Untyped                   ;
; L1_PH                         ; 0                      ; Untyped                   ;
; G0_PH                         ; 0                      ; Untyped                   ;
; G1_PH                         ; 0                      ; Untyped                   ;
; G2_PH                         ; 0                      ; Untyped                   ;
; G3_PH                         ; 0                      ; Untyped                   ;
; E0_PH                         ; 0                      ; Untyped                   ;
; E1_PH                         ; 0                      ; Untyped                   ;
; E2_PH                         ; 0                      ; Untyped                   ;
; E3_PH                         ; 0                      ; Untyped                   ;
; M_PH                          ; 0                      ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; CLK0_COUNTER                  ; G0                     ; Untyped                   ;
; CLK1_COUNTER                  ; G0                     ; Untyped                   ;
; CLK2_COUNTER                  ; G0                     ; Untyped                   ;
; CLK3_COUNTER                  ; G0                     ; Untyped                   ;
; CLK4_COUNTER                  ; G0                     ; Untyped                   ;
; CLK5_COUNTER                  ; G0                     ; Untyped                   ;
; CLK6_COUNTER                  ; E0                     ; Untyped                   ;
; CLK7_COUNTER                  ; E1                     ; Untyped                   ;
; CLK8_COUNTER                  ; E2                     ; Untyped                   ;
; CLK9_COUNTER                  ; E3                     ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; M_TIME_DELAY                  ; 0                      ; Untyped                   ;
; N_TIME_DELAY                  ; 0                      ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                   ;
; VCO_POST_SCALE                ; 0                      ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                   ;
; CBXI_PARAMETER                ; PLL0_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE            ;
+-------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BRAM_8K:main_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------+
; Parameter Name                     ; Value                      ; Type                        ;
+------------------------------------+----------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 16                         ; Signed Integer              ;
; WIDTHAD_A                          ; 13                         ; Signed Integer              ;
; NUMWORDS_A                         ; 8192                       ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                     ;
; WIDTH_B                            ; 16                         ; Signed Integer              ;
; WIDTHAD_B                          ; 13                         ; Signed Integer              ;
; NUMWORDS_B                         ; 8192                       ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                          ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                     ;
; BYTE_SIZE                          ; 8                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ     ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ     ; Untyped                     ;
; INIT_FILE                          ; dragonboard_programmer.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_4ql2            ; Untyped                     ;
+------------------------------------+----------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PRG_ROM:PRG_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; r3_rom_8_bit.mif     ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_vha1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; PLL0:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; BRAM_8K:main_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 16                                               ;
;     -- NUMWORDS_A                         ; 8192                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 16                                               ;
;     -- NUMWORDS_B                         ; 8192                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 8192                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                     ;
+------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NeonFox:CPU_inst"                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; halt                 ; Input  ; Info     ; Stuck at GND                                                                        ;
; p_cache_miss         ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_cache_read_miss    ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_cache_write_miss   ; Input  ; Info     ; Stuck at GND                                                                        ;
; prg_address[31..13]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_address[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_ren             ; Output ; Info     ; Explicitly unconnected                                                              ;
; H_en                 ; Output ; Info     ; Explicitly unconnected                                                              ;
; L_en                 ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "interrupt_controller:intcon_inst" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; in4  ; Input ; Info     ; Stuck at GND                       ;
; in5  ; Input ; Info     ; Stuck at GND                       ;
; in12 ; Input ; Info     ; Stuck at GND                       ;
; in13 ; Input ; Info     ; Stuck at GND                       ;
; in14 ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst" ;
+-------+--------+----------+-----------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                   ;
+-------+--------+----------+-----------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                    ;
+-------+--------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM8_SP8_B8_I:SDRAM_controller"                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; init_stop[12..0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; init_stop[20..13]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; init_address[20..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "memory_arbiter:arbiter_inst"          ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; arbiter_p1_address  ; Input  ; Info     ; Stuck at GND           ;
; arbiter_p1_to_mem   ; Input  ; Info     ; Stuck at GND           ;
; arbiter_p1_from_mem ; Output ; Info     ; Explicitly unconnected ;
; arbiter_p1_req      ; Input  ; Info     ; Stuck at GND           ;
; arbiter_p1_wren     ; Input  ; Info     ; Stuck at GND           ;
; arbiter_p1_ready    ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IOMM64:IOMM_inst"                                                                                  ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_address[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "timer:timer_inst" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; hsync ; Input ; Info     ; Stuck at VCC      ;
; vsync ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+----------------------------------------------+
; Port Connectivity Checks: "BRAM_8K:main_mem" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; wren_a ; Input ; Info     ; Stuck at GND     ;
; data_a ; Input ; Info     ; Stuck at GND     ;
+--------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 2881                        ;
;     CLR               ; 96                          ;
;     CLR SCLR          ; 5                           ;
;     CLR SLD           ; 20                          ;
;     ENA               ; 1662                        ;
;     ENA CLR           ; 443                         ;
;     ENA CLR SCLR      ; 28                          ;
;     ENA CLR SLD       ; 32                          ;
;     ENA SCLR          ; 69                          ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 48                          ;
;     SCLR              ; 88                          ;
;     SLD               ; 17                          ;
;     plain             ; 351                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 2972                        ;
;     arith             ; 241                         ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 94                          ;
;     normal            ; 2731                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 269                         ;
;         3 data inputs ; 579                         ;
;         4 data inputs ; 1854                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 13.50                       ;
; Average LUT depth     ; 3.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Mar 12 13:14:30 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DragonBoard_programmer_V10 -c DragonBoard_programmer
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 1 design units, including 1 entities, in source file queue_8_8.sv
    Info (12023): Found entity 1: queue_8_8 File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU/reg_file.v
    Info (12023): Found entity 1: reg_file File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/reg_file.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file CPU/PC.v
    Info (12023): Found entity 1: PC File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/PC.v Line: 1
    Info (12023): Found entity 2: call_stack File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/PC.v Line: 205
Info (12021): Found 1 design units, including 1 entities, in source file CPU/NeonFox.v
    Info (12023): Found entity 1: NeonFox File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/NeonFox.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU/hazard_unit.v
    Info (12023): Found entity 1: hazard_unit File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/hazard_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU/decode_unit.v
    Info (12023): Found entity 1: decode_unit File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/decode_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU/ALU.v
    Info (12023): Found entity 1: ALU File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file UART.v
    Info (12023): Found entity 1: UART File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Toplevel.v
    Info (12023): Found entity 1: DragonBoard_programmer File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/testbench.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file serial.v
    Info (12023): Found entity 1: serial File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/serial.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SDRAM_SP8_B8_I.sv
    Info (12023): Found entity 1: SDRAM8_SP8_B8_I File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/SDRAM_SP8_B8_I.sv Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file ps2_host.v
    Info (12023): Found entity 1: ps2_host File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/ps2_host.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_arbiter.sv
    Info (12023): Found entity 1: memory_arbiter File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/memory_arbiter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file interrupt_controller.v
    Info (12023): Found entity 1: interrupt_controller File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/interrupt_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file I2C_ri.sv
    Info (12023): Found entity 1: I2C_ri File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/I2C_ri.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file I2C_phy.sv
    Info (12023): Found entity 1: I2C_phy File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/I2C_phy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PLL0.v
    Info (12023): Found entity 1: PLL0 File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PLL0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file button_debounce.sv
    Info (12023): Found entity 1: button_debounce File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/button_debounce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IOMM64.sv
    Info (12023): Found entity 1: IOMM64 File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/IOMM64.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file PRG_ROM.v
    Info (12023): Found entity 1: PRG_ROM File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PRG_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file BRAM_8K.v
    Info (12023): Found entity 1: BRAM_8K File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/BRAM_8K.v Line: 40
Info (12127): Elaborating entity "DragonBoard_programmer" for the top level hierarchy
Info (12128): Elaborating entity "PLL0" for hierarchy "PLL0:PLL_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 123
Info (12128): Elaborating entity "altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PLL0.v Line: 99
Info (12130): Elaborated megafunction instantiation "PLL0:PLL_inst|altpll:altpll_component" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PLL0.v Line: 99
Info (12133): Instantiated megafunction "PLL0:PLL_inst|altpll:altpll_component" with the following parameter: File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PLL0.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL0_altpll.v
    Info (12023): Found entity 1: PLL0_altpll File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/db/PLL0_altpll.v Line: 30
Info (12128): Elaborating entity "PLL0_altpll" for hierarchy "PLL0:PLL_inst|altpll:altpll_component|PLL0_altpll:auto_generated" File: /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "button_debounce" for hierarchy "button_debounce:debounce_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 186
Info (12128): Elaborating entity "BRAM_8K" for hierarchy "BRAM_8K:main_mem" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 205
Info (12128): Elaborating entity "altsyncram" for hierarchy "BRAM_8K:main_mem|altsyncram:altsyncram_component" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/BRAM_8K.v Line: 98
Info (12130): Elaborated megafunction instantiation "BRAM_8K:main_mem|altsyncram:altsyncram_component" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/BRAM_8K.v Line: 98
Info (12133): Instantiated megafunction "BRAM_8K:main_mem|altsyncram:altsyncram_component" with the following parameter: File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/BRAM_8K.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dragonboard_programmer.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ql2.tdf
    Info (12023): Found entity 1: altsyncram_4ql2 File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/db/altsyncram_4ql2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4ql2" for hierarchy "BRAM_8K:main_mem|altsyncram:altsyncram_component|altsyncram_4ql2:auto_generated" File: /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "serial" for hierarchy "serial:serial_inst0" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 227
Info (12128): Elaborating entity "queue_8_8" for hierarchy "serial:serial_inst0|queue_8_8:tx_queue" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/serial.v Line: 93
Info (12128): Elaborating entity "UART" for hierarchy "serial:serial_inst0|UART:UART_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/serial.v Line: 95
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyboard_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 271
Info (12128): Elaborating entity "ps2_host" for hierarchy "keyboard:keyboard_inst|ps2_host:ps2_host_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/keyboard.v Line: 88
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 294
Info (12128): Elaborating entity "I2C_ri" for hierarchy "I2C_ri:i2c_ri_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 314
Info (12128): Elaborating entity "I2C_phy" for hierarchy "I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/I2C_ri.sv Line: 96
Info (12128): Elaborating entity "IOMM64" for hierarchy "IOMM64:IOMM_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 345
Info (12128): Elaborating entity "memory_arbiter" for hierarchy "memory_arbiter:arbiter_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 387
Info (12128): Elaborating entity "SDRAM8_SP8_B8_I" for hierarchy "SDRAM8_SP8_B8_I:SDRAM_controller" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 415
Info (12128): Elaborating entity "PRG_ROM" for hierarchy "PRG_ROM:PRG_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 425
Info (12128): Elaborating entity "altsyncram" for hierarchy "PRG_ROM:PRG_inst|altsyncram:altsyncram_component" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PRG_ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "PRG_ROM:PRG_inst|altsyncram:altsyncram_component" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PRG_ROM.v Line: 82
Info (12133): Instantiated megafunction "PRG_ROM:PRG_inst|altsyncram:altsyncram_component" with the following parameter: File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/PRG_ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "r3_rom_8_bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vha1.tdf
    Info (12023): Found entity 1: altsyncram_vha1 File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/db/altsyncram_vha1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vha1" for hierarchy "PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated" File: /home/dragomir/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "interrupt_controller:intcon_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 460
Info (12128): Elaborating entity "NeonFox" for hierarchy "NeonFox:CPU_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 525
Info (12128): Elaborating entity "reg_file" for hierarchy "NeonFox:CPU_inst|reg_file:reg_file_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/NeonFox.v Line: 238
Info (12128): Elaborating entity "ALU" for hierarchy "NeonFox:CPU_inst|ALU:ALU_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/NeonFox.v Line: 251
Info (12128): Elaborating entity "PC" for hierarchy "NeonFox:CPU_inst|PC:PC_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/NeonFox.v Line: 279
Info (12128): Elaborating entity "call_stack" for hierarchy "NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/PC.v Line: 69
Info (12128): Elaborating entity "decode_unit" for hierarchy "NeonFox:CPU_inst|decode_unit:decoder_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/NeonFox.v Line: 311
Info (12128): Elaborating entity "hazard_unit" for hierarchy "NeonFox:CPU_inst|hazard_unit:hazard_inst" File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/NeonFox.v Line: 338
Info (276014): Found 8 instances of uninferred RAM logic
    Info (276004): RAM logic "serial:serial_inst0|queue_8_8:tx_queue|queue_mem" is uninferred due to inappropriate RAM size File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv Line: 15
    Info (276004): RAM logic "serial:serial_inst1|queue_8_8:tx_queue|queue_mem" is uninferred due to inappropriate RAM size File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv Line: 15
    Info (276004): RAM logic "keyboard:keyboard_inst|queue_8_8:tx_queue|queue_mem" is uninferred due to inappropriate RAM size File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv Line: 15
    Info (276004): RAM logic "SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|queue_mem" is uninferred due to inappropriate RAM size File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv Line: 15
    Info (276004): RAM logic "serial:serial_inst0|queue_8_8:rx_queue|queue_mem" is uninferred due to inappropriate RAM size File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv Line: 15
    Info (276004): RAM logic "serial:serial_inst1|queue_8_8:rx_queue|queue_mem" is uninferred due to inappropriate RAM size File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv Line: 15
    Info (276004): RAM logic "keyboard:keyboard_inst|queue_8_8:rx_queue|queue_mem" is uninferred due to inappropriate RAM size File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/queue_8_8.sv Line: 15
    Info (276006): RAM logic "NeonFox:CPU_inst|PC:PC_inst|call_stack:cstack0|stack_mem" is uninferred due to "logic" being set as ramstyle synthesis attribute File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/PC.v Line: 210
Info (13000): Registers with preset signals will power-up high File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/CPU/NeonFox.v Line: 133
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 55
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/Toplevel.v Line: 56
Info (286030): Timing-Driven Synthesis is running
Info (17049): 82 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/output_files/DragonBoard_programmer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5017 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 27 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 4945 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1076 megabytes
    Info: Processing ended: Sun Mar 12 13:14:42 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/dragomir/4E20DD1220DD01BF/Users/Steve/Workspace/DragonBoard_programmer_V10/output_files/DragonBoard_programmer.map.smsg.


