Oh no...

Cycle: 33
RARS instruction number: 34	Instruction: slt x7,x5,x6
Expected:	Register Write to Reg: 0x07 Val: 0x00000001
Got     :	Register Write to Reg: 0x07 Val: 0x80000000
Incorrect write

Cycle: 35
RARS instruction number: 36	Instruction: xor x29,x7,x28
Expected:	Register Write to Reg: 0x1D Val: 0x00000000
Got     :	Register Write to Reg: 0x1D Val: 0x80000001
Incorrect write

Cycle: 36
RARS instruction number: 37	Instruction: or x10,x10,x29
Expected:	Register Write to Reg: 0x0A Val: 0x00000000
Got     :	Register Write to Reg: 0x0A Val: 0x80000001
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


