

================================================================
== Vitis HLS Report for 'store_Pipeline_VITIS_LOOP_107_2'
================================================================
* Date:           Mon Feb 10 13:35:59 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  2.205 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_107_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln107_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln107"   --->   Operation 8 'read' 'sext_ln107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln107_cast = sext i58 %sext_ln107_read"   --->   Operation 10 'sext' 'sext_ln107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_0, i32 0, i32 0, void @empty_24, i32 64, i32 4, void @empty_21, void @empty_22, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outputStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outputStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lastStream, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lastStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln107 = store i31 0, i31 %i" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 16 'store' 'store_ln107' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body7.i" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 17 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i"   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%add_ln107 = add i31 %i_1, i31 1" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 19 'add' 'add_ln107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i31 %i_1" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 20 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%icmp_ln107 = icmp_slt  i32 %zext_ln107, i32 %tmp" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 21 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %store.exit.exitStub, void %for.body7.split.i" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 22 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %i_1, i32 4, i32 16" [../src/harness.cpp:109->../src/harness.cpp:151]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_50 = trunc i31 %i_1"   --->   Operation 24 'trunc' 'empty_50' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln107 = store i31 %add_ln107, i31 %i" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 25 'store' 'store_ln107' <Predicate = (icmp_ln107)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i13 %lshr_ln" [../src/harness.cpp:109->../src/harness.cpp:151]   --->   Operation 26 'zext' 'zext_ln109' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%nums_addr = getelementptr i32 %nums, i64 0, i64 %zext_ln109" [../src/harness.cpp:109->../src/harness.cpp:151]   --->   Operation 27 'getelementptr' 'nums_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_n = muxlogic i13 %nums_addr"   --->   Operation 28 'muxlogic' 'muxLogicRAMAddr_to_n' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.32ns) (share mux size 2)   --->   "%n = load i13 %nums_addr" [../src/harness.cpp:109->../src/harness.cpp:151]   --->   Operation 29 'load' 'n' <Predicate = (icmp_ln107)> <Delay = 1.32> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_p_011 = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicFIFOCE_to_p_011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:0.78ns O:0.46ns )   --->   "%p_011 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %lastStream_1" [../src/harness.cpp:121->../src/harness.cpp:151]   --->   Operation 31 'read' 'p_011' <Predicate = true> <Delay = 0.78> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 32 [1/2] ( I:1.17ns O:1.17ns ) (share mux size 2)   --->   "%n = load i13 %nums_addr" [../src/harness.cpp:109->../src/harness.cpp:151]   --->   Operation 32 'load' 'n' <Predicate = (icmp_ln107)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%rem_i = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_50, i1 0"   --->   Operation 33 'bitconcatenate' 'rem_i' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i5 %rem_i" [../src/harness.cpp:113->../src/harness.cpp:151]   --->   Operation 34 'zext' 'zext_ln113' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.67ns)   --->   "%icmp_ln113 = icmp_slt  i32 %zext_ln113, i32 %n" [../src/harness.cpp:113->../src/harness.cpp:151]   --->   Operation 35 'icmp' 'icmp_ln113' <Predicate = (icmp_ln107)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.36ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.inc36.i, void %VITIS_LOOP_116_4.i" [../src/harness.cpp:113->../src/harness.cpp:151]   --->   Operation 36 'br' 'br_ln113' <Predicate = (icmp_ln107)> <Delay = 0.36>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_p_0 = muxlogic"   --->   Operation 37 'muxlogic' 'muxLogicFIFOCE_to_p_0' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] ( I:0.78ns O:0.46ns )   --->   "%p_0 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %lastStream" [../src/harness.cpp:121->../src/harness.cpp:151]   --->   Operation 38 'read' 'p_0' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_50, i1 1" [../src/harness.cpp:113->../src/harness.cpp:151]   --->   Operation 39 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i5 %or_ln" [../src/harness.cpp:113->../src/harness.cpp:151]   --->   Operation 40 'zext' 'zext_ln113_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.67ns)   --->   "%icmp_ln113_1 = icmp_slt  i32 %zext_ln113_1, i32 %n" [../src/harness.cpp:113->../src/harness.cpp:151]   --->   Operation 41 'icmp' 'icmp_ln113_1' <Predicate = (icmp_ln107)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.36ns)   --->   "%br_ln113 = br i1 %icmp_ln113_1, void %for.inc36.1.i, void %VITIS_LOOP_116_4.1.i" [../src/harness.cpp:113->../src/harness.cpp:151]   --->   Operation 42 'br' 'br_ln113' <Predicate = (icmp_ln107)> <Delay = 0.36>
ST_3 : Operation 123 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.28>

State 4 <SV = 3> <Delay = 2.20>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln107_cast" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 43 'getelementptr' 'gmem1_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../src/harness.cpp:108->../src/harness.cpp:151]   --->   Operation 44 'specpipeline' 'specpipeline_ln108' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 45 'specloopname' 'specloopname_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_outputStream_0_read = muxlogic"   --->   Operation 46 'muxlogic' 'muxLogicFIFOCE_to_outputStream_0_read' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] ( I:0.82ns O:0.60ns )   --->   "%outputStream_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %outputStream_0" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 47 'read' 'outputStream_0_read' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.82> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%burst = trunc i128 %outputStream_0_read" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 48 'trunc' 'burst' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%burst_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 8, i32 15" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 49 'partselect' 'burst_1' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%burst_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 16, i32 23" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 50 'partselect' 'burst_2' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%burst_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 24, i32 31" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 51 'partselect' 'burst_3' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%burst_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 32, i32 39" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 52 'partselect' 'burst_4' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%burst_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 40, i32 47" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 53 'partselect' 'burst_5' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%burst_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 48, i32 55" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 54 'partselect' 'burst_6' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%burst_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 56, i32 63" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 55 'partselect' 'burst_7' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%burst_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 64, i32 71" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 56 'partselect' 'burst_8' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%burst_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 72, i32 79" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 57 'partselect' 'burst_9' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%burst_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 80, i32 87" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 58 'partselect' 'burst_14' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%burst_10 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 88, i32 95" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 59 'partselect' 'burst_10' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%burst_11 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 96, i32 103" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 60 'partselect' 'burst_11' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%burst_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 104, i32 111" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 61 'partselect' 'burst_12' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%burst_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 112, i32 119" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 62 'partselect' 'burst_13' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_0_read, i32 120, i32 127" [../src/harness.cpp:111->../src/harness.cpp:151]   --->   Operation 63 'partselect' 'trunc_ln3' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.36ns)   --->   "%br_ln119 = br void %for.inc36.i" [../src/harness.cpp:119->../src/harness.cpp:151]   --->   Operation 64 'br' 'br_ln119' <Predicate = (icmp_ln107 & icmp_ln113)> <Delay = 0.36>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%burst_30 = phi i8 %trunc_ln3, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i" [../src/harness.cpp:111->../src/harness.cpp:151]   --->   Operation 65 'phi' 'burst_30' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%burst_29 = phi i8 %burst_13, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 66 'phi' 'burst_29' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%burst_28 = phi i8 %burst_12, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 67 'phi' 'burst_28' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%burst_27 = phi i8 %burst_11, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 68 'phi' 'burst_27' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%burst_26 = phi i8 %burst_10, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 69 'phi' 'burst_26' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%burst_25 = phi i8 %burst_14, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 70 'phi' 'burst_25' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%burst_24 = phi i8 %burst_9, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 71 'phi' 'burst_24' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%burst_23 = phi i8 %burst_8, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 72 'phi' 'burst_23' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%burst_22 = phi i8 %burst_7, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 73 'phi' 'burst_22' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%burst_21 = phi i8 %burst_6, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 74 'phi' 'burst_21' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%burst_20 = phi i8 %burst_5, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 75 'phi' 'burst_20' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%burst_19 = phi i8 %burst_4, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 76 'phi' 'burst_19' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%burst_18 = phi i8 %burst_3, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 77 'phi' 'burst_18' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%burst_17 = phi i8 %burst_2, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 78 'phi' 'burst_17' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%burst_16 = phi i8 %burst_1, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 79 'phi' 'burst_16' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%burst_15 = phi i8 %burst, void %VITIS_LOOP_116_4.i, i8 0, void %for.body7.split.i"   --->   Operation 80 'phi' 'burst_15' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %burst_15" [../src/harness.cpp:111->../src/harness.cpp:151]   --->   Operation 81 'zext' 'zext_ln111' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_outputStream_1_read = muxlogic"   --->   Operation 82 'muxlogic' 'muxLogicFIFOCE_to_outputStream_1_read' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] ( I:0.82ns O:0.60ns )   --->   "%outputStream_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %outputStream_1" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 83 'read' 'outputStream_1_read' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.82> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%burst_44 = trunc i128 %outputStream_1_read" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 84 'trunc' 'burst_44' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%burst_45 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 8, i32 15" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 85 'partselect' 'burst_45' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%burst_31 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 16, i32 23" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 86 'partselect' 'burst_31' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%burst_32 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 24, i32 31" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 87 'partselect' 'burst_32' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%burst_33 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 32, i32 39" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 88 'partselect' 'burst_33' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%burst_34 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 40, i32 47" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 89 'partselect' 'burst_34' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%burst_35 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 48, i32 55" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 90 'partselect' 'burst_35' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%burst_36 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 56, i32 63" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 91 'partselect' 'burst_36' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%burst_37 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 64, i32 71" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 92 'partselect' 'burst_37' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%burst_38 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 72, i32 79" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 93 'partselect' 'burst_38' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%burst_39 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 80, i32 87" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 94 'partselect' 'burst_39' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%burst_40 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 88, i32 95" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 95 'partselect' 'burst_40' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%burst_41 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 96, i32 103" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 96 'partselect' 'burst_41' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%burst_42 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 104, i32 111" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 97 'partselect' 'burst_42' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%burst_43 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 112, i32 119" [../src/harness.cpp:115->../src/harness.cpp:151]   --->   Operation 98 'partselect' 'burst_43' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %outputStream_1_read, i32 120, i32 127" [../src/harness.cpp:111->../src/harness.cpp:151]   --->   Operation 99 'partselect' 'trunc_ln111_1' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.36ns)   --->   "%br_ln119 = br void %for.inc36.1.i" [../src/harness.cpp:119->../src/harness.cpp:151]   --->   Operation 100 'br' 'br_ln119' <Predicate = (icmp_ln107 & icmp_ln113_1)> <Delay = 0.36>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%burst_61 = phi i8 %trunc_ln111_1, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i" [../src/harness.cpp:111->../src/harness.cpp:151]   --->   Operation 101 'phi' 'burst_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%burst_60 = phi i8 %burst_43, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 102 'phi' 'burst_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%burst_59 = phi i8 %burst_42, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 103 'phi' 'burst_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%burst_58 = phi i8 %burst_41, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 104 'phi' 'burst_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%burst_57 = phi i8 %burst_40, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 105 'phi' 'burst_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%burst_56 = phi i8 %burst_39, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 106 'phi' 'burst_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%burst_55 = phi i8 %burst_38, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 107 'phi' 'burst_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%burst_54 = phi i8 %burst_37, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 108 'phi' 'burst_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%burst_53 = phi i8 %burst_36, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 109 'phi' 'burst_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%burst_52 = phi i8 %burst_35, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 110 'phi' 'burst_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%burst_51 = phi i8 %burst_34, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 111 'phi' 'burst_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%burst_50 = phi i8 %burst_33, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 112 'phi' 'burst_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%burst_49 = phi i8 %burst_32, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 113 'phi' 'burst_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%burst_48 = phi i8 %burst_31, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 114 'phi' 'burst_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%burst_47 = phi i8 %burst_45, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 115 'phi' 'burst_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%burst_46 = phi i8 %burst_44, void %VITIS_LOOP_116_4.1.i, i8 0, void %for.inc36.i"   --->   Operation 116 'phi' 'burst_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i16, i8 %burst_61, i8 0, i8 %burst_60, i8 0, i8 %burst_59, i8 0, i8 %burst_58, i8 0, i8 %burst_57, i8 0, i8 %burst_56, i8 0, i8 %burst_55, i8 0, i8 %burst_54, i8 0, i8 %burst_53, i8 0, i8 %burst_52, i8 0, i8 %burst_51, i8 0, i8 %burst_50, i8 0, i8 %burst_49, i8 0, i8 %burst_48, i8 0, i8 %burst_47, i8 0, i8 %burst_46, i8 0, i8 %burst_30, i8 0, i8 %burst_29, i8 0, i8 %burst_28, i8 0, i8 %burst_27, i8 0, i8 %burst_26, i8 0, i8 %burst_25, i8 0, i8 %burst_24, i8 0, i8 %burst_23, i8 0, i8 %burst_22, i8 0, i8 %burst_21, i8 0, i8 %burst_20, i8 0, i8 %burst_19, i8 0, i8 %burst_18, i8 0, i8 %burst_17, i8 0, i8 %burst_16, i16 %zext_ln111" [../src/harness.cpp:123->../src/harness.cpp:151]   --->   Operation 117 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i504 %tmp_2" [../src/harness.cpp:123->../src/harness.cpp:151]   --->   Operation 118 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln123 = muxlogic i512 %zext_ln123"   --->   Operation 119 'muxlogic' 'muxLogicAXIMData_to_write_ln123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln123 = muxlogic i64 18446744073709551615"   --->   Operation 120 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.24ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %zext_ln123, i64 18446744073709551615" [../src/harness.cpp:123->../src/harness.cpp:151]   --->   Operation 121 'write' 'write_ln123' <Predicate = true> <Delay = 1.24> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.44> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body7.i" [../src/harness.cpp:107->../src/harness.cpp:151]   --->   Operation 122 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.030ns, clock uncertainty: 0.818ns.

 <State 1>: 1.693ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln107', ../src/harness.cpp:107->../src/harness.cpp:151) of constant 0 on local variable 'i', ../src/harness.cpp:107->../src/harness.cpp:151 [18]  (0.421 ns)
	'load' operation 31 bit ('i') on local variable 'i', ../src/harness.cpp:107->../src/harness.cpp:151 [21]  (0.000 ns)
	'add' operation 31 bit ('add_ln107', ../src/harness.cpp:107->../src/harness.cpp:151) [22]  (0.851 ns)
	'store' operation 0 bit ('store_ln107', ../src/harness.cpp:107->../src/harness.cpp:151) of variable 'add_ln107', ../src/harness.cpp:107->../src/harness.cpp:151 on local variable 'i', ../src/harness.cpp:107->../src/harness.cpp:151 [128]  (0.421 ns)

 <State 2>: 1.322ns
The critical path consists of the following:
	'getelementptr' operation 13 bit ('nums_addr', ../src/harness.cpp:109->../src/harness.cpp:151) [32]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_n') [33]  (0.000 ns)
	'load' operation 32 bit ('n', ../src/harness.cpp:109->../src/harness.cpp:151) on array 'nums' [34]  (1.322 ns)

 <State 3>: 2.203ns
The critical path consists of the following:
	'load' operation 32 bit ('n', ../src/harness.cpp:109->../src/harness.cpp:151) on array 'nums' [34]  (1.172 ns)
	'icmp' operation 1 bit ('icmp_ln113', ../src/harness.cpp:113->../src/harness.cpp:151) [38]  (0.671 ns)
	multiplexor before 'phi' operation 8 bit ('burst', ../src/harness.cpp:111->../src/harness.cpp:151) with incoming values : ('trunc_ln3', ../src/harness.cpp:111->../src/harness.cpp:151) [61]  (0.360 ns)

 <State 4>: 2.205ns
The critical path consists of the following:
	'muxlogic' operation 128 bit ('muxLogicFIFOCE_to_outputStream_0_read') [41]  (0.000 ns)
	fifo read operation ('outputStream_0_read', ../src/harness.cpp:115->../src/harness.cpp:151) on port 'outputStream_0' (../src/harness.cpp:115->../src/harness.cpp:151) [42]  (0.828 ns)
	multiplexor before 'phi' operation 8 bit ('burst') with incoming values : ('burst', ../src/harness.cpp:115->../src/harness.cpp:151) [72]  (0.360 ns)
	'phi' operation 8 bit ('burst') with incoming values : ('burst', ../src/harness.cpp:115->../src/harness.cpp:151) [72]  (0.000 ns)
	'muxlogic' operation 0 bit ('muxLogicAXIMData_to_write_ln123') [125]  (0.000 ns)
	bus write operation ('write_ln123', ../src/harness.cpp:123->../src/harness.cpp:151) on port 'gmem1' (../src/harness.cpp:123->../src/harness.cpp:151) [127]  (1.240 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
