;redcode
;assert 1
	SPL 0, @202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 325, 50
	SPL -400, #2
	SUB 100, 0
	SUB @-137, 195
	SUB @-127, 105
	MOV #5, <-1
	ADD @-0, <-0
	SUB 210, 0
	SUB 0, -0
	SUB 0, -0
	SUB #5, <-1
	SLT #623, 20
	SLT #623, 20
	JMN 325, 10
	JMP -207, @-120
	SUB 42, @80
	JMP -207, @-120
	MOV -7, <-20
	JMP -207, @-120
	SUB -800, @2
	MOV @121, 103
	SUB @-127, 105
	SLT 721, -0
	SUB 270, 60
	SUB 0, @0
	ADD 270, 60
	ADD #210, 108
	SUB @0, @2
	SUB @127, 106
	SUB 22, @10
	SUB @-127, 105
	MOV @121, 103
	SUB @127, 106
	SUB @0, @2
	SUB 42, @80
	SUB 12, @10
	SUB 12, @10
	SUB @127, 106
	SUB 12, @10
	ADD #210, 108
	CMP -207, <-120
	SLT 621, 0
	SLT 621, 0
	DJN -1, @-20
	SPL 0, @202
	DJN -1, @-20
