# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7a200tfbg484-2

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.cache/wt [current_project]
set_property parent.project_path /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/arp_cache.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/rx/arp_rx.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/tx/arp_tx.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/camera_delay.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/cmos_select.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/crc.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/dpram.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/i2c_master/i2c_config.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/i2c_master/i2c_master_defines.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/i2c_master/timescale.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/i2c_master/i2c_master_bit_ctrl.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/i2c_master/i2c_master_byte_ctrl.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/i2c_master/i2c_master_top.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/icmp_reply.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/rx/ip_rx.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/tx/ip_tx.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/tx/ip_tx_mode.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/lut_ov5640_rgb565_800_600.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/rx/mac_rx.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/rx/mac_rx_top.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/mac_test.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/mac_top.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/tx/mac_tx.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/tx/mac_tx_mode.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/tx/mac_tx_top.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/rx/udp_rx.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/mac/tx/udp_tx.v
  /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/video_ethernet.v
}
read_ip -quiet /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/ip/camera_fifo/camera_fifo.xci
set_property used_in_implementation false [get_files -all /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/ip/camera_fifo/camera_fifo.xdc]
set_property used_in_implementation false [get_files -all /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/ip/camera_fifo/camera_fifo_clocks.xdc]
set_property used_in_implementation false [get_files -all /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/sources_1/new/ip/camera_fifo/camera_fifo_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/constrs_1/new/video_ethernet.xdc
set_property used_in_implementation false [get_files /home/extern_disk/meisq/ax7201/video_ethernet/video_ethernet.srcs/constrs_1/new/video_ethernet.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top video_ethernet -part xc7a200tfbg484-2


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef video_ethernet.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file video_ethernet_utilization_synth.rpt -pb video_ethernet_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
