/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  reg [7:0] _02_;
  wire [11:0] celloutsig_0_0z;
  wire [51:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [16:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = _00_ ^ in_data[159];
  assign celloutsig_1_19z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_0_8z = celloutsig_0_0z[9] ^ celloutsig_0_7z;
  assign celloutsig_1_1z = ~(in_data[142] ^ celloutsig_1_0z);
  assign celloutsig_0_14z = ~(in_data[26] ^ celloutsig_0_9z[14]);
  reg [17:0] _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 18'h00000;
    else _08_ <= { celloutsig_1_4z[8], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _01_[17], _00_, _01_[15:0] } = _08_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { in_data[59], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_2z[6:2], celloutsig_1_7z } / { 1'h1, celloutsig_1_2z[10:8], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_16z = celloutsig_0_15z[6:0] / { 1'h1, in_data[86:82], celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_16z[6:5], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_13z } / { 1'h1, celloutsig_0_13z[3:0], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_36z = in_data[77:72] === celloutsig_0_28z[9:4];
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z } >= { celloutsig_0_3z[4:1], celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_4z[8], 1'h0, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_15z } <= { celloutsig_1_8z[3:0], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[182:178] < { in_data[157:154], celloutsig_1_0z };
  assign celloutsig_0_11z = { in_data[36:32], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z } % { 1'h1, _02_[6:0] };
  assign celloutsig_0_4z = in_data[68:67] !== celloutsig_0_3z[1:0];
  assign celloutsig_1_7z = { in_data[154:141], celloutsig_1_3z } !== { _00_, _01_[15:2] };
  assign celloutsig_0_22z = celloutsig_0_11z[7:4] !== { celloutsig_0_16z[3:1], celloutsig_0_7z };
  assign celloutsig_0_0z = ~ in_data[85:74];
  assign celloutsig_0_13z = ~ { celloutsig_0_9z[4:1], celloutsig_0_1z };
  assign celloutsig_0_15z = ~ celloutsig_0_9z[13:2];
  assign celloutsig_1_2z = { in_data[176:167], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } | { in_data[110:102], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_0z[10:7], celloutsig_0_2z } | { celloutsig_0_0z[7:4], celloutsig_0_1z };
  assign celloutsig_1_0z = & in_data[161:140];
  assign celloutsig_1_14z = & _01_[11:9];
  assign celloutsig_0_7z = & { celloutsig_0_1z, in_data[47:45] };
  assign celloutsig_0_2z = & in_data[64:57];
  assign celloutsig_0_37z = ~^ { celloutsig_0_10z[32:27], celloutsig_0_10z[39:28], celloutsig_0_10z[14:10] };
  assign celloutsig_0_1z = ~^ in_data[40:28];
  assign celloutsig_0_9z = { _02_[3:0], _02_, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z } >> { _02_[7:2], celloutsig_0_6z, _02_ };
  assign celloutsig_1_4z = { celloutsig_1_2z[10:3], celloutsig_1_1z } ^ celloutsig_1_2z[12:4];
  assign celloutsig_1_5z = { celloutsig_1_2z[6:2], celloutsig_1_4z } ^ { celloutsig_1_2z[5:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_28z = { celloutsig_0_10z[33:27], celloutsig_0_10z[39:32], celloutsig_0_22z, celloutsig_0_7z } ^ { celloutsig_0_18z[10:3], celloutsig_0_1z, _02_ };
  assign { celloutsig_0_10z[14:0], celloutsig_0_10z[47:40], celloutsig_0_10z[48], celloutsig_0_10z[27], celloutsig_0_10z[51:49], celloutsig_0_10z[39:28] } = ~ { celloutsig_0_9z, _02_, celloutsig_0_2z, celloutsig_0_1z, in_data[38:36], celloutsig_0_0z };
  assign _01_[16] = _00_;
  assign celloutsig_0_10z[26:15] = celloutsig_0_10z[39:28];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
