###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       189618   # Number of WRITE/WRITEP commands
num_reads_done                 =       920013   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       689303   # Number of read row buffer hits
num_read_cmds                  =       920016   # Number of READ/READP commands
num_writes_done                =       189625   # Number of read requests issued
num_write_row_hits             =       131357   # Number of write row buffer hits
num_act_cmds                   =       290573   # Number of ACT commands
num_pre_cmds                   =       290544   # Number of PRE commands
num_ondemand_pres              =       266396   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9469856   # Cyles of rank active rank.0
rank_active_cycles.1           =      9224190   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       530144   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       775810   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1051993   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16741   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8972   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1788   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1187   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1452   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1458   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1689   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2544   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          839   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20982   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          163   # Write cmd latency (cycles)
write_latency[40-59]           =          152   # Write cmd latency (cycles)
write_latency[60-79]           =          319   # Write cmd latency (cycles)
write_latency[80-99]           =          674   # Write cmd latency (cycles)
write_latency[100-119]         =         1233   # Write cmd latency (cycles)
write_latency[120-139]         =         2275   # Write cmd latency (cycles)
write_latency[140-159]         =         3377   # Write cmd latency (cycles)
write_latency[160-179]         =         4482   # Write cmd latency (cycles)
write_latency[180-199]         =         5564   # Write cmd latency (cycles)
write_latency[200-]            =       171370   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       296523   # Read request latency (cycles)
read_latency[40-59]            =        99698   # Read request latency (cycles)
read_latency[60-79]            =       126152   # Read request latency (cycles)
read_latency[80-99]            =        64744   # Read request latency (cycles)
read_latency[100-119]          =        49162   # Read request latency (cycles)
read_latency[120-139]          =        39991   # Read request latency (cycles)
read_latency[140-159]          =        27785   # Read request latency (cycles)
read_latency[160-179]          =        22308   # Read request latency (cycles)
read_latency[180-199]          =        18339   # Read request latency (cycles)
read_latency[200-]             =       175309   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.46573e+08   # Write energy
read_energy                    =   3.7095e+09   # Read energy
act_energy                     =  7.95008e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54469e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.72389e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90919e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75589e+09   # Active standby energy rank.1
average_read_latency           =      148.357   # Average read request latency (cycles)
average_interarrival           =      9.01187   # Average request interarrival latency (cycles)
total_energy                   =  1.84477e+10   # Total energy (pJ)
average_power                  =      1844.77   # Average power (mW)
average_bandwidth              =      9.46891   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       190541   # Number of WRITE/WRITEP commands
num_reads_done                 =       969730   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       752208   # Number of read row buffer hits
num_read_cmds                  =       969728   # Number of READ/READP commands
num_writes_done                =       190543   # Number of read requests issued
num_write_row_hits             =       127586   # Number of write row buffer hits
num_act_cmds                   =       282046   # Number of ACT commands
num_pre_cmds                   =       282014   # Number of PRE commands
num_ondemand_pres              =       256438   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9349375   # Cyles of rank active rank.0
rank_active_cycles.1           =      9313932   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       650625   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       686068   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1103207   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16683   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8739   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1566   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1163   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1475   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1498   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1710   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2524   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          798   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20912   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          123   # Write cmd latency (cycles)
write_latency[40-59]           =          163   # Write cmd latency (cycles)
write_latency[60-79]           =          275   # Write cmd latency (cycles)
write_latency[80-99]           =          677   # Write cmd latency (cycles)
write_latency[100-119]         =         1280   # Write cmd latency (cycles)
write_latency[120-139]         =         2365   # Write cmd latency (cycles)
write_latency[140-159]         =         3599   # Write cmd latency (cycles)
write_latency[160-179]         =         4815   # Write cmd latency (cycles)
write_latency[180-199]         =         5902   # Write cmd latency (cycles)
write_latency[200-]            =       171332   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       310333   # Read request latency (cycles)
read_latency[40-59]            =       111034   # Read request latency (cycles)
read_latency[60-79]            =       128803   # Read request latency (cycles)
read_latency[80-99]            =        70886   # Read request latency (cycles)
read_latency[100-119]          =        52578   # Read request latency (cycles)
read_latency[120-139]          =        42486   # Read request latency (cycles)
read_latency[140-159]          =        30222   # Read request latency (cycles)
read_latency[160-179]          =        24094   # Read request latency (cycles)
read_latency[180-199]          =        19780   # Read request latency (cycles)
read_latency[200-]             =       179512   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.51181e+08   # Write energy
read_energy                    =  3.90994e+09   # Read energy
act_energy                     =  7.71678e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    3.123e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.29313e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83401e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81189e+09   # Active standby energy rank.1
average_read_latency           =      143.278   # Average read request latency (cycles)
average_interarrival           =      8.61863   # Average request interarrival latency (cycles)
total_energy                   =   1.8625e+10   # Total energy (pJ)
average_power                  =       1862.5   # Average power (mW)
average_bandwidth              =        9.901   # Average bandwidth
