Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 00:20:40 2019
| Host         : DESKTOP-K4JAJDO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file openmips_min_sopc_timing_summary_routed.rpt -pb openmips_min_sopc_timing_summary_routed.pb -rpx openmips_min_sopc_timing_summary_routed.rpx -warn_on_violation
| Design       : openmips_min_sopc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 198 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_seg7/seg7x16_inst/cnt_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/LLbit_reg0/LLbit_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/cp0_reg0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/ex0/stallreq_for_madd_msub_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[0]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/cnt_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_current_inst_address_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/ex_mem0/mem_excepttype_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: openmips0/ex_mem0/mem_mem_addr_reg[9]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[1]_rep/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 231 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: openmips0/if_id0/id_inst_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_value_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_LLbit_we_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: openmips0/pc_reg0/pc_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 595 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    171.096        0.000                      0                24074        0.022        0.000                      0                24074        3.000        0.000                       0                  3881  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_10m_clk_wiz_1   {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_10m_clk_wiz_1       171.096        0.000                      0                24074        0.022        0.000                      0                24074       13.360        0.000                       0                  3877  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10m_clk_wiz_1
  To Clock:  clk_10m_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack      171.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             171.096ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.593ns  (logic 2.811ns (9.831%)  route 25.782ns (90.169%))
  Logic Levels:           13  (LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       16.568    19.342    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/A2
    SLICE_X46Y79         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.466 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/SP.HIGH/O
                         net (fo=1, routed)           0.000    19.466    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/SPO1
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    19.713 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/F7.SP/O
                         net (fo=1, routed)           0.935    20.648    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.298    20.946 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.946    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_5_n_0
    SLICE_X47Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    21.158 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.158    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X47Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    21.252 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           1.025    22.277    openmips0/ex_mem0/spo[21]
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.316    22.593 r  openmips0/ex_mem0/wb_wdata[21]_i_7/O
                         net (fo=1, routed)           0.665    23.258    openmips0/ex_mem0/wb_wdata[21]_i_7_n_8
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    23.382 r  openmips0/ex_mem0/wb_wdata[21]_i_6/O
                         net (fo=5, routed)           1.029    24.411    openmips0/ex_mem0/wb_wdata[21]_i_6_n_8
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.118    24.529 f  openmips0/ex_mem0/wb_wdata[5]_i_4/O
                         net (fo=2, routed)           0.802    25.331    openmips0/ex_mem0/wb_wdata[5]_i_4_n_8
    SLICE_X47Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.657 f  openmips0/ex_mem0/wb_wdata[21]_i_3/O
                         net (fo=1, routed)           0.670    26.326    openmips0/ex_mem0/wb_wdata[21]_i_3_n_8
    SLICE_X47Y62         LUT5 (Prop_lut5_I3_O)        0.124    26.450 r  openmips0/ex_mem0/wb_wdata[21]_i_2/O
                         net (fo=1, routed)           0.407    26.857    openmips0/ex_mem0/wb_wdata[21]_i_2_n_8
    SLICE_X47Y62         LUT6 (Prop_lut6_I1_O)        0.124    26.981 r  openmips0/ex_mem0/wb_wdata[21]_i_1/O
                         net (fo=3, routed)           0.695    27.677    openmips0/mem_wb0/wb_wdata_reg[21]_0
    SLICE_X47Y58         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.512   198.492    openmips0/mem_wb0/clk_10m
    SLICE_X47Y58         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[21]/C
                         clock pessimism              0.487   198.979    
                         clock uncertainty           -0.140   198.840    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)       -0.067   198.773    openmips0/mem_wb0/wb_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                        198.773    
                         arrival time                         -27.677    
  -------------------------------------------------------------------
                         slack                                171.096    

Slack (MET) :             171.182ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.494ns  (logic 2.615ns (9.177%)  route 25.879ns (90.823%))
  Logic Levels:           13  (LUT5=4 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       16.568    19.342    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/A2
    SLICE_X46Y79         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.466 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/SP.HIGH/O
                         net (fo=1, routed)           0.000    19.466    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/SPO1
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    19.713 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/F7.SP/O
                         net (fo=1, routed)           0.935    20.648    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.298    20.946 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.946    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_5_n_0
    SLICE_X47Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    21.158 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.158    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X47Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    21.252 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           1.025    22.277    openmips0/ex_mem0/spo[21]
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.316    22.593 r  openmips0/ex_mem0/wb_wdata[21]_i_7/O
                         net (fo=1, routed)           0.665    23.258    openmips0/ex_mem0/wb_wdata[21]_i_7_n_8
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    23.382 r  openmips0/ex_mem0/wb_wdata[21]_i_6/O
                         net (fo=5, routed)           0.953    24.335    openmips0/ex_mem0/wb_wdata[21]_i_6_n_8
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.124    24.459 f  openmips0/ex_mem0/wb_wdata[29]_i_5/O
                         net (fo=2, routed)           0.414    24.873    openmips0/ex_mem0/wb_wdata[29]_i_5_n_8
    SLICE_X47Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.997 f  openmips0/ex_mem0/wb_wdata[29]_i_3/O
                         net (fo=1, routed)           0.515    25.512    openmips0/ex_mem0/wb_wdata[29]_i_3_n_8
    SLICE_X44Y64         LUT5 (Prop_lut5_I3_O)        0.124    25.636 r  openmips0/ex_mem0/wb_wdata[29]_i_2/O
                         net (fo=1, routed)           1.136    26.772    openmips0/ex_mem0/wb_wdata[29]_i_2_n_8
    SLICE_X44Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.896 r  openmips0/ex_mem0/wb_wdata[29]_i_1/O
                         net (fo=3, routed)           0.681    27.577    openmips0/mem_wb0/wb_wdata_reg[29]_0
    SLICE_X45Y59         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.513   198.493    openmips0/mem_wb0/clk_10m
    SLICE_X45Y59         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[29]/C
                         clock pessimism              0.487   198.980    
                         clock uncertainty           -0.140   198.841    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.081   198.760    openmips0/mem_wb0/wb_wdata_reg[29]
  -------------------------------------------------------------------
                         required time                        198.760    
                         arrival time                         -27.577    
  -------------------------------------------------------------------
                         slack                                171.182    

Slack (MET) :             171.477ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.292ns  (logic 2.615ns (9.243%)  route 25.677ns (90.757%))
  Logic Levels:           13  (LUT5=3 LUT6=6 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 198.483 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       16.568    19.342    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/A2
    SLICE_X46Y79         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.466 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/SP.HIGH/O
                         net (fo=1, routed)           0.000    19.466    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/SPO1
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    19.713 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/F7.SP/O
                         net (fo=1, routed)           0.935    20.648    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.298    20.946 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.946    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_5_n_0
    SLICE_X47Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    21.158 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.158    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X47Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    21.252 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           1.025    22.277    openmips0/ex_mem0/spo[21]
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.316    22.593 r  openmips0/ex_mem0/wb_wdata[21]_i_7/O
                         net (fo=1, routed)           0.665    23.258    openmips0/ex_mem0/wb_wdata[21]_i_7_n_8
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    23.382 r  openmips0/ex_mem0/wb_wdata[21]_i_6/O
                         net (fo=5, routed)           1.262    24.644    openmips0/ex_mem0/wb_wdata[21]_i_6_n_8
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.768 f  openmips0/ex_mem0/wb_wdata[13]_i_5/O
                         net (fo=1, routed)           0.444    25.212    openmips0/ex_mem0/wb_wdata[13]_i_5_n_8
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124    25.336 f  openmips0/ex_mem0/wb_wdata[13]_i_3/O
                         net (fo=1, routed)           0.463    25.799    openmips0/ex_mem0/wb_wdata[13]_i_3_n_8
    SLICE_X52Y70         LUT5 (Prop_lut5_I2_O)        0.124    25.923 r  openmips0/ex_mem0/wb_wdata[13]_i_2/O
                         net (fo=1, routed)           0.845    26.768    openmips0/ex_mem0/wb_wdata[13]_i_2_n_8
    SLICE_X53Y57         LUT6 (Prop_lut6_I1_O)        0.124    26.892 r  openmips0/ex_mem0/wb_wdata[13]_i_1/O
                         net (fo=3, routed)           0.483    27.375    openmips0/mem_wb0/wb_wdata_reg[13]_0
    SLICE_X55Y57         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.503   198.483    openmips0/mem_wb0/clk_10m
    SLICE_X55Y57         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[13]/C
                         clock pessimism              0.576   199.059    
                         clock uncertainty           -0.140   198.920    
    SLICE_X55Y57         FDRE (Setup_fdre_C_D)       -0.067   198.853    openmips0/mem_wb0/wb_wdata_reg[13]
  -------------------------------------------------------------------
                         required time                        198.853    
                         arrival time                         -27.375    
  -------------------------------------------------------------------
                         slack                                171.477    

Slack (MET) :             171.868ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        27.807ns  (logic 2.687ns (9.663%)  route 25.120ns (90.337%))
  Logic Levels:           12  (LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       16.568    19.342    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/A2
    SLICE_X46Y79         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.466 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/SP.HIGH/O
                         net (fo=1, routed)           0.000    19.466    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/SPO1
    SLICE_X46Y79         MUXF7 (Prop_muxf7_I1_O)      0.247    19.713 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21/F7.SP/O
                         net (fo=1, routed)           0.935    20.648    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_21_21_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.298    20.946 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.946    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_5_n_0
    SLICE_X47Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    21.158 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.158    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X47Y82         MUXF8 (Prop_muxf8_I1_O)      0.094    21.252 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           1.025    22.277    openmips0/ex_mem0/spo[21]
    SLICE_X39Y70         LUT6 (Prop_lut6_I4_O)        0.316    22.593 r  openmips0/ex_mem0/wb_wdata[21]_i_7/O
                         net (fo=1, routed)           0.665    23.258    openmips0/ex_mem0/wb_wdata[21]_i_7_n_8
    SLICE_X39Y70         LUT5 (Prop_lut5_I4_O)        0.124    23.382 r  openmips0/ex_mem0/wb_wdata[21]_i_6/O
                         net (fo=5, routed)           1.029    24.411    openmips0/ex_mem0/wb_wdata[21]_i_6_n_8
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.118    24.529 f  openmips0/ex_mem0/wb_wdata[5]_i_4/O
                         net (fo=2, routed)           0.577    25.106    openmips0/ex_mem0/wb_wdata[5]_i_4_n_8
    SLICE_X47Y69         LUT6 (Prop_lut6_I3_O)        0.326    25.432 r  openmips0/ex_mem0/wb_wdata[5]_i_2/O
                         net (fo=1, routed)           0.655    26.087    openmips0/ex_mem0/wb_wdata[5]_i_2_n_8
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    26.211 r  openmips0/ex_mem0/wb_wdata[5]_i_1/O
                         net (fo=3, routed)           0.680    26.891    openmips0/mem_wb0/mem_wdata_o[5]
    SLICE_X49Y57         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.512   198.492    openmips0/mem_wb0/clk_10m
    SLICE_X49Y57         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[5]/C
                         clock pessimism              0.487   198.979    
                         clock uncertainty           -0.140   198.840    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)       -0.081   198.759    openmips0/mem_wb0/wb_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        198.759    
                         arrival time                         -26.891    
  -------------------------------------------------------------------
                         slack                                171.868    

Slack (MET) :             172.187ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        27.503ns  (logic 2.645ns (9.617%)  route 24.858ns (90.383%))
  Logic Levels:           13  (LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 198.493 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       14.343    17.117    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/A2
    SLICE_X50Y113        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.241 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000    17.241    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/SPO0
    SLICE_X50Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    17.482 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/F7.SP/O
                         net (fo=1, routed)           1.395    18.877    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26_n_1
    SLICE_X49Y98         LUT6 (Prop_lut6_I1_O)        0.298    19.175 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    19.175    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_3_n_0
    SLICE_X49Y98         MUXF7 (Prop_muxf7_I0_O)      0.238    19.413 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.413    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X49Y98         MUXF8 (Prop_muxf8_I0_O)      0.104    19.517 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           1.565    21.082    openmips0/ex_mem0/spo[26]
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.316    21.398 r  openmips0/ex_mem0/wb_wdata[26]_i_7/O
                         net (fo=1, routed)           0.787    22.186    openmips0/ex_mem0/wb_wdata[26]_i_7_n_8
    SLICE_X49Y69         LUT5 (Prop_lut5_I4_O)        0.124    22.310 r  openmips0/ex_mem0/wb_wdata[26]_i_6/O
                         net (fo=6, routed)           1.177    23.486    openmips0/ex_mem0/wb_wdata[26]_i_6_n_8
    SLICE_X53Y63         LUT4 (Prop_lut4_I1_O)        0.124    23.610 f  openmips0/ex_mem0/wb_wdata[10]_i_8/O
                         net (fo=2, routed)           0.646    24.256    openmips0/ex_mem0/wb_wdata[10]_i_8_n_8
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124    24.380 f  openmips0/ex_mem0/wb_wdata[10]_i_3/O
                         net (fo=1, routed)           0.622    25.002    openmips0/ex_mem0/wb_wdata[10]_i_3_n_8
    SLICE_X53Y64         LUT5 (Prop_lut5_I2_O)        0.124    25.126 r  openmips0/ex_mem0/wb_wdata[10]_i_2/O
                         net (fo=1, routed)           0.631    25.757    openmips0/ex_mem0/wb_wdata[10]_i_2_n_8
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    25.881 r  openmips0/ex_mem0/wb_wdata[10]_i_1/O
                         net (fo=3, routed)           0.705    26.586    openmips0/mem_wb0/wb_wdata_reg[10]_0
    SLICE_X49Y56         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.513   198.493    openmips0/mem_wb0/clk_10m
    SLICE_X49Y56         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[10]/C
                         clock pessimism              0.487   198.980    
                         clock uncertainty           -0.140   198.841    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)       -0.067   198.774    openmips0/mem_wb0/wb_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                        198.774    
                         arrival time                         -26.586    
  -------------------------------------------------------------------
                         slack                                172.187    

Slack (MET) :             172.405ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        27.345ns  (logic 2.645ns (9.673%)  route 24.700ns (90.327%))
  Logic Levels:           13  (LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       14.343    17.117    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/A2
    SLICE_X50Y113        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.241 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000    17.241    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/SPO0
    SLICE_X50Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    17.482 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/F7.SP/O
                         net (fo=1, routed)           1.395    18.877    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26_n_1
    SLICE_X49Y98         LUT6 (Prop_lut6_I1_O)        0.298    19.175 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    19.175    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_3_n_0
    SLICE_X49Y98         MUXF7 (Prop_muxf7_I0_O)      0.238    19.413 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.413    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X49Y98         MUXF8 (Prop_muxf8_I0_O)      0.104    19.517 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           1.565    21.082    openmips0/ex_mem0/spo[26]
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.316    21.398 r  openmips0/ex_mem0/wb_wdata[26]_i_7/O
                         net (fo=1, routed)           0.787    22.186    openmips0/ex_mem0/wb_wdata[26]_i_7_n_8
    SLICE_X49Y69         LUT5 (Prop_lut5_I4_O)        0.124    22.310 r  openmips0/ex_mem0/wb_wdata[26]_i_6/O
                         net (fo=6, routed)           1.176    23.485    openmips0/ex_mem0/wb_wdata[26]_i_6_n_8
    SLICE_X53Y63         LUT6 (Prop_lut6_I1_O)        0.124    23.609 f  openmips0/ex_mem0/wb_wdata[26]_i_5/O
                         net (fo=2, routed)           0.808    24.418    openmips0/ex_mem0/wb_wdata[26]_i_5_n_8
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.124    24.542 f  openmips0/ex_mem0/wb_wdata[2]_i_5/O
                         net (fo=1, routed)           0.563    25.105    openmips0/ex_mem0/wb_wdata[2]_i_5_n_8
    SLICE_X53Y64         LUT6 (Prop_lut6_I5_O)        0.124    25.229 r  openmips0/ex_mem0/wb_wdata[2]_i_2/O
                         net (fo=1, routed)           0.500    25.729    openmips0/ex_mem0/wb_wdata[2]_i_2_n_8
    SLICE_X53Y56         LUT6 (Prop_lut6_I2_O)        0.124    25.853 r  openmips0/ex_mem0/wb_wdata[2]_i_1/O
                         net (fo=3, routed)           0.575    26.428    openmips0/mem_wb0/mem_wdata_o[2]
    SLICE_X57Y54         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.505   198.485    openmips0/mem_wb0/clk_10m
    SLICE_X57Y54         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[2]/C
                         clock pessimism              0.559   199.044    
                         clock uncertainty           -0.140   198.905    
    SLICE_X57Y54         FDRE (Setup_fdre_C_D)       -0.071   198.834    openmips0/mem_wb0/wb_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                         -26.428    
  -------------------------------------------------------------------
                         slack                                172.405    

Slack (MET) :             172.498ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        27.283ns  (logic 2.961ns (10.853%)  route 24.322ns (89.147%))
  Logic Levels:           14  (LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 198.488 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       14.655    17.429    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17/A2
    SLICE_X46Y110        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.553 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    17.553    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17/SPO0
    SLICE_X46Y110        MUXF7 (Prop_muxf7_I0_O)      0.241    17.794 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17/F7.SP/O
                         net (fo=1, routed)           0.801    18.595    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17_n_1
    SLICE_X47Y109        LUT6 (Prop_lut6_I0_O)        0.298    18.893 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    18.893    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0_i_5_n_0
    SLICE_X47Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    19.105 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.105    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X47Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    19.199 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=1, routed)           2.179    21.378    openmips0/ex_mem0/spo[17]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.316    21.694 r  openmips0/ex_mem0/reg1_o_reg[17]_i_11/O
                         net (fo=1, routed)           0.404    22.098    openmips0/ex_mem0/reg1_o_reg[17]_i_11_n_8
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.124    22.222 r  openmips0/ex_mem0/reg1_o_reg[17]_i_8/O
                         net (fo=5, routed)           0.751    22.973    openmips0/ex_mem0/reg1_o_reg[17]_i_8_n_8
    SLICE_X49Y69         LUT4 (Prop_lut4_I1_O)        0.150    23.123 f  openmips0/ex_mem0/wb_wdata[1]_i_4/O
                         net (fo=2, routed)           0.455    23.578    openmips0/ex_mem0/wb_wdata[1]_i_4_n_8
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.326    23.904 f  openmips0/ex_mem0/reg1_o_reg[17]_i_9/O
                         net (fo=2, routed)           0.634    24.538    openmips0/ex_mem0/reg1_o_reg[17]_i_9_n_8
    SLICE_X53Y69         LUT6 (Prop_lut6_I0_O)        0.124    24.662 f  openmips0/ex_mem0/wb_wdata[17]_i_3/O
                         net (fo=1, routed)           0.629    25.291    openmips0/ex_mem0/wb_wdata[17]_i_3_n_8
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.124    25.415 r  openmips0/ex_mem0/wb_wdata[17]_i_2/O
                         net (fo=1, routed)           0.828    26.243    openmips0/ex_mem0/wb_wdata[17]_i_2_n_8
    SLICE_X51Y61         LUT5 (Prop_lut5_I0_O)        0.124    26.367 r  openmips0/ex_mem0/wb_wdata[17]_i_1/O
                         net (fo=1, routed)           0.000    26.367    openmips0/mem_wb0/wb_wdata_reg[17]_0
    SLICE_X51Y61         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.508   198.488    openmips0/mem_wb0/clk_10m
    SLICE_X51Y61         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[17]/C
                         clock pessimism              0.487   198.975    
                         clock uncertainty           -0.140   198.836    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.029   198.865    openmips0/mem_wb0/wb_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                        198.865    
                         arrival time                         -26.367    
  -------------------------------------------------------------------
                         slack                                172.498    

Slack (MET) :             172.604ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        27.185ns  (logic 2.888ns (10.624%)  route 24.297ns (89.376%))
  Logic Levels:           13  (LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 198.495 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       14.671    17.445    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_6_6/A2
    SLICE_X46Y98         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.569 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_6_6/SP.LOW/O
                         net (fo=1, routed)           0.000    17.569    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_6_6/SPO0
    SLICE_X46Y98         MUXF7 (Prop_muxf7_I0_O)      0.241    17.810 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_6_6/F7.SP/O
                         net (fo=1, routed)           0.629    18.439    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_6_6_n_1
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.298    18.737 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    18.737    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X36Y98         MUXF7 (Prop_muxf7_I1_O)      0.245    18.982 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    18.982    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X36Y98         MUXF8 (Prop_muxf8_I0_O)      0.104    19.086 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           1.022    20.108    openmips0/ex_mem0/spo[6]
    SLICE_X36Y90         LUT6 (Prop_lut6_I4_O)        0.316    20.424 r  openmips0/ex_mem0/wb_wdata[6]_i_8/O
                         net (fo=1, routed)           0.937    21.361    openmips0/ex_mem0/wb_wdata[6]_i_8_n_8
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.124    21.485 r  openmips0/ex_mem0/wb_wdata[6]_i_7/O
                         net (fo=4, routed)           1.482    22.967    openmips0/ex_mem0/wb_wdata[6]_i_7_n_8
    SLICE_X53Y66         LUT4 (Prop_lut4_I3_O)        0.152    23.119 f  openmips0/ex_mem0/wb_wdata[6]_i_5/O
                         net (fo=2, routed)           1.015    24.134    openmips0/ex_mem0/wb_wdata[6]_i_5_n_8
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.332    24.466 f  openmips0/ex_mem0/wb_wdata[22]_i_3/O
                         net (fo=1, routed)           0.799    25.265    openmips0/ex_mem0/wb_wdata[22]_i_3_n_8
    SLICE_X47Y63         LUT5 (Prop_lut5_I3_O)        0.124    25.389 r  openmips0/ex_mem0/wb_wdata[22]_i_2/O
                         net (fo=1, routed)           0.755    26.144    openmips0/ex_mem0/wb_wdata[22]_i_2_n_8
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    26.268 r  openmips0/ex_mem0/wb_wdata[22]_i_1/O
                         net (fo=3, routed)           0.000    26.268    openmips0/mem_wb0/wb_wdata_reg[22]_0
    SLICE_X45Y56         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.515   198.495    openmips0/mem_wb0/clk_10m
    SLICE_X45Y56         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[22]/C
                         clock pessimism              0.487   198.982    
                         clock uncertainty           -0.140   198.843    
    SLICE_X45Y56         FDRE (Setup_fdre_C_D)        0.029   198.872    openmips0/mem_wb0/wb_wdata_reg[22]
  -------------------------------------------------------------------
                         required time                        198.872    
                         arrival time                         -26.268    
  -------------------------------------------------------------------
                         slack                                172.604    

Slack (MET) :             172.807ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        26.965ns  (logic 2.609ns (9.676%)  route 24.356ns (90.324%))
  Logic Levels:           13  (LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       14.655    17.429    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17/A2
    SLICE_X46Y110        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.553 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    17.553    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17/SPO0
    SLICE_X46Y110        MUXF7 (Prop_muxf7_I0_O)      0.241    17.794 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17/F7.SP/O
                         net (fo=1, routed)           0.801    18.595    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_17_17_n_1
    SLICE_X47Y109        LUT6 (Prop_lut6_I0_O)        0.298    18.893 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    18.893    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0_i_5_n_0
    SLICE_X47Y109        MUXF7 (Prop_muxf7_I0_O)      0.212    19.105 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    19.105    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X47Y109        MUXF8 (Prop_muxf8_I1_O)      0.094    19.199 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=1, routed)           2.179    21.378    openmips0/ex_mem0/spo[17]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.316    21.694 r  openmips0/ex_mem0/reg1_o_reg[17]_i_11/O
                         net (fo=1, routed)           0.404    22.098    openmips0/ex_mem0/reg1_o_reg[17]_i_11_n_8
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.124    22.222 r  openmips0/ex_mem0/reg1_o_reg[17]_i_8/O
                         net (fo=5, routed)           1.004    23.225    openmips0/ex_mem0/reg1_o_reg[17]_i_8_n_8
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.124    23.349 f  openmips0/ex_mem0/wb_wdata[25]_i_5/O
                         net (fo=2, routed)           0.308    23.657    openmips0/ex_mem0/wb_wdata[25]_i_5_n_8
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124    23.781 f  openmips0/ex_mem0/wb_wdata[1]_i_5/O
                         net (fo=1, routed)           0.648    24.430    openmips0/ex_mem0/wb_wdata[1]_i_5_n_8
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    24.554 r  openmips0/ex_mem0/wb_wdata[1]_i_2/O
                         net (fo=1, routed)           1.155    25.709    openmips0/ex_mem0/wb_wdata[1]_i_2_n_8
    SLICE_X53Y52         LUT6 (Prop_lut6_I2_O)        0.124    25.833 r  openmips0/ex_mem0/wb_wdata[1]_i_1/O
                         net (fo=3, routed)           0.216    26.048    openmips0/mem_wb0/mem_wdata_o[1]
    SLICE_X52Y52         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.505   198.485    openmips0/mem_wb0/clk_10m
    SLICE_X52Y52         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[1]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.140   198.922    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)       -0.067   198.855    openmips0/mem_wb0/wb_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        198.855    
                         arrival time                         -26.048    
  -------------------------------------------------------------------
                         slack                                172.807    

Slack (MET) :             172.820ns  (required time - arrival time)
  Source:                 openmips0/ex_mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_10m_clk_wiz_1 rise@200.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        26.855ns  (logic 2.875ns (10.706%)  route 23.980ns (89.294%))
  Logic Levels:           13  (LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 198.491 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.623    -0.917    openmips0/ex_mem0/clk_10m
    SLICE_X53Y59         FDRE                                         r  openmips0/ex_mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.461 f  openmips0/ex_mem0/mem_aluop_reg[4]/Q
                         net (fo=101, routed)         2.118     1.657    openmips0/ex_mem0/mem_aluop_i[4]
    SLICE_X40Y65         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  openmips0/ex_mem0/U_imem_ram_i_14/O
                         net (fo=45, routed)          0.869     2.650    openmips0/ex_mem0/U_imem_ram_i_14_n_8
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.124     2.774 r  openmips0/ex_mem0/U_imem_ram_i_9/O
                         net (fo=3202, routed)       14.343    17.117    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/A2
    SLICE_X50Y113        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    17.241 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000    17.241    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/SPO0
    SLICE_X50Y113        MUXF7 (Prop_muxf7_I0_O)      0.241    17.482 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26/F7.SP/O
                         net (fo=1, routed)           1.395    18.877    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_26_26_n_1
    SLICE_X49Y98         LUT6 (Prop_lut6_I1_O)        0.298    19.175 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    19.175    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_3_n_0
    SLICE_X49Y98         MUXF7 (Prop_muxf7_I0_O)      0.238    19.413 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.413    U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0_i_1_n_0
    SLICE_X49Y98         MUXF8 (Prop_muxf8_I0_O)      0.104    19.517 r  U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           1.565    21.082    openmips0/ex_mem0/spo[26]
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.316    21.398 r  openmips0/ex_mem0/wb_wdata[26]_i_7/O
                         net (fo=1, routed)           0.787    22.186    openmips0/ex_mem0/wb_wdata[26]_i_7_n_8
    SLICE_X49Y69         LUT5 (Prop_lut5_I4_O)        0.124    22.310 r  openmips0/ex_mem0/wb_wdata[26]_i_6/O
                         net (fo=6, routed)           1.177    23.486    openmips0/ex_mem0/wb_wdata[26]_i_6_n_8
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.152    23.638 f  openmips0/ex_mem0/wb_wdata[26]_i_4/O
                         net (fo=1, routed)           0.433    24.072    openmips0/ex_mem0/wb_wdata[26]_i_4_n_8
    SLICE_X53Y63         LUT5 (Prop_lut5_I0_O)        0.326    24.398 f  openmips0/ex_mem0/wb_wdata[26]_i_3/O
                         net (fo=1, routed)           0.292    24.690    openmips0/ex_mem0/wb_wdata[26]_i_3_n_8
    SLICE_X53Y62         LUT5 (Prop_lut5_I3_O)        0.124    24.814 r  openmips0/ex_mem0/wb_wdata[26]_i_2/O
                         net (fo=1, routed)           0.651    25.465    openmips0/ex_mem0/wb_wdata[26]_i_2_n_8
    SLICE_X44Y60         LUT6 (Prop_lut6_I1_O)        0.124    25.589 r  openmips0/ex_mem0/wb_wdata[26]_i_1/O
                         net (fo=3, routed)           0.349    25.938    openmips0/mem_wb0/wb_wdata_reg[26]_0
    SLICE_X47Y60         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   195.249 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   196.888    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        1.511   198.491    openmips0/mem_wb0/clk_10m
    SLICE_X47Y60         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[26]/C
                         clock pessimism              0.487   198.978    
                         clock uncertainty           -0.140   198.839    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)       -0.081   198.758    openmips0/mem_wb0/wb_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                        198.758    
                         arrival time                         -25.938    
  -------------------------------------------------------------------
                         slack                                172.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 openmips0/ex_mem0/mem_cp0_reg_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/mem_wb0/wb_cp0_reg_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.917%)  route 0.110ns (40.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.633    -0.531    openmips0/ex_mem0/clk_10m
    SLICE_X58Y49         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  openmips0/ex_mem0/mem_cp0_reg_data_reg[23]/Q
                         net (fo=2, routed)           0.110    -0.257    openmips0/mem_wb0/mem_cp0_reg_data_i[23]
    SLICE_X60Y50         FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.838    -0.835    openmips0/mem_wb0/clk_10m
    SLICE_X60Y50         FDRE                                         r  openmips0/mem_wb0/wb_cp0_reg_data_reg[23]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.052    -0.279    openmips0/mem_wb0/wb_cp0_reg_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 openmips0/div0/dividend_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/div0/result_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.543%)  route 0.149ns (44.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.638    -0.526    openmips0/div0/clk_10m
    SLICE_X37Y49         FDRE                                         r  openmips0/div0/dividend_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  openmips0/div0/dividend_reg[28]/Q
                         net (fo=3, routed)           0.149    -0.236    openmips0/div0/dividend_reg_n_8_[28]
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.045    -0.191 r  openmips0/div0/result_o[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    openmips0/div0/result_o0_in[28]
    SLICE_X35Y50         FDRE                                         r  openmips0/div0/result_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.842    -0.831    openmips0/div0/clk_10m
    SLICE_X35Y50         FDRE                                         r  openmips0/div0/result_o_reg[28]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091    -0.236    openmips0/div0/result_o_reg[28]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/ex_mem0/mem_cp0_reg_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.654%)  route 0.332ns (61.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.565    -0.599    openmips0/id_ex0/clk_10m
    SLICE_X56Y53         FDRE                                         r  openmips0/id_ex0/ex_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  openmips0/id_ex0/ex_reg1_reg[11]/Q
                         net (fo=25, routed)          0.332    -0.104    openmips0/id_ex0/ex_reg1_i[11]
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.059 r  openmips0/id_ex0/mem_cp0_reg_data[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    openmips0/ex_mem0/ex_cp0_reg_data_o[11]
    SLICE_X56Y46         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.905    -0.768    openmips0/ex_mem0/clk_10m
    SLICE_X56Y46         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[11]/C
                         clock pessimism              0.504    -0.264    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.120    -0.144    openmips0/ex_mem0/mem_cp0_reg_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/regfile1/regs_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.567    -0.597    openmips0/mem_wb0/clk_10m
    SLICE_X45Y58         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  openmips0/mem_wb0/wb_wdata_reg[30]/Q
                         net (fo=4, routed)           0.127    -0.329    openmips0/regfile1/regs_reg_r2_0_31_30_31/DIA0
    SLICE_X46Y57         RAMD32                                       r  openmips0/regfile1/regs_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.836    -0.837    openmips0/regfile1/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X46Y57         RAMD32                                       r  openmips0/regfile1/regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.275    -0.562    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.415    openmips0/regfile1/regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 openmips0/id_ex0/ex_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/ex_mem0/mem_cp0_reg_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.165%)  route 0.358ns (65.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.564    -0.600    openmips0/id_ex0/clk_10m
    SLICE_X55Y54         FDRE                                         r  openmips0/id_ex0/ex_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  openmips0/id_ex0/ex_reg1_reg[14]/Q
                         net (fo=27, routed)          0.358    -0.101    openmips0/id_ex0/ex_reg1_i[14]
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.056 r  openmips0/id_ex0/mem_cp0_reg_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    openmips0/ex_mem0/ex_cp0_reg_data_o[14]
    SLICE_X56Y46         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.905    -0.768    openmips0/ex_mem0/clk_10m
    SLICE_X56Y46         FDRE                                         r  openmips0/ex_mem0/mem_cp0_reg_data_reg[14]/C
                         clock pessimism              0.504    -0.264    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.121    -0.143    openmips0/ex_mem0/mem_cp0_reg_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/regfile1/regs_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.567    -0.597    openmips0/mem_wb0/clk_10m
    SLICE_X49Y52         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  openmips0/mem_wb0/wb_wdata_reg[6]/Q
                         net (fo=4, routed)           0.111    -0.345    openmips0/regfile1/regs_reg_r1_0_31_6_11/DIA0
    SLICE_X46Y53         RAMD32                                       r  openmips0/regfile1/regs_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.837    -0.836    openmips0/regfile1/regs_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y53         RAMD32                                       r  openmips0/regfile1/regs_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.435    openmips0/regfile1/regs_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.564    -0.600    openmips0/mem_wb0/clk_10m
    SLICE_X47Y60         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  openmips0/mem_wb0/wb_wdata_reg[24]/Q
                         net (fo=4, routed)           0.132    -0.327    openmips0/regfile1/regs_reg_r1_0_31_24_29/DIA0
    SLICE_X46Y59         RAMD32                                       r  openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.836    -0.837    openmips0/regfile1/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y59         RAMD32                                       r  openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.254    -0.583    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.436    openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.979%)  route 0.141ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.564    -0.600    openmips0/mem_wb0/clk_10m
    SLICE_X47Y60         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  openmips0/mem_wb0/wb_wdata_reg[26]/Q
                         net (fo=4, routed)           0.141    -0.318    openmips0/regfile1/regs_reg_r1_0_31_24_29/DIB0
    SLICE_X46Y59         RAMD32                                       r  openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.836    -0.837    openmips0/regfile1/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y59         RAMD32                                       r  openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.254    -0.583    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.437    openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.979%)  route 0.120ns (46.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.565    -0.599    openmips0/mem_wb0/clk_10m
    SLICE_X49Y58         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  openmips0/mem_wb0/wb_wdata_reg[25]/Q
                         net (fo=4, routed)           0.120    -0.338    openmips0/regfile1/regs_reg_r1_0_31_24_29/DIA1
    SLICE_X46Y59         RAMD32                                       r  openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.836    -0.837    openmips0/regfile1/regs_reg_r1_0_31_24_29/WCLK
    SLICE_X46Y59         RAMD32                                       r  openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.254    -0.583    
    SLICE_X46Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.463    openmips0/regfile1/regs_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 openmips0/mem_wb0/wb_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            openmips0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_10m_clk_wiz_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_10m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_1 rise@0.000ns - clk_10m_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.360%)  route 0.123ns (46.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.566    -0.598    openmips0/mem_wb0/clk_10m
    SLICE_X49Y56         FDRE                                         r  openmips0/mem_wb0/wb_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  openmips0/mem_wb0/wb_wdata_reg[19]/Q
                         net (fo=4, routed)           0.123    -0.334    openmips0/regfile1/regs_reg_r2_0_31_18_23/DIA1
    SLICE_X46Y56         RAMD32                                       r  openmips0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_div/inst/clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_clk_div/inst/clk_board_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    U_clk_div/inst/clk_10m_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_clk_div/inst/clkout2_buf/O
                         net (fo=3875, routed)        0.837    -0.836    openmips0/regfile1/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y56         RAMD32                                       r  openmips0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.582    
    SLICE_X46Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.462    openmips0/regfile1/regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10m_clk_wiz_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U_clk_div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U_clk_div/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X41Y68     SD_soft0/SD_clk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X47Y72     SD_soft0/SD_cs_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X51Y75     SD_soft0/SD_datain_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X31Y45     openmips0/mem_wb0/wb_lo_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X21Y46     openmips0/mem_wb0/wb_lo_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X21Y48     openmips0/mem_wb0/wb_lo_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y49     openmips0/mem_wb0/wb_lo_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X16Y47     openmips0/mem_wb0/wb_lo_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y63     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_29_29/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y63     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_29_29/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y63     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_29_29/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X56Y63     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_29_29/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X66Y87     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_7_7/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X66Y87     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_7_7/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X66Y87     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_7_7/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X66Y87     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_7_7/SP.LOW/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y54     openmips0/regfile1/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X50Y54     openmips0/regfile1/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X50Y51     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_28_28/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X50Y51     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_28_28/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X50Y51     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_28_28/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X50Y51     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_28_28/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X46Y95     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_26_26/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X46Y95     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_26_26/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X62Y77     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_27_27/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X62Y77     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_27_27/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X62Y77     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_27_27/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         100.000     98.750     SLICE_X62Y77     U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_27_27/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   U_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U_clk_div/inst/mmcm_adv_inst/CLKFBOUT



