
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALU.Out=>ALUOut_MEM.In                                  Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F9)
	S12= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F10)
	S13= FU.Bub_ID=>CU_ID.Bub                                   Premise(F11)
	S14= FU.Halt_ID=>CU_ID.Halt                                 Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F19)
	S22= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F25)
	S28= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F26)
	S29= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F27)
	S30= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F30)
	S33= IR_EX.Out=>FU.IR_EX                                    Premise(F31)
	S34= IR_ID.Out=>FU.IR_ID                                    Premise(F32)
	S35= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F33)
	S36= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F34)
	S37= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F35)
	S38= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F36)
	S39= ALU.Out=>FU.InEX                                       Premise(F37)
	S40= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F38)
	S41= GPR.Rdata1=>FU.InID1                                   Premise(F39)
	S42= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F40)
	S43= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F41)
	S44= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F42)
	S45= IR_ID.Out25_21=>GPR.RReg1                              Premise(F43)
	S46= IR_WB.Out20_16=>GPR.WReg                               Premise(F44)
	S47= IMMU.Addr=>IAddrReg.In                                 Premise(F45)
	S48= PC.Out=>ICache.IEA                                     Premise(F46)
	S49= ICache.IEA=addr                                        Path(S4,S48)
	S50= ICache.Hit=ICacheHit(addr)                             ICache-Search(S49)
	S51= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S50,S19)
	S52= FU.ICacheHit=ICacheHit(addr)                           Path(S50,S31)
	S53= PC.Out=>ICache.IEA                                     Premise(F47)
	S54= IMem.MEM8WordOut=>ICache.WData                         Premise(F48)
	S55= ICache.Out=>ICacheReg.In                               Premise(F49)
	S56= PC.Out=>IMMU.IEA                                       Premise(F50)
	S57= IMMU.IEA=addr                                          Path(S4,S56)
	S58= CP0.ASID=>IMMU.PID                                     Premise(F51)
	S59= IMMU.PID=pid                                           Path(S3,S58)
	S60= IMMU.Addr={pid,addr}                                   IMMU-Search(S59,S57)
	S61= IAddrReg.In={pid,addr}                                 Path(S60,S47)
	S62= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S59,S57)
	S63= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S62,S20)
	S64= IAddrReg.Out=>IMem.RAddr                               Premise(F52)
	S65= ICacheReg.Out=>IRMux.CacheData                         Premise(F53)
	S66= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F54)
	S67= IMem.Out=>IRMux.MemData                                Premise(F55)
	S68= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F56)
	S69= IR_ID.Out=>IR_EX.In                                    Premise(F57)
	S70= ICache.Out=>IR_ID.In                                   Premise(F58)
	S71= IRMux.Out=>IR_ID.In                                    Premise(F59)
	S72= ICache.Out=>IR_IMMU.In                                 Premise(F60)
	S73= IR_EX.Out=>IR_MEM.In                                   Premise(F61)
	S74= IR_DMMU2.Out=>IR_WB.In                                 Premise(F62)
	S75= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F63)
	S76= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F64)
	S77= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F65)
	S78= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F66)
	S79= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F67)
	S80= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F68)
	S81= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F69)
	S82= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F70)
	S83= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F71)
	S84= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F72)
	S85= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F73)
	S86= IR_EX.Out31_26=>CU_EX.Op                               Premise(F74)
	S87= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F75)
	S88= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F76)
	S89= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F77)
	S90= IR_ID.Out31_26=>CU_ID.Op                               Premise(F78)
	S91= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F79)
	S92= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F80)
	S93= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F81)
	S94= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F82)
	S95= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F83)
	S96= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F84)
	S97= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F85)
	S98= IR_WB.Out31_26=>CU_WB.Op                               Premise(F86)
	S99= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F87)
	S100= CtrlA_EX=0                                            Premise(F88)
	S101= CtrlB_EX=0                                            Premise(F89)
	S102= CtrlALUOut_MEM=0                                      Premise(F90)
	S103= CtrlALUOut_DMMU1=0                                    Premise(F91)
	S104= CtrlALUOut_DMMU2=0                                    Premise(F92)
	S105= CtrlALUOut_WB=0                                       Premise(F93)
	S106= CtrlA_MEM=0                                           Premise(F94)
	S107= CtrlA_WB=0                                            Premise(F95)
	S108= CtrlB_MEM=0                                           Premise(F96)
	S109= CtrlB_WB=0                                            Premise(F97)
	S110= CtrlICache=0                                          Premise(F98)
	S111= CtrlIMMU=0                                            Premise(F99)
	S112= CtrlIR_DMMU1=0                                        Premise(F100)
	S113= CtrlIR_DMMU2=0                                        Premise(F101)
	S114= CtrlIR_EX=0                                           Premise(F102)
	S115= CtrlIR_ID=0                                           Premise(F103)
	S116= CtrlIR_IMMU=1                                         Premise(F104)
	S117= CtrlIR_MEM=0                                          Premise(F105)
	S118= CtrlIR_WB=0                                           Premise(F106)
	S119= CtrlGPR=0                                             Premise(F107)
	S120= CtrlIAddrReg=1                                        Premise(F108)
	S121= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S61,S120)
	S122= CtrlPC=0                                              Premise(F109)
	S123= CtrlPCInc=0                                           Premise(F110)
	S124= PC[Out]=addr                                          PC-Hold(S1,S122,S123)
	S125= CtrlIMem=0                                            Premise(F111)
	S126= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S125)
	S127= CtrlICacheReg=1                                       Premise(F112)
	S128= CtrlASIDIn=0                                          Premise(F113)
	S129= CtrlCP0=0                                             Premise(F114)
	S130= CP0[ASID]=pid                                         CP0-Hold(S0,S129)
	S131= CtrlEPCIn=0                                           Premise(F115)
	S132= CtrlExCodeIn=0                                        Premise(F116)
	S133= CtrlIRMux=0                                           Premise(F117)
	S134= GPR[rS]=a                                             Premise(F118)

IMMU	S135= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S121)
	S136= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S121)
	S137= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S121)
	S138= PC.Out=addr                                           PC-Out(S124)
	S139= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S140= A_EX.Out=>ALU.A                                       Premise(F119)
	S141= B_EX.Out=>ALU.B                                       Premise(F120)
	S142= ALU.Out=>ALUOut_MEM.In                                Premise(F121)
	S143= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F122)
	S144= FU.OutID1=>A_EX.In                                    Premise(F123)
	S145= LIMMEXT.Out=>B_EX.In                                  Premise(F124)
	S146= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F125)
	S147= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F126)
	S148= FU.Bub_ID=>CU_ID.Bub                                  Premise(F127)
	S149= FU.Halt_ID=>CU_ID.Halt                                Premise(F128)
	S150= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F129)
	S151= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F130)
	S152= FU.Bub_IF=>CU_IF.Bub                                  Premise(F131)
	S153= FU.Halt_IF=>CU_IF.Halt                                Premise(F132)
	S154= ICache.Hit=>CU_IF.ICacheHit                           Premise(F133)
	S155= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F134)
	S156= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F135)
	S157= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F136)
	S158= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F137)
	S159= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F138)
	S160= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F139)
	S161= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F140)
	S162= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F141)
	S163= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F142)
	S164= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F143)
	S165= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F144)
	S166= ICache.Hit=>FU.ICacheHit                              Premise(F145)
	S167= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F146)
	S168= IR_EX.Out=>FU.IR_EX                                   Premise(F147)
	S169= IR_ID.Out=>FU.IR_ID                                   Premise(F148)
	S170= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F149)
	S171= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F150)
	S172= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F151)
	S173= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F152)
	S174= ALU.Out=>FU.InEX                                      Premise(F153)
	S175= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F154)
	S176= GPR.Rdata1=>FU.InID1                                  Premise(F155)
	S177= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F156)
	S178= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F157)
	S179= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F158)
	S180= IR_ID.Out25_21=>GPR.RReg1                             Premise(F159)
	S181= IR_WB.Out20_16=>GPR.WReg                              Premise(F160)
	S182= IMMU.Addr=>IAddrReg.In                                Premise(F161)
	S183= PC.Out=>ICache.IEA                                    Premise(F162)
	S184= ICache.IEA=addr                                       Path(S138,S183)
	S185= ICache.Hit=ICacheHit(addr)                            ICache-Search(S184)
	S186= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S185,S154)
	S187= FU.ICacheHit=ICacheHit(addr)                          Path(S185,S166)
	S188= PC.Out=>ICache.IEA                                    Premise(F163)
	S189= IMem.MEM8WordOut=>ICache.WData                        Premise(F164)
	S190= ICache.Out=>ICacheReg.In                              Premise(F165)
	S191= PC.Out=>IMMU.IEA                                      Premise(F166)
	S192= IMMU.IEA=addr                                         Path(S138,S191)
	S193= CP0.ASID=>IMMU.PID                                    Premise(F167)
	S194= IMMU.PID=pid                                          Path(S139,S193)
	S195= IMMU.Addr={pid,addr}                                  IMMU-Search(S194,S192)
	S196= IAddrReg.In={pid,addr}                                Path(S195,S182)
	S197= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S194,S192)
	S198= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S197,S155)
	S199= IAddrReg.Out=>IMem.RAddr                              Premise(F168)
	S200= IMem.RAddr={pid,addr}                                 Path(S135,S199)
	S201= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S200,S126)
	S202= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S200,S126)
	S203= ICache.WData=IMemGet8Word({pid,addr})                 Path(S202,S189)
	S204= ICacheReg.Out=>IRMux.CacheData                        Premise(F169)
	S205= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F170)
	S206= IMem.Out=>IRMux.MemData                               Premise(F171)
	S207= IRMux.MemData={12,rS,rD,UIMM}                         Path(S201,S206)
	S208= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S207)
	S209= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F172)
	S210= IR_ID.Out=>IR_EX.In                                   Premise(F173)
	S211= ICache.Out=>IR_ID.In                                  Premise(F174)
	S212= IRMux.Out=>IR_ID.In                                   Premise(F175)
	S213= IR_ID.In={12,rS,rD,UIMM}                              Path(S208,S212)
	S214= ICache.Out=>IR_IMMU.In                                Premise(F176)
	S215= IR_EX.Out=>IR_MEM.In                                  Premise(F177)
	S216= IR_DMMU2.Out=>IR_WB.In                                Premise(F178)
	S217= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F179)
	S218= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F180)
	S219= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F181)
	S220= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F182)
	S221= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F183)
	S222= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F184)
	S223= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F185)
	S224= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F186)
	S225= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F187)
	S226= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F188)
	S227= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F189)
	S228= IR_EX.Out31_26=>CU_EX.Op                              Premise(F190)
	S229= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F191)
	S230= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F192)
	S231= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F193)
	S232= IR_ID.Out31_26=>CU_ID.Op                              Premise(F194)
	S233= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F195)
	S234= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F196)
	S235= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F197)
	S236= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F198)
	S237= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F199)
	S238= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F200)
	S239= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F201)
	S240= IR_WB.Out31_26=>CU_WB.Op                              Premise(F202)
	S241= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F203)
	S242= CtrlA_EX=0                                            Premise(F204)
	S243= CtrlB_EX=0                                            Premise(F205)
	S244= CtrlALUOut_MEM=0                                      Premise(F206)
	S245= CtrlALUOut_DMMU1=0                                    Premise(F207)
	S246= CtrlALUOut_DMMU2=0                                    Premise(F208)
	S247= CtrlALUOut_WB=0                                       Premise(F209)
	S248= CtrlA_MEM=0                                           Premise(F210)
	S249= CtrlA_WB=0                                            Premise(F211)
	S250= CtrlB_MEM=0                                           Premise(F212)
	S251= CtrlB_WB=0                                            Premise(F213)
	S252= CtrlICache=1                                          Premise(F214)
	S253= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S184,S203,S252)
	S254= CtrlIMMU=0                                            Premise(F215)
	S255= CtrlIR_DMMU1=0                                        Premise(F216)
	S256= CtrlIR_DMMU2=0                                        Premise(F217)
	S257= CtrlIR_EX=0                                           Premise(F218)
	S258= CtrlIR_ID=1                                           Premise(F219)
	S259= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S213,S258)
	S260= CtrlIR_IMMU=0                                         Premise(F220)
	S261= CtrlIR_MEM=0                                          Premise(F221)
	S262= CtrlIR_WB=0                                           Premise(F222)
	S263= CtrlGPR=0                                             Premise(F223)
	S264= GPR[rS]=a                                             GPR-Hold(S134,S263)
	S265= CtrlIAddrReg=0                                        Premise(F224)
	S266= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S121,S265)
	S267= CtrlPC=0                                              Premise(F225)
	S268= CtrlPCInc=1                                           Premise(F226)
	S269= PC[Out]=addr+4                                        PC-Inc(S124,S267,S268)
	S270= PC[CIA]=addr                                          PC-Inc(S124,S267,S268)
	S271= CtrlIMem=0                                            Premise(F227)
	S272= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S126,S271)
	S273= CtrlICacheReg=0                                       Premise(F228)
	S274= CtrlASIDIn=0                                          Premise(F229)
	S275= CtrlCP0=0                                             Premise(F230)
	S276= CP0[ASID]=pid                                         CP0-Hold(S130,S275)
	S277= CtrlEPCIn=0                                           Premise(F231)
	S278= CtrlExCodeIn=0                                        Premise(F232)
	S279= CtrlIRMux=0                                           Premise(F233)

ID	S280= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S259)
	S281= IR_ID.Out31_26=12                                     IR-Out(S259)
	S282= IR_ID.Out25_21=rS                                     IR-Out(S259)
	S283= IR_ID.Out20_16=rD                                     IR-Out(S259)
	S284= IR_ID.Out15_0=UIMM                                    IR-Out(S259)
	S285= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S266)
	S286= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S266)
	S287= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S266)
	S288= PC.Out=addr+4                                         PC-Out(S269)
	S289= PC.CIA=addr                                           PC-Out(S270)
	S290= PC.CIA31_28=addr[31:28]                               PC-Out(S270)
	S291= CP0.ASID=pid                                          CP0-Read-ASID(S276)
	S292= A_EX.Out=>ALU.A                                       Premise(F234)
	S293= B_EX.Out=>ALU.B                                       Premise(F235)
	S294= ALU.Out=>ALUOut_MEM.In                                Premise(F236)
	S295= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F237)
	S296= FU.OutID1=>A_EX.In                                    Premise(F238)
	S297= LIMMEXT.Out=>B_EX.In                                  Premise(F239)
	S298= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F240)
	S299= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F241)
	S300= FU.Bub_ID=>CU_ID.Bub                                  Premise(F242)
	S301= FU.Halt_ID=>CU_ID.Halt                                Premise(F243)
	S302= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F244)
	S303= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F245)
	S304= FU.Bub_IF=>CU_IF.Bub                                  Premise(F246)
	S305= FU.Halt_IF=>CU_IF.Halt                                Premise(F247)
	S306= ICache.Hit=>CU_IF.ICacheHit                           Premise(F248)
	S307= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F249)
	S308= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F250)
	S309= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F251)
	S310= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F252)
	S311= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F253)
	S312= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F254)
	S313= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F255)
	S314= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F256)
	S315= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F257)
	S316= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F258)
	S317= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F259)
	S318= ICache.Hit=>FU.ICacheHit                              Premise(F260)
	S319= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F261)
	S320= IR_EX.Out=>FU.IR_EX                                   Premise(F262)
	S321= IR_ID.Out=>FU.IR_ID                                   Premise(F263)
	S322= FU.IR_ID={12,rS,rD,UIMM}                              Path(S280,S321)
	S323= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F264)
	S324= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F265)
	S325= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F266)
	S326= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F267)
	S327= ALU.Out=>FU.InEX                                      Premise(F268)
	S328= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F269)
	S329= GPR.Rdata1=>FU.InID1                                  Premise(F270)
	S330= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F271)
	S331= FU.InID1_RReg=rS                                      Path(S282,S330)
	S332= FU.InID2_RReg=5'b00000                                Premise(F272)
	S333= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F273)
	S334= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F274)
	S335= IR_ID.Out25_21=>GPR.RReg1                             Premise(F275)
	S336= GPR.RReg1=rS                                          Path(S282,S335)
	S337= GPR.Rdata1=a                                          GPR-Read(S336,S264)
	S338= FU.InID1=a                                            Path(S337,S329)
	S339= FU.OutID1=FU(a)                                       FU-Forward(S338)
	S340= A_EX.In=FU(a)                                         Path(S339,S296)
	S341= IR_WB.Out20_16=>GPR.WReg                              Premise(F276)
	S342= IMMU.Addr=>IAddrReg.In                                Premise(F277)
	S343= PC.Out=>ICache.IEA                                    Premise(F278)
	S344= ICache.IEA=addr+4                                     Path(S288,S343)
	S345= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S344)
	S346= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S345,S306)
	S347= FU.ICacheHit=ICacheHit(addr+4)                        Path(S345,S318)
	S348= PC.Out=>ICache.IEA                                    Premise(F279)
	S349= IMem.MEM8WordOut=>ICache.WData                        Premise(F280)
	S350= ICache.Out=>ICacheReg.In                              Premise(F281)
	S351= PC.Out=>IMMU.IEA                                      Premise(F282)
	S352= IMMU.IEA=addr+4                                       Path(S288,S351)
	S353= CP0.ASID=>IMMU.PID                                    Premise(F283)
	S354= IMMU.PID=pid                                          Path(S291,S353)
	S355= IMMU.Addr={pid,addr+4}                                IMMU-Search(S354,S352)
	S356= IAddrReg.In={pid,addr+4}                              Path(S355,S342)
	S357= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S354,S352)
	S358= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S357,S307)
	S359= IAddrReg.Out=>IMem.RAddr                              Premise(F284)
	S360= IMem.RAddr={pid,addr}                                 Path(S285,S359)
	S361= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S360,S272)
	S362= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S360,S272)
	S363= ICache.WData=IMemGet8Word({pid,addr})                 Path(S362,S349)
	S364= ICacheReg.Out=>IRMux.CacheData                        Premise(F285)
	S365= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F286)
	S366= IMem.Out=>IRMux.MemData                               Premise(F287)
	S367= IRMux.MemData={12,rS,rD,UIMM}                         Path(S361,S366)
	S368= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S367)
	S369= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F288)
	S370= IR_ID.Out=>IR_EX.In                                   Premise(F289)
	S371= IR_EX.In={12,rS,rD,UIMM}                              Path(S280,S370)
	S372= ICache.Out=>IR_ID.In                                  Premise(F290)
	S373= IRMux.Out=>IR_ID.In                                   Premise(F291)
	S374= IR_ID.In={12,rS,rD,UIMM}                              Path(S368,S373)
	S375= ICache.Out=>IR_IMMU.In                                Premise(F292)
	S376= IR_EX.Out=>IR_MEM.In                                  Premise(F293)
	S377= IR_DMMU2.Out=>IR_WB.In                                Premise(F294)
	S378= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F295)
	S379= LIMMEXT.In=UIMM                                       Path(S284,S378)
	S380= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S379)
	S381= B_EX.In={16{0},UIMM}                                  Path(S380,S297)
	S382= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F296)
	S383= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F297)
	S384= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F298)
	S385= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F299)
	S386= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F300)
	S387= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F301)
	S388= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F302)
	S389= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F303)
	S390= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F304)
	S391= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F305)
	S392= IR_EX.Out31_26=>CU_EX.Op                              Premise(F306)
	S393= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F307)
	S394= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F308)
	S395= CU_ID.IRFunc1=rD                                      Path(S283,S394)
	S396= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F309)
	S397= CU_ID.IRFunc2=rS                                      Path(S282,S396)
	S398= IR_ID.Out31_26=>CU_ID.Op                              Premise(F310)
	S399= CU_ID.Op=12                                           Path(S281,S398)
	S400= CU_ID.Func=alu_add                                    CU_ID(S399)
	S401= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F311)
	S402= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F312)
	S403= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F313)
	S404= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F314)
	S405= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F315)
	S406= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F316)
	S407= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F317)
	S408= IR_WB.Out31_26=>CU_WB.Op                              Premise(F318)
	S409= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F319)
	S410= CtrlA_EX=1                                            Premise(F320)
	S411= [A_EX]=FU(a)                                          A_EX-Write(S340,S410)
	S412= CtrlB_EX=1                                            Premise(F321)
	S413= [B_EX]={16{0},UIMM}                                   B_EX-Write(S381,S412)
	S414= CtrlALUOut_MEM=0                                      Premise(F322)
	S415= CtrlALUOut_DMMU1=0                                    Premise(F323)
	S416= CtrlALUOut_DMMU2=0                                    Premise(F324)
	S417= CtrlALUOut_WB=0                                       Premise(F325)
	S418= CtrlA_MEM=0                                           Premise(F326)
	S419= CtrlA_WB=0                                            Premise(F327)
	S420= CtrlB_MEM=0                                           Premise(F328)
	S421= CtrlB_WB=0                                            Premise(F329)
	S422= CtrlICache=0                                          Premise(F330)
	S423= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S253,S422)
	S424= CtrlIMMU=0                                            Premise(F331)
	S425= CtrlIR_DMMU1=0                                        Premise(F332)
	S426= CtrlIR_DMMU2=0                                        Premise(F333)
	S427= CtrlIR_EX=1                                           Premise(F334)
	S428= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S371,S427)
	S429= CtrlIR_ID=0                                           Premise(F335)
	S430= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S259,S429)
	S431= CtrlIR_IMMU=0                                         Premise(F336)
	S432= CtrlIR_MEM=0                                          Premise(F337)
	S433= CtrlIR_WB=0                                           Premise(F338)
	S434= CtrlGPR=0                                             Premise(F339)
	S435= GPR[rS]=a                                             GPR-Hold(S264,S434)
	S436= CtrlIAddrReg=0                                        Premise(F340)
	S437= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S266,S436)
	S438= CtrlPC=0                                              Premise(F341)
	S439= CtrlPCInc=0                                           Premise(F342)
	S440= PC[CIA]=addr                                          PC-Hold(S270,S439)
	S441= PC[Out]=addr+4                                        PC-Hold(S269,S438,S439)
	S442= CtrlIMem=0                                            Premise(F343)
	S443= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S272,S442)
	S444= CtrlICacheReg=0                                       Premise(F344)
	S445= CtrlASIDIn=0                                          Premise(F345)
	S446= CtrlCP0=0                                             Premise(F346)
	S447= CP0[ASID]=pid                                         CP0-Hold(S276,S446)
	S448= CtrlEPCIn=0                                           Premise(F347)
	S449= CtrlExCodeIn=0                                        Premise(F348)
	S450= CtrlIRMux=0                                           Premise(F349)

EX	S451= A_EX.Out=FU(a)                                        A_EX-Out(S411)
	S452= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S411)
	S453= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S411)
	S454= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S413)
	S455= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S413)
	S456= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S413)
	S457= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S428)
	S458= IR_EX.Out31_26=12                                     IR_EX-Out(S428)
	S459= IR_EX.Out25_21=rS                                     IR_EX-Out(S428)
	S460= IR_EX.Out20_16=rD                                     IR_EX-Out(S428)
	S461= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S428)
	S462= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S430)
	S463= IR_ID.Out31_26=12                                     IR-Out(S430)
	S464= IR_ID.Out25_21=rS                                     IR-Out(S430)
	S465= IR_ID.Out20_16=rD                                     IR-Out(S430)
	S466= IR_ID.Out15_0=UIMM                                    IR-Out(S430)
	S467= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S437)
	S468= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S437)
	S469= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S437)
	S470= PC.CIA=addr                                           PC-Out(S440)
	S471= PC.CIA31_28=addr[31:28]                               PC-Out(S440)
	S472= PC.Out=addr+4                                         PC-Out(S441)
	S473= CP0.ASID=pid                                          CP0-Read-ASID(S447)
	S474= A_EX.Out=>ALU.A                                       Premise(F350)
	S475= ALU.A=FU(a)                                           Path(S451,S474)
	S476= B_EX.Out=>ALU.B                                       Premise(F351)
	S477= ALU.B={16{0},UIMM}                                    Path(S454,S476)
	S478= ALU.Func=6'b000000                                    Premise(F352)
	S479= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S475,S477)
	S480= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S475,S477)
	S481= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S475,S477)
	S482= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S475,S477)
	S483= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S475,S477)
	S484= ALU.Out=>ALUOut_MEM.In                                Premise(F353)
	S485= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S479,S484)
	S486= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F354)
	S487= FU.OutID1=>A_EX.In                                    Premise(F355)
	S488= LIMMEXT.Out=>B_EX.In                                  Premise(F356)
	S489= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F357)
	S490= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F358)
	S491= FU.Bub_ID=>CU_ID.Bub                                  Premise(F359)
	S492= FU.Halt_ID=>CU_ID.Halt                                Premise(F360)
	S493= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F361)
	S494= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F362)
	S495= FU.Bub_IF=>CU_IF.Bub                                  Premise(F363)
	S496= FU.Halt_IF=>CU_IF.Halt                                Premise(F364)
	S497= ICache.Hit=>CU_IF.ICacheHit                           Premise(F365)
	S498= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F366)
	S499= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F367)
	S500= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F368)
	S501= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F369)
	S502= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F370)
	S503= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F371)
	S504= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F372)
	S505= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F373)
	S506= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F374)
	S507= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F375)
	S508= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F376)
	S509= ICache.Hit=>FU.ICacheHit                              Premise(F377)
	S510= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F378)
	S511= IR_EX.Out=>FU.IR_EX                                   Premise(F379)
	S512= FU.IR_EX={12,rS,rD,UIMM}                              Path(S457,S511)
	S513= IR_ID.Out=>FU.IR_ID                                   Premise(F380)
	S514= FU.IR_ID={12,rS,rD,UIMM}                              Path(S462,S513)
	S515= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F381)
	S516= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F382)
	S517= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F383)
	S518= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F384)
	S519= ALU.Out=>FU.InEX                                      Premise(F385)
	S520= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S479,S519)
	S521= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F386)
	S522= FU.InEX_WReg=rD                                       Path(S460,S521)
	S523= GPR.Rdata1=>FU.InID1                                  Premise(F387)
	S524= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F388)
	S525= FU.InID1_RReg=rS                                      Path(S464,S524)
	S526= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F389)
	S527= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F390)
	S528= IR_ID.Out25_21=>GPR.RReg1                             Premise(F391)
	S529= GPR.RReg1=rS                                          Path(S464,S528)
	S530= GPR.Rdata1=a                                          GPR-Read(S529,S435)
	S531= FU.InID1=a                                            Path(S530,S523)
	S532= FU.OutID1=FU(a)                                       FU-Forward(S531)
	S533= A_EX.In=FU(a)                                         Path(S532,S487)
	S534= IR_WB.Out20_16=>GPR.WReg                              Premise(F392)
	S535= IMMU.Addr=>IAddrReg.In                                Premise(F393)
	S536= PC.Out=>ICache.IEA                                    Premise(F394)
	S537= ICache.IEA=addr+4                                     Path(S472,S536)
	S538= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S537)
	S539= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S538,S497)
	S540= FU.ICacheHit=ICacheHit(addr+4)                        Path(S538,S509)
	S541= PC.Out=>ICache.IEA                                    Premise(F395)
	S542= IMem.MEM8WordOut=>ICache.WData                        Premise(F396)
	S543= ICache.Out=>ICacheReg.In                              Premise(F397)
	S544= PC.Out=>IMMU.IEA                                      Premise(F398)
	S545= IMMU.IEA=addr+4                                       Path(S472,S544)
	S546= CP0.ASID=>IMMU.PID                                    Premise(F399)
	S547= IMMU.PID=pid                                          Path(S473,S546)
	S548= IMMU.Addr={pid,addr+4}                                IMMU-Search(S547,S545)
	S549= IAddrReg.In={pid,addr+4}                              Path(S548,S535)
	S550= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S547,S545)
	S551= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S550,S498)
	S552= IAddrReg.Out=>IMem.RAddr                              Premise(F400)
	S553= IMem.RAddr={pid,addr}                                 Path(S467,S552)
	S554= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S553,S443)
	S555= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S553,S443)
	S556= ICache.WData=IMemGet8Word({pid,addr})                 Path(S555,S542)
	S557= ICacheReg.Out=>IRMux.CacheData                        Premise(F401)
	S558= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F402)
	S559= IMem.Out=>IRMux.MemData                               Premise(F403)
	S560= IRMux.MemData={12,rS,rD,UIMM}                         Path(S554,S559)
	S561= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S560)
	S562= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F404)
	S563= IR_ID.Out=>IR_EX.In                                   Premise(F405)
	S564= IR_EX.In={12,rS,rD,UIMM}                              Path(S462,S563)
	S565= ICache.Out=>IR_ID.In                                  Premise(F406)
	S566= IRMux.Out=>IR_ID.In                                   Premise(F407)
	S567= IR_ID.In={12,rS,rD,UIMM}                              Path(S561,S566)
	S568= ICache.Out=>IR_IMMU.In                                Premise(F408)
	S569= IR_EX.Out=>IR_MEM.In                                  Premise(F409)
	S570= IR_MEM.In={12,rS,rD,UIMM}                             Path(S457,S569)
	S571= IR_DMMU2.Out=>IR_WB.In                                Premise(F410)
	S572= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F411)
	S573= LIMMEXT.In=UIMM                                       Path(S466,S572)
	S574= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S573)
	S575= B_EX.In={16{0},UIMM}                                  Path(S574,S488)
	S576= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F412)
	S577= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F413)
	S578= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F414)
	S579= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F415)
	S580= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F416)
	S581= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F417)
	S582= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F418)
	S583= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F419)
	S584= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F420)
	S585= CU_EX.IRFunc1=rD                                      Path(S460,S584)
	S586= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F421)
	S587= CU_EX.IRFunc2=rS                                      Path(S459,S586)
	S588= IR_EX.Out31_26=>CU_EX.Op                              Premise(F422)
	S589= CU_EX.Op=12                                           Path(S458,S588)
	S590= CU_EX.Func=alu_add                                    CU_EX(S589)
	S591= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F423)
	S592= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F424)
	S593= CU_ID.IRFunc1=rD                                      Path(S465,S592)
	S594= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F425)
	S595= CU_ID.IRFunc2=rS                                      Path(S464,S594)
	S596= IR_ID.Out31_26=>CU_ID.Op                              Premise(F426)
	S597= CU_ID.Op=12                                           Path(S463,S596)
	S598= CU_ID.Func=alu_add                                    CU_ID(S597)
	S599= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F427)
	S600= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F428)
	S601= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F429)
	S602= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F430)
	S603= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F431)
	S604= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F432)
	S605= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F433)
	S606= IR_WB.Out31_26=>CU_WB.Op                              Premise(F434)
	S607= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F435)
	S608= CtrlA_EX=0                                            Premise(F436)
	S609= [A_EX]=FU(a)                                          A_EX-Hold(S411,S608)
	S610= CtrlB_EX=0                                            Premise(F437)
	S611= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S413,S610)
	S612= CtrlALUOut_MEM=1                                      Premise(F438)
	S613= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S485,S612)
	S614= CtrlALUOut_DMMU1=0                                    Premise(F439)
	S615= CtrlALUOut_DMMU2=0                                    Premise(F440)
	S616= CtrlALUOut_WB=0                                       Premise(F441)
	S617= CtrlA_MEM=0                                           Premise(F442)
	S618= CtrlA_WB=0                                            Premise(F443)
	S619= CtrlB_MEM=0                                           Premise(F444)
	S620= CtrlB_WB=0                                            Premise(F445)
	S621= CtrlICache=0                                          Premise(F446)
	S622= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S423,S621)
	S623= CtrlIMMU=0                                            Premise(F447)
	S624= CtrlIR_DMMU1=0                                        Premise(F448)
	S625= CtrlIR_DMMU2=0                                        Premise(F449)
	S626= CtrlIR_EX=0                                           Premise(F450)
	S627= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S428,S626)
	S628= CtrlIR_ID=0                                           Premise(F451)
	S629= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S430,S628)
	S630= CtrlIR_IMMU=0                                         Premise(F452)
	S631= CtrlIR_MEM=1                                          Premise(F453)
	S632= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S570,S631)
	S633= CtrlIR_WB=0                                           Premise(F454)
	S634= CtrlGPR=0                                             Premise(F455)
	S635= GPR[rS]=a                                             GPR-Hold(S435,S634)
	S636= CtrlIAddrReg=0                                        Premise(F456)
	S637= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S437,S636)
	S638= CtrlPC=0                                              Premise(F457)
	S639= CtrlPCInc=0                                           Premise(F458)
	S640= PC[CIA]=addr                                          PC-Hold(S440,S639)
	S641= PC[Out]=addr+4                                        PC-Hold(S441,S638,S639)
	S642= CtrlIMem=0                                            Premise(F459)
	S643= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S443,S642)
	S644= CtrlICacheReg=0                                       Premise(F460)
	S645= CtrlASIDIn=0                                          Premise(F461)
	S646= CtrlCP0=0                                             Premise(F462)
	S647= CP0[ASID]=pid                                         CP0-Hold(S447,S646)
	S648= CtrlEPCIn=0                                           Premise(F463)
	S649= CtrlExCodeIn=0                                        Premise(F464)
	S650= CtrlIRMux=0                                           Premise(F465)

MEM	S651= A_EX.Out=FU(a)                                        A_EX-Out(S609)
	S652= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S609)
	S653= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S609)
	S654= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S611)
	S655= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S611)
	S656= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S611)
	S657= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S613)
	S658= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S613)
	S659= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S613)
	S660= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S627)
	S661= IR_EX.Out31_26=12                                     IR_EX-Out(S627)
	S662= IR_EX.Out25_21=rS                                     IR_EX-Out(S627)
	S663= IR_EX.Out20_16=rD                                     IR_EX-Out(S627)
	S664= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S627)
	S665= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S629)
	S666= IR_ID.Out31_26=12                                     IR-Out(S629)
	S667= IR_ID.Out25_21=rS                                     IR-Out(S629)
	S668= IR_ID.Out20_16=rD                                     IR-Out(S629)
	S669= IR_ID.Out15_0=UIMM                                    IR-Out(S629)
	S670= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S632)
	S671= IR_MEM.Out31_26=12                                    IR_MEM-Out(S632)
	S672= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S632)
	S673= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S632)
	S674= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S632)
	S675= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S637)
	S676= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S637)
	S677= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S637)
	S678= PC.CIA=addr                                           PC-Out(S640)
	S679= PC.CIA31_28=addr[31:28]                               PC-Out(S640)
	S680= PC.Out=addr+4                                         PC-Out(S641)
	S681= CP0.ASID=pid                                          CP0-Read-ASID(S647)
	S682= A_EX.Out=>ALU.A                                       Premise(F466)
	S683= ALU.A=FU(a)                                           Path(S651,S682)
	S684= B_EX.Out=>ALU.B                                       Premise(F467)
	S685= ALU.B={16{0},UIMM}                                    Path(S654,S684)
	S686= ALU.Out=>ALUOut_MEM.In                                Premise(F468)
	S687= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F469)
	S688= FU.OutID1=>A_EX.In                                    Premise(F470)
	S689= LIMMEXT.Out=>B_EX.In                                  Premise(F471)
	S690= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F472)
	S691= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F473)
	S692= FU.Bub_ID=>CU_ID.Bub                                  Premise(F474)
	S693= FU.Halt_ID=>CU_ID.Halt                                Premise(F475)
	S694= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F476)
	S695= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F477)
	S696= FU.Bub_IF=>CU_IF.Bub                                  Premise(F478)
	S697= FU.Halt_IF=>CU_IF.Halt                                Premise(F479)
	S698= ICache.Hit=>CU_IF.ICacheHit                           Premise(F480)
	S699= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F481)
	S700= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F482)
	S701= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F483)
	S702= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F484)
	S703= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F485)
	S704= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F486)
	S705= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F487)
	S706= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F488)
	S707= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F489)
	S708= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F490)
	S709= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F491)
	S710= ICache.Hit=>FU.ICacheHit                              Premise(F492)
	S711= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F493)
	S712= IR_EX.Out=>FU.IR_EX                                   Premise(F494)
	S713= FU.IR_EX={12,rS,rD,UIMM}                              Path(S660,S712)
	S714= IR_ID.Out=>FU.IR_ID                                   Premise(F495)
	S715= FU.IR_ID={12,rS,rD,UIMM}                              Path(S665,S714)
	S716= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F496)
	S717= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F497)
	S718= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F498)
	S719= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F499)
	S720= ALU.Out=>FU.InEX                                      Premise(F500)
	S721= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F501)
	S722= FU.InEX_WReg=rD                                       Path(S663,S721)
	S723= GPR.Rdata1=>FU.InID1                                  Premise(F502)
	S724= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F503)
	S725= FU.InID1_RReg=rS                                      Path(S667,S724)
	S726= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F504)
	S727= FU.InMEM_WReg=rD                                      Path(S673,S726)
	S728= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F505)
	S729= IR_ID.Out25_21=>GPR.RReg1                             Premise(F506)
	S730= GPR.RReg1=rS                                          Path(S667,S729)
	S731= GPR.Rdata1=a                                          GPR-Read(S730,S635)
	S732= FU.InID1=a                                            Path(S731,S723)
	S733= FU.OutID1=FU(a)                                       FU-Forward(S732)
	S734= A_EX.In=FU(a)                                         Path(S733,S688)
	S735= IR_WB.Out20_16=>GPR.WReg                              Premise(F507)
	S736= IMMU.Addr=>IAddrReg.In                                Premise(F508)
	S737= PC.Out=>ICache.IEA                                    Premise(F509)
	S738= ICache.IEA=addr+4                                     Path(S680,S737)
	S739= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S738)
	S740= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S739,S698)
	S741= FU.ICacheHit=ICacheHit(addr+4)                        Path(S739,S710)
	S742= PC.Out=>ICache.IEA                                    Premise(F510)
	S743= IMem.MEM8WordOut=>ICache.WData                        Premise(F511)
	S744= ICache.Out=>ICacheReg.In                              Premise(F512)
	S745= PC.Out=>IMMU.IEA                                      Premise(F513)
	S746= IMMU.IEA=addr+4                                       Path(S680,S745)
	S747= CP0.ASID=>IMMU.PID                                    Premise(F514)
	S748= IMMU.PID=pid                                          Path(S681,S747)
	S749= IMMU.Addr={pid,addr+4}                                IMMU-Search(S748,S746)
	S750= IAddrReg.In={pid,addr+4}                              Path(S749,S736)
	S751= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S748,S746)
	S752= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S751,S699)
	S753= IAddrReg.Out=>IMem.RAddr                              Premise(F515)
	S754= IMem.RAddr={pid,addr}                                 Path(S675,S753)
	S755= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S754,S643)
	S756= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S754,S643)
	S757= ICache.WData=IMemGet8Word({pid,addr})                 Path(S756,S743)
	S758= ICacheReg.Out=>IRMux.CacheData                        Premise(F516)
	S759= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F517)
	S760= IMem.Out=>IRMux.MemData                               Premise(F518)
	S761= IRMux.MemData={12,rS,rD,UIMM}                         Path(S755,S760)
	S762= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S761)
	S763= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F519)
	S764= IR_ID.Out=>IR_EX.In                                   Premise(F520)
	S765= IR_EX.In={12,rS,rD,UIMM}                              Path(S665,S764)
	S766= ICache.Out=>IR_ID.In                                  Premise(F521)
	S767= IRMux.Out=>IR_ID.In                                   Premise(F522)
	S768= IR_ID.In={12,rS,rD,UIMM}                              Path(S762,S767)
	S769= ICache.Out=>IR_IMMU.In                                Premise(F523)
	S770= IR_EX.Out=>IR_MEM.In                                  Premise(F524)
	S771= IR_MEM.In={12,rS,rD,UIMM}                             Path(S660,S770)
	S772= IR_DMMU2.Out=>IR_WB.In                                Premise(F525)
	S773= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F526)
	S774= LIMMEXT.In=UIMM                                       Path(S669,S773)
	S775= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S774)
	S776= B_EX.In={16{0},UIMM}                                  Path(S775,S689)
	S777= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F527)
	S778= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F528)
	S779= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F529)
	S780= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F530)
	S781= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F531)
	S782= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F532)
	S783= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F533)
	S784= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F534)
	S785= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F535)
	S786= CU_EX.IRFunc1=rD                                      Path(S663,S785)
	S787= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F536)
	S788= CU_EX.IRFunc2=rS                                      Path(S662,S787)
	S789= IR_EX.Out31_26=>CU_EX.Op                              Premise(F537)
	S790= CU_EX.Op=12                                           Path(S661,S789)
	S791= CU_EX.Func=alu_add                                    CU_EX(S790)
	S792= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F538)
	S793= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F539)
	S794= CU_ID.IRFunc1=rD                                      Path(S668,S793)
	S795= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F540)
	S796= CU_ID.IRFunc2=rS                                      Path(S667,S795)
	S797= IR_ID.Out31_26=>CU_ID.Op                              Premise(F541)
	S798= CU_ID.Op=12                                           Path(S666,S797)
	S799= CU_ID.Func=alu_add                                    CU_ID(S798)
	S800= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F542)
	S801= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F543)
	S802= CU_MEM.IRFunc1=rD                                     Path(S673,S801)
	S803= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F544)
	S804= CU_MEM.IRFunc2=rS                                     Path(S672,S803)
	S805= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F545)
	S806= CU_MEM.Op=12                                          Path(S671,S805)
	S807= CU_MEM.Func=alu_add                                   CU_MEM(S806)
	S808= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F546)
	S809= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F547)
	S810= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F548)
	S811= IR_WB.Out31_26=>CU_WB.Op                              Premise(F549)
	S812= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F550)
	S813= CtrlA_EX=0                                            Premise(F551)
	S814= [A_EX]=FU(a)                                          A_EX-Hold(S609,S813)
	S815= CtrlB_EX=0                                            Premise(F552)
	S816= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S611,S815)
	S817= CtrlALUOut_MEM=0                                      Premise(F553)
	S818= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S613,S817)
	S819= CtrlALUOut_DMMU1=1                                    Premise(F554)
	S820= CtrlALUOut_DMMU2=0                                    Premise(F555)
	S821= CtrlALUOut_WB=1                                       Premise(F556)
	S822= CtrlA_MEM=0                                           Premise(F557)
	S823= CtrlA_WB=1                                            Premise(F558)
	S824= CtrlB_MEM=0                                           Premise(F559)
	S825= CtrlB_WB=1                                            Premise(F560)
	S826= CtrlICache=0                                          Premise(F561)
	S827= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S622,S826)
	S828= CtrlIMMU=0                                            Premise(F562)
	S829= CtrlIR_DMMU1=1                                        Premise(F563)
	S830= CtrlIR_DMMU2=0                                        Premise(F564)
	S831= CtrlIR_EX=0                                           Premise(F565)
	S832= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S627,S831)
	S833= CtrlIR_ID=0                                           Premise(F566)
	S834= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S629,S833)
	S835= CtrlIR_IMMU=0                                         Premise(F567)
	S836= CtrlIR_MEM=0                                          Premise(F568)
	S837= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S632,S836)
	S838= CtrlIR_WB=1                                           Premise(F569)
	S839= CtrlGPR=0                                             Premise(F570)
	S840= GPR[rS]=a                                             GPR-Hold(S635,S839)
	S841= CtrlIAddrReg=0                                        Premise(F571)
	S842= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S637,S841)
	S843= CtrlPC=0                                              Premise(F572)
	S844= CtrlPCInc=0                                           Premise(F573)
	S845= PC[CIA]=addr                                          PC-Hold(S640,S844)
	S846= PC[Out]=addr+4                                        PC-Hold(S641,S843,S844)
	S847= CtrlIMem=0                                            Premise(F574)
	S848= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S643,S847)
	S849= CtrlICacheReg=0                                       Premise(F575)
	S850= CtrlASIDIn=0                                          Premise(F576)
	S851= CtrlCP0=0                                             Premise(F577)
	S852= CP0[ASID]=pid                                         CP0-Hold(S647,S851)
	S853= CtrlEPCIn=0                                           Premise(F578)
	S854= CtrlExCodeIn=0                                        Premise(F579)
	S855= CtrlIRMux=0                                           Premise(F580)

WB	S856= A_EX.Out=FU(a)                                        A_EX-Out(S814)
	S857= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S814)
	S858= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S814)
	S859= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S816)
	S860= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S816)
	S861= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S816)
	S862= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S818)
	S863= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S818)
	S864= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S818)
	S865= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S832)
	S866= IR_EX.Out31_26=12                                     IR_EX-Out(S832)
	S867= IR_EX.Out25_21=rS                                     IR_EX-Out(S832)
	S868= IR_EX.Out20_16=rD                                     IR_EX-Out(S832)
	S869= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S832)
	S870= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S834)
	S871= IR_ID.Out31_26=12                                     IR-Out(S834)
	S872= IR_ID.Out25_21=rS                                     IR-Out(S834)
	S873= IR_ID.Out20_16=rD                                     IR-Out(S834)
	S874= IR_ID.Out15_0=UIMM                                    IR-Out(S834)
	S875= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S837)
	S876= IR_MEM.Out31_26=12                                    IR_MEM-Out(S837)
	S877= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S837)
	S878= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S837)
	S879= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S837)
	S880= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S842)
	S881= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S842)
	S882= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S842)
	S883= PC.CIA=addr                                           PC-Out(S845)
	S884= PC.CIA31_28=addr[31:28]                               PC-Out(S845)
	S885= PC.Out=addr+4                                         PC-Out(S846)
	S886= CP0.ASID=pid                                          CP0-Read-ASID(S852)
	S887= A_EX.Out=>ALU.A                                       Premise(F811)
	S888= ALU.A=FU(a)                                           Path(S856,S887)
	S889= B_EX.Out=>ALU.B                                       Premise(F812)
	S890= ALU.B={16{0},UIMM}                                    Path(S859,S889)
	S891= ALU.Out=>ALUOut_MEM.In                                Premise(F813)
	S892= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F814)
	S893= FU.OutID1=>A_EX.In                                    Premise(F815)
	S894= LIMMEXT.Out=>B_EX.In                                  Premise(F816)
	S895= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F817)
	S896= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F818)
	S897= FU.Bub_ID=>CU_ID.Bub                                  Premise(F819)
	S898= FU.Halt_ID=>CU_ID.Halt                                Premise(F820)
	S899= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F821)
	S900= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F822)
	S901= FU.Bub_IF=>CU_IF.Bub                                  Premise(F823)
	S902= FU.Halt_IF=>CU_IF.Halt                                Premise(F824)
	S903= ICache.Hit=>CU_IF.ICacheHit                           Premise(F825)
	S904= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F826)
	S905= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F827)
	S906= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F828)
	S907= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F829)
	S908= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F830)
	S909= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F831)
	S910= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F832)
	S911= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F833)
	S912= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F834)
	S913= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F835)
	S914= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F836)
	S915= ICache.Hit=>FU.ICacheHit                              Premise(F837)
	S916= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F838)
	S917= IR_EX.Out=>FU.IR_EX                                   Premise(F839)
	S918= FU.IR_EX={12,rS,rD,UIMM}                              Path(S865,S917)
	S919= IR_ID.Out=>FU.IR_ID                                   Premise(F840)
	S920= FU.IR_ID={12,rS,rD,UIMM}                              Path(S870,S919)
	S921= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F841)
	S922= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F842)
	S923= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F843)
	S924= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F844)
	S925= ALU.Out=>FU.InEX                                      Premise(F845)
	S926= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F846)
	S927= FU.InEX_WReg=rD                                       Path(S868,S926)
	S928= GPR.Rdata1=>FU.InID1                                  Premise(F847)
	S929= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F848)
	S930= FU.InID1_RReg=rS                                      Path(S872,S929)
	S931= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F849)
	S932= FU.InMEM_WReg=rD                                      Path(S878,S931)
	S933= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F850)
	S934= IR_ID.Out25_21=>GPR.RReg1                             Premise(F851)
	S935= GPR.RReg1=rS                                          Path(S872,S934)
	S936= GPR.Rdata1=a                                          GPR-Read(S935,S840)
	S937= FU.InID1=a                                            Path(S936,S928)
	S938= FU.OutID1=FU(a)                                       FU-Forward(S937)
	S939= A_EX.In=FU(a)                                         Path(S938,S893)
	S940= IR_WB.Out20_16=>GPR.WReg                              Premise(F852)
	S941= IMMU.Addr=>IAddrReg.In                                Premise(F853)
	S942= PC.Out=>ICache.IEA                                    Premise(F854)
	S943= ICache.IEA=addr+4                                     Path(S885,S942)
	S944= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S943)
	S945= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S944,S903)
	S946= FU.ICacheHit=ICacheHit(addr+4)                        Path(S944,S915)
	S947= PC.Out=>ICache.IEA                                    Premise(F855)
	S948= IMem.MEM8WordOut=>ICache.WData                        Premise(F856)
	S949= ICache.Out=>ICacheReg.In                              Premise(F857)
	S950= PC.Out=>IMMU.IEA                                      Premise(F858)
	S951= IMMU.IEA=addr+4                                       Path(S885,S950)
	S952= CP0.ASID=>IMMU.PID                                    Premise(F859)
	S953= IMMU.PID=pid                                          Path(S886,S952)
	S954= IMMU.Addr={pid,addr+4}                                IMMU-Search(S953,S951)
	S955= IAddrReg.In={pid,addr+4}                              Path(S954,S941)
	S956= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S953,S951)
	S957= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S956,S904)
	S958= IAddrReg.Out=>IMem.RAddr                              Premise(F860)
	S959= IMem.RAddr={pid,addr}                                 Path(S880,S958)
	S960= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S959,S848)
	S961= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S959,S848)
	S962= ICache.WData=IMemGet8Word({pid,addr})                 Path(S961,S948)
	S963= ICacheReg.Out=>IRMux.CacheData                        Premise(F861)
	S964= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F862)
	S965= IMem.Out=>IRMux.MemData                               Premise(F863)
	S966= IRMux.MemData={12,rS,rD,UIMM}                         Path(S960,S965)
	S967= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S966)
	S968= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F864)
	S969= IR_ID.Out=>IR_EX.In                                   Premise(F865)
	S970= IR_EX.In={12,rS,rD,UIMM}                              Path(S870,S969)
	S971= ICache.Out=>IR_ID.In                                  Premise(F866)
	S972= IRMux.Out=>IR_ID.In                                   Premise(F867)
	S973= IR_ID.In={12,rS,rD,UIMM}                              Path(S967,S972)
	S974= ICache.Out=>IR_IMMU.In                                Premise(F868)
	S975= IR_EX.Out=>IR_MEM.In                                  Premise(F869)
	S976= IR_MEM.In={12,rS,rD,UIMM}                             Path(S865,S975)
	S977= IR_DMMU2.Out=>IR_WB.In                                Premise(F870)
	S978= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F871)
	S979= LIMMEXT.In=UIMM                                       Path(S874,S978)
	S980= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S979)
	S981= B_EX.In={16{0},UIMM}                                  Path(S980,S894)
	S982= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F872)
	S983= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F873)
	S984= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F874)
	S985= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F875)
	S986= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F876)
	S987= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F877)
	S988= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F878)
	S989= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F879)
	S990= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F880)
	S991= CU_EX.IRFunc1=rD                                      Path(S868,S990)
	S992= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F881)
	S993= CU_EX.IRFunc2=rS                                      Path(S867,S992)
	S994= IR_EX.Out31_26=>CU_EX.Op                              Premise(F882)
	S995= CU_EX.Op=12                                           Path(S866,S994)
	S996= CU_EX.Func=alu_add                                    CU_EX(S995)
	S997= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F883)
	S998= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F884)
	S999= CU_ID.IRFunc1=rD                                      Path(S873,S998)
	S1000= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F885)
	S1001= CU_ID.IRFunc2=rS                                     Path(S872,S1000)
	S1002= IR_ID.Out31_26=>CU_ID.Op                             Premise(F886)
	S1003= CU_ID.Op=12                                          Path(S871,S1002)
	S1004= CU_ID.Func=alu_add                                   CU_ID(S1003)
	S1005= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F887)
	S1006= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F888)
	S1007= CU_MEM.IRFunc1=rD                                    Path(S878,S1006)
	S1008= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F889)
	S1009= CU_MEM.IRFunc2=rS                                    Path(S877,S1008)
	S1010= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F890)
	S1011= CU_MEM.Op=12                                         Path(S876,S1010)
	S1012= CU_MEM.Func=alu_add                                  CU_MEM(S1011)
	S1013= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F891)
	S1014= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F892)
	S1015= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F893)
	S1016= IR_WB.Out31_26=>CU_WB.Op                             Premise(F894)
	S1017= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F895)
	S1018= CtrlA_EX=0                                           Premise(F896)
	S1019= [A_EX]=FU(a)                                         A_EX-Hold(S814,S1018)
	S1020= CtrlB_EX=0                                           Premise(F897)
	S1021= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S816,S1020)
	S1022= CtrlALUOut_MEM=0                                     Premise(F898)
	S1023= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S818,S1022)
	S1024= CtrlALUOut_DMMU1=0                                   Premise(F899)
	S1025= CtrlALUOut_DMMU2=0                                   Premise(F900)
	S1026= CtrlALUOut_WB=0                                      Premise(F901)
	S1027= CtrlA_MEM=0                                          Premise(F902)
	S1028= CtrlA_WB=0                                           Premise(F903)
	S1029= CtrlB_MEM=0                                          Premise(F904)
	S1030= CtrlB_WB=0                                           Premise(F905)
	S1031= CtrlICache=0                                         Premise(F906)
	S1032= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S827,S1031)
	S1033= CtrlIMMU=0                                           Premise(F907)
	S1034= CtrlIR_DMMU1=0                                       Premise(F908)
	S1035= CtrlIR_DMMU2=0                                       Premise(F909)
	S1036= CtrlIR_EX=0                                          Premise(F910)
	S1037= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S832,S1036)
	S1038= CtrlIR_ID=0                                          Premise(F911)
	S1039= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S834,S1038)
	S1040= CtrlIR_IMMU=0                                        Premise(F912)
	S1041= CtrlIR_MEM=0                                         Premise(F913)
	S1042= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S837,S1041)
	S1043= CtrlIR_WB=0                                          Premise(F914)
	S1044= CtrlGPR=1                                            Premise(F915)
	S1045= CtrlIAddrReg=0                                       Premise(F916)
	S1046= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S842,S1045)
	S1047= CtrlPC=0                                             Premise(F917)
	S1048= CtrlPCInc=0                                          Premise(F918)
	S1049= PC[CIA]=addr                                         PC-Hold(S845,S1048)
	S1050= PC[Out]=addr+4                                       PC-Hold(S846,S1047,S1048)
	S1051= CtrlIMem=0                                           Premise(F919)
	S1052= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S848,S1051)
	S1053= CtrlICacheReg=0                                      Premise(F920)
	S1054= CtrlASIDIn=0                                         Premise(F921)
	S1055= CtrlCP0=0                                            Premise(F922)
	S1056= CP0[ASID]=pid                                        CP0-Hold(S852,S1055)
	S1057= CtrlEPCIn=0                                          Premise(F923)
	S1058= CtrlExCodeIn=0                                       Premise(F924)
	S1059= CtrlIRMux=0                                          Premise(F925)

POST	S1019= [A_EX]=FU(a)                                         A_EX-Hold(S814,S1018)
	S1021= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S816,S1020)
	S1023= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                      ALUOut_MEM-Hold(S818,S1022)
	S1032= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S827,S1031)
	S1037= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S832,S1036)
	S1039= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S834,S1038)
	S1042= [IR_MEM]={12,rS,rD,UIMM}                             IR_MEM-Hold(S837,S1041)
	S1046= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S842,S1045)
	S1049= PC[CIA]=addr                                         PC-Hold(S845,S1048)
	S1050= PC[Out]=addr+4                                       PC-Hold(S846,S1047,S1048)
	S1052= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S848,S1051)
	S1056= CP0[ASID]=pid                                        CP0-Hold(S852,S1055)

