Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Mon Nov 17 21:03:42 2025
| Host             : eecs-digital-42 running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu48dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.350        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.063        |
| Device Static (W)        | 1.287        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 95.5         |
| Junction Temperature (C) | 29.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.063 |       11 |       --- |             --- |
| CLB Logic                |     0.031 |    23618 |       --- |             --- |
|   LUT as Logic           |     0.018 |     8881 |    425280 |            2.09 |
|   LUT as Distributed RAM |     0.008 |      156 |    213600 |            0.07 |
|   LUT as Shift Register  |     0.004 |      706 |    213600 |            0.33 |
|   Register               |     0.001 |    10074 |    850560 |            1.18 |
|   CARRY8                 |    <0.001 |       53 |     53160 |            0.10 |
|   Others                 |     0.000 |     1036 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       61 |    425280 |            0.01 |
| Signals                  |     0.039 |    19160 |       --- |             --- |
| Block RAM                |     0.002 |      3.5 |      1080 |            0.32 |
| RFAMS                    |     1.539 |        8 |       --- |             --- |
|   RFDAC                  |     1.018 |        4 |         4 |          100.00 |
|   RFADC                  |     0.521 |        4 |         4 |          100.00 |
| DSPs                     |     0.002 |       14 |      4272 |            0.33 |
| I/O                      |     0.001 |        8 |       347 |            2.31 |
| PS8                      |     2.385 |        1 |       --- |             --- |
| Static Power             |     1.287 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     1.188 |          |           |                 |
| Total                    |     5.350 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source           | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint           |       0.850 |     0.479 |       0.162 |      0.318 |       NA    | Unspecified | NA         |
| Vccint_io        |       0.850 |     0.071 |       0.000 |      0.071 |       NA    | Unspecified | NA         |
| Vccbram          |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vccaux           |       1.800 |     0.279 |       0.000 |      0.279 |       NA    | Unspecified | NA         |
| Vccaux_io        |       1.800 |     0.058 |       0.001 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33           |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25           |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18           |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15           |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135          |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12           |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10           |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc           |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP      |       0.850 |     0.518 |       0.484 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSINTLP      |       0.850 |     0.271 |       0.264 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC     |       0.850 |     0.135 |       0.134 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR  |       0.850 |     0.821 |       0.816 |      0.004 |       NA    | Unspecified | NA         |
| VCC_PSPLL        |       1.200 |     0.073 |       0.071 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT     |       1.800 |     0.034 |       0.033 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504   |       1.200 |     0.677 |       0.643 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX        |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT       |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500   |       3.300 |     0.008 |       0.007 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC        |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS       |       0.850 |     1.297 |       1.272 |      0.024 |       NA    | Unspecified | NA         |
| DACAVCC          |       0.925 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| DACAVCCAUX       |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT          |       2.500 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| ADCAVCC          |       0.925 |     0.275 |       0.163 |      0.112 |       NA    | Unspecified | NA         |
| ADCAVCCAUX       |       1.800 |     0.197 |       0.170 |      0.027 |       NA    | Unspecified | NA         |
| VCCSDFEC         |       0.850 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| VMGTAVCC (GTY)   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTAVTT (GTY)   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTVCCAUX (GTY) |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                                             | Constraint (ns) |
+------------+----------------------------------------------------------------------------------------------------+-----------------+
| RFADC2_CLK | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/clk_adc2_i |            15.6 |
| clk_pl_0   | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                             |             6.7 |
+------------+----------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_1_wrapper            |     4.063 |
|   design_1_i                |     4.062 |
|     axi_dma_0               |     0.010 |
|       U0                    |     0.010 |
|     axi_smc                 |     0.054 |
|       inst                  |     0.054 |
|     axi_smc_1               |     0.014 |
|       inst                  |     0.014 |
|     axis_data_fifo_0        |     0.003 |
|       inst                  |     0.003 |
|     cic_compiler_0          |     0.003 |
|       U0                    |     0.003 |
|     cic_compiler_1          |     0.003 |
|       U0                    |     0.003 |
|     usp_rf_data_converter_0 |     1.586 |
|       inst                  |     1.586 |
|     zynq_ultra_ps_e_0       |     2.387 |
|       inst                  |     2.387 |
+-----------------------------+-----------+


