###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:40:20 2022
#  Design:            ToVerilog
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_signOff -outDir timingReports_signOff
###############################################################
Path 1: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.690
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.959
  Arrival Time                  1.100
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.141 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.141 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.127 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.129 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.285 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.285 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.563 |    0.422 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.564 |    0.423 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    | 0.057 |   0.621 |    0.480 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   ^   | clk__L4_N12     | DFRRQ_5VX1 | 0.001 |   0.621 |    0.481 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.478 |   1.100 |    0.959 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   v   | u_FI_Full1/n_65 | DFRRQ_5VX1 | 0.000 |   1.100 |    0.959 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.141 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.142 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.421 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.424 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.603 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.604 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.760 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.622 |    0.763 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.068 |   0.690 |    0.831 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[8] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.690 |    0.831 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.690
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  1.104
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk             |            |       |   0.000 |   -0.146 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   | 0.000 |   0.000 |   -0.146 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   | 0.268 |   0.268 |    0.122 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   | 0.002 |   0.270 |    0.124 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.155 |   0.425 |    0.279 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   | 0.001 |   0.426 |    0.280 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   | 0.137 |   0.563 |    0.417 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    | 0.001 |   0.564 |    0.418 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    | 0.054 |   0.619 |    0.473 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   ^   | clk__L4_N13     | DFRRQ_5VX1 | 0.000 |   0.619 |    0.473 | 
     | /C                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.485 |   1.104 |    0.958 | 
     | /Q                                                 |       |                 |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   v   | u_FI_Full1/n_64 | DFRRQ_5VX1 | 0.000 |   1.104 |    0.958 | 
     | /D                                                 |       |                 |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.146 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.147 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.426 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.429 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.608 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.609 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.766 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.622 |    0.768 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.068 |   0.690 |    0.836 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[9] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.690 |    0.836 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.114
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk             |            |        |   0.000 |   -0.152 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   |  0.000 |   0.000 |   -0.152 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   |  0.268 |   0.268 |    0.115 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   |  0.002 |   0.270 |    0.117 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.155 |   0.425 |    0.273 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.001 |   0.426 |    0.274 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   |  0.137 |   0.563 |    0.410 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    |  0.001 |   0.564 |    0.411 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    |  0.057 |   0.621 |    0.468 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   ^   | clk__L4_N12     | DFRRQ_5VX1 |  0.001 |   0.621 |    0.469 | 
     | /C                                                 |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 |  0.496 |   1.117 |    0.964 | 
     | /Q                                                 |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   v   | u_FI_Full1/n_90 | DFRRQ_5VX1 | -0.003 |   1.114 |    0.961 | 
     | /D                                                 |       |                 |            |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.152 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.154 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.432 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.435 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.615 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.616 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.772 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.621 |    0.773 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.693 |    0.845 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.693 |    0.846 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.691
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.115
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                  |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk              |            |        |   0.000 |   -0.155 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   |  0.000 |   0.000 |   -0.155 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   |  0.268 |   0.268 |    0.113 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   |  0.002 |   0.269 |    0.114 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   |  0.153 |   0.422 |    0.267 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   |  0.002 |   0.424 |    0.270 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   |  0.134 |   0.559 |    0.404 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    |  0.001 |   0.560 |    0.405 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    |  0.063 |   0.623 |    0.468 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   ^   | clk__L4_N3       | DFRRQ_5VX1 |  0.001 |   0.624 |    0.469 | 
     | /C                                                 |       |                  |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 |  0.497 |   1.121 |    0.966 | 
     | /Q                                                 |       |                  |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   v   | u_FI_Full1/n_102 | DFRRQ_5VX1 | -0.006 |   1.115 |    0.960 | 
     | /D                                                 |       |                  |            |        |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.155 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.156 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.435 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.437 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.613 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.616 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.767 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.613 |    0.768 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.077 |   0.690 |    0.845 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[4] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.691 |    0.846 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.690
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.118
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk             |            |        |   0.000 |   -0.162 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   |  0.000 |   0.000 |   -0.162 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   |  0.268 |   0.268 |    0.106 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   |  0.002 |   0.270 |    0.108 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.155 |   0.425 |    0.263 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.001 |   0.426 |    0.264 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   |  0.137 |   0.563 |    0.401 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    |  0.001 |   0.564 |    0.402 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    |  0.054 |   0.619 |    0.457 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   ^   | clk__L4_N13     | DFRRQ_5VX1 |  0.000 |   0.619 |    0.457 | 
     | ]/C                                                |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 |  0.507 |   1.126 |    0.964 | 
     | ]/Q                                                |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   v   | u_FI_Full1/n_62 | DFRRQ_5VX1 | -0.008 |   1.118 |    0.957 | 
     | ]/D                                                |       |                 |            |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.162 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.163 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.442 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.445 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.624 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.625 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.782 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.622 |    0.784 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.068 |   0.690 |    0.852 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[11 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.690 |    0.852 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.124
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                  |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk              |            |        |   0.000 |   -0.163 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   |  0.000 |   0.000 |   -0.163 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   |  0.268 |   0.268 |    0.104 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   |  0.002 |   0.269 |    0.106 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   |  0.153 |   0.422 |    0.259 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   |  0.002 |   0.424 |    0.261 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   |  0.134 |   0.559 |    0.395 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    |  0.001 |   0.560 |    0.396 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    |  0.063 |   0.623 |    0.459 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   ^   | clk__L4_N3       | DFRRQ_5VX1 |  0.001 |   0.624 |    0.460 | 
     | /C                                                 |       |                  |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 |  0.506 |   1.130 |    0.967 | 
     | /Q                                                 |       |                  |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   v   | u_FI_Full1/n_124 | DFRRQ_5VX1 | -0.006 |   1.124 |    0.960 | 
     | /D                                                 |       |                  |            |        |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.163 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.165 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.443 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.446 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.626 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.627 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.783 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.621 |    0.784 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.693 |    0.856 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[2] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.693 |    0.857 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.690
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.122
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk             |            |        |   0.000 |   -0.165 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   |  0.000 |   0.000 |   -0.165 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   |  0.268 |   0.268 |    0.103 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   |  0.002 |   0.270 |    0.105 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.155 |   0.425 |    0.260 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.001 |   0.426 |    0.261 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   |  0.137 |   0.563 |    0.398 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7      | IN_5VX8    |  0.001 |   0.564 |    0.399 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13     | IN_5VX8    |  0.054 |   0.619 |    0.453 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk__L4_N13     | DFRRQ_5VX1 |  0.001 |   0.619 |    0.454 | 
     | ]/C                                                |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 |  0.508 |   1.128 |    0.963 | 
     | ]/Q                                                |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/n_63 | DFRRQ_5VX1 | -0.006 |   1.122 |    0.957 | 
     | ]/D                                                |       |                 |            |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.165 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.166 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.445 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.448 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.628 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.629 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.785 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.622 |    0.787 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.068 |   0.690 |    0.855 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.690 |    0.856 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.127
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk             |            |        |   0.000 |   -0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   |  0.000 |   0.000 |   -0.167 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   |  0.268 |   0.268 |    0.101 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0      | BU_5VX16   |  0.002 |   0.269 |    0.103 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0      | BU_5VX16   |  0.153 |   0.422 |    0.256 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0      | BU_5VX16   |  0.002 |   0.424 |    0.258 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1      | BU_5VX16   |  0.134 |   0.559 |    0.392 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1      | IN_5VX6    |  0.001 |   0.560 |    0.393 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3      | IN_5VX6    |  0.063 |   0.623 |    0.456 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   ^   | clk__L4_N3      | DFRRQ_5VX1 |  0.001 |   0.624 |    0.457 | 
     | /C                                                 |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 |  0.506 |   1.130 |    0.963 | 
     | /Q                                                 |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   v   | u_FI_Full1/n_69 | DFRRQ_5VX1 | -0.003 |   1.127 |    0.961 | 
     | /D                                                 |       |                 |            |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.167 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.168 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.447 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.449 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.629 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.630 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.786 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.621 |    0.788 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.693 |    0.859 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[6] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.693 |    0.860 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.690
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.126
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk             |            |        |   0.000 |   -0.169 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   |  0.000 |   0.000 |   -0.169 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   |  0.268 |   0.268 |    0.098 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   |  0.002 |   0.270 |    0.100 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.155 |   0.425 |    0.256 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.001 |   0.426 |    0.257 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   |  0.137 |   0.563 |    0.393 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    |  0.001 |   0.564 |    0.394 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    |  0.057 |   0.621 |    0.451 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   ^   | clk__L4_N12     | DFRRQ_5VX1 |  0.001 |   0.621 |    0.452 | 
     | /C                                                 |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 |  0.509 |   1.130 |    0.961 | 
     | /Q                                                 |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/n_66 | DFRRQ_5VX1 | -0.004 |   1.126 |    0.957 | 
     | /D                                                 |       |                 |            |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.169 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.171 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.449 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.452 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.632 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.633 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.789 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.622 |    0.791 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.068 |   0.690 |    0.859 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.690 |    0.860 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.948
  Arrival Time                  1.125
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |        |   0.000 |   -0.177 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   |  0.000 |   0.000 |   -0.177 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   |  0.268 |   0.268 |    0.091 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   |  0.002 |   0.269 |    0.092 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   |  0.153 |   0.422 |    0.245 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   |  0.003 |   0.425 |    0.249 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   |  0.135 |   0.561 |    0.384 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    |  0.001 |   0.562 |    0.385 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                     | IN_5VX8    |  0.053 |   0.614 |    0.438 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk__L4_N0                                     | DFRRQ_5VX1 |  0.001 |   0.615 |    0.438 | 
     | /C                                                 |       |                                                |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3] | DFRRQ_5VX1 |  0.525 |   1.140 |    0.963 | 
     | /Q                                                 |       |                                                |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[3] | DFRRQ_5VX1 | -0.015 |   1.125 |    0.948 | 
     | /D                                                 |       |                                                |            |        |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.177 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.178 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.457 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.459 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.635 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    0.639 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    0.793 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    0.795 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.065 |   0.683 |    0.860 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.683 |    0.860 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.959
  Arrival Time                  1.138
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net        |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                  |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk              |            |        |   0.000 |   -0.179 | 
     | clk__L1_I0/A                                       |   ^   | clk              | IN_5VX16   |  0.000 |   0.000 |   -0.179 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0       | IN_5VX16   |  0.268 |   0.268 |    0.089 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0       | BU_5VX16   |  0.002 |   0.269 |    0.090 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0       | BU_5VX16   |  0.153 |   0.422 |    0.243 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0       | BU_5VX16   |  0.002 |   0.424 |    0.246 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1       | BU_5VX16   |  0.134 |   0.559 |    0.380 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1       | IN_5VX6    |  0.001 |   0.560 |    0.381 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3       | IN_5VX6    |  0.063 |   0.623 |    0.444 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   ^   | clk__L4_N3       | DFRRQ_5VX1 |  0.001 |   0.624 |    0.445 | 
     | /C                                                 |       |                  |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 |  0.526 |   1.150 |    0.971 | 
     | /Q                                                 |       |                  |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   v   | u_FI_Full1/n_113 | DFRRQ_5VX1 | -0.013 |   1.138 |    0.959 | 
     | /D                                                 |       |                  |            |        |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.179 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.180 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.459 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.462 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.641 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.642 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.799 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.621 |    0.800 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.693 |    0.872 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[3] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.000 |   0.693 |    0.872 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  1.179
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk             |            |        |   0.000 |   -0.223 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   |  0.000 |   0.000 |   -0.223 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   |  0.268 |   0.268 |    0.045 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0      | BU_5VX16   |  0.002 |   0.269 |    0.047 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0      | BU_5VX16   |  0.153 |   0.422 |    0.199 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0      | BU_5VX16   |  0.002 |   0.424 |    0.202 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1      | BU_5VX16   |  0.134 |   0.559 |    0.336 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1      | IN_5VX6    |  0.001 |   0.560 |    0.337 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3      | IN_5VX6    |  0.063 |   0.623 |    0.400 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   ^   | clk__L4_N3      | DFRRQ_5VX1 |  0.001 |   0.624 |    0.401 | 
     | /C                                                 |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 |  0.563 |   1.187 |    0.964 | 
     | /Q                                                 |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   v   | u_FI_Full1/n_59 | DFRRQ_5VX1 | -0.008 |   1.179 |    0.956 | 
     | /D                                                 |       |                 |            |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.223 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.224 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.503 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.506 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.685 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.686 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.843 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.621 |    0.844 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.693 |    0.916 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[1] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.693 |    0.916 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.706
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.972
  Arrival Time                  1.205
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.233 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.233 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |    0.035 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |    0.037 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.155 |   0.425 |    0.192 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.002 |   0.428 |    0.195 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                     | BU_5VX16   | 0.140 |   0.567 |    0.334 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                     | IN_5VX8    | 0.002 |   0.570 |    0.337 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                     | IN_5VX8    | 0.054 |   0.624 |    0.391 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   ^   | clk__L4_N6                                     | DFRRQ_5VX2 | 0.000 |   0.624 |    0.391 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX2 | 0.580 |   1.204 |    0.970 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[4] | DFRRQ_5VX1 | 0.002 |   1.205 |    0.972 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.233 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.234 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.513 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.516 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.695 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.698 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.858 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.630 |    0.863 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.076 |   0.706 |    0.939 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[4] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.706 |    0.939 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.221
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                 |            |       |   0.000 |   -0.268 | 
     | clk__L1_I0/A                                       |   ^   | clk                 | IN_5VX16   | 0.000 |   0.000 |   -0.268 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0          | IN_5VX16   | 0.268 |   0.268 |    0.000 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0          | BU_5VX16   | 0.002 |   0.269 |    0.002 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0          | BU_5VX16   | 0.153 |   0.422 |    0.155 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0          | BU_5VX16   | 0.002 |   0.424 |    0.157 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1          | BU_5VX16   | 0.134 |   0.559 |    0.291 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1          | IN_5VX6    | 0.001 |   0.560 |    0.292 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3          | IN_5VX6    | 0.063 |   0.623 |    0.355 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   ^   | clk__L4_N3          | DFRRQ_5VX1 | 0.001 |   0.624 |    0.356 | 
     | /C                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.597 |   1.221 |    0.953 | 
     | /Q                                                 |       |                     |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   v   | u_FI_Full1/Abs_y[0] | DFRRQ_5VX1 | 0.000 |   1.221 |    0.953 | 
     | /D                                                 |       |                     |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.268 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.269 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.548 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.550 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.730 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.731 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.887 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.621 |    0.889 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.693 |    0.960 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.693 |    0.961 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.230
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.274 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.274 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.006 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.004 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.153 |   0.422 |    0.149 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.425 |    0.152 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.135 |   0.561 |    0.287 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.562 |    0.288 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.614 |    0.341 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.615 |    0.341 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | DFRRQ_5VX1 | 0.420 |   1.035 |    0.762 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[0]     | BU_5VX4    | 0.000 |   1.035 |    0.762 | 
     | t1_0_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC46_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | BU_5VX4    | 0.195 |   1.230 |    0.956 | 
     | t1_0_/Q                                            |       | t1_0_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN46_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.230 |    0.957 | 
     | /D                                                 |       | t1_0_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.274 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.275 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.554 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.556 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.731 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    0.736 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    0.890 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    0.891 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.065 |   0.683 |    0.956 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.000 |   0.683 |    0.957 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.236
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.279 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.279 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.011 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.009 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.153 |   0.422 |    0.143 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.425 |    0.147 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.135 |   0.561 |    0.282 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.562 |    0.283 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.614 |    0.336 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.615 |    0.336 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | DFRRQ_5VX1 | 0.426 |   1.041 |    0.762 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[2]     | BU_5VX4    | 0.000 |   1.041 |    0.762 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC88_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | BU_5VX4    | 0.195 |   1.235 |    0.957 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN88_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.236 |    0.957 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.279 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.280 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.559 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.561 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.736 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    0.741 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    0.895 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    0.897 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.065 |   0.683 |    0.962 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[2] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.000 |   0.683 |    0.962 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.706
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.981
  Arrival Time                  1.263
  Slack Time                    0.282
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.282 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.282 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.014 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.012 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.143 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.146 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.140 |   0.567 |    0.286 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.002 |   0.570 |    0.288 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.624 |    0.342 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.624 |    0.342 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | DFRRQ_5VX1 | 0.442 |   1.066 |    0.784 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[7]     | BU_5VX6    | 0.000 |   1.066 |    0.784 | 
     | t1_7_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC59_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | BU_5VX6    | 0.195 |   1.261 |    0.979 | 
     | t1_7_/Q                                            |       | t1_7_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN59_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.263 |    0.981 | 
     | /D                                                 |       | t1_7_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.282 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.283 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.562 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.565 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.744 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.747 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.907 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.630 |    0.912 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.076 |   0.706 |    0.987 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[7] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.706 |    0.988 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.952
  Arrival Time                  1.236
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |        |   0.000 |   -0.284 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   |  0.000 |   0.000 |   -0.284 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   |  0.268 |   0.268 |   -0.016 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   |  0.002 |   0.270 |   -0.014 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.155 |   0.425 |    0.141 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.001 |   0.426 |    0.142 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                      | BU_5VX16   |  0.137 |   0.563 |    0.279 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                      | IN_5VX8    |  0.001 |   0.564 |    0.280 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                     | IN_5VX8    |  0.054 |   0.619 |    0.335 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   ^   | clk__L4_N13                                     | DFRRQ_5VX1 |  0.000 |   0.619 |    0.335 | 
     | ]/C                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 |  0.622 |   1.241 |    0.957 | 
     | ]/Q                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[10] | DFRRQ_5VX1 | -0.005 |   1.236 |    0.952 | 
     | ]/D                                                |       |                                                 |            |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.284 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.285 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.564 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.567 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.747 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.750 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    0.909 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    0.913 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.066 |   0.695 |    0.979 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.000 |   0.695 |    0.979 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.951
  Arrival Time                  1.236
  Slack Time                    0.285
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |        |   0.000 |   -0.285 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   |  0.000 |   0.000 |   -0.285 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   |  0.268 |   0.268 |   -0.017 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   |  0.002 |   0.269 |   -0.015 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                      | BU_5VX16   |  0.153 |   0.422 |    0.137 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                      | BU_5VX16   |  0.003 |   0.425 |    0.141 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                      | BU_5VX16   |  0.135 |   0.561 |    0.276 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                      | IN_5VX8    |  0.001 |   0.562 |    0.277 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                      | IN_5VX8    |  0.052 |   0.614 |    0.329 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   ^   | clk__L4_N1                                      | DFRRQ_5VX1 |  0.001 |   0.614 |    0.330 | 
     | ]/C                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 |  0.627 |   1.241 |    0.956 | 
     | ]/Q                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[12] | DFRRQ_5VX1 | -0.005 |   1.236 |    0.951 | 
     | ]/D                                                |       |                                                 |            |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.285 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.286 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.565 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.568 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.747 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.748 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.905 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.621 |    0.906 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.693 |    0.978 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.693 |    0.978 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.948
  Arrival Time                  1.252
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |        |   0.000 |   -0.304 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   |  0.000 |   0.000 |   -0.304 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   |  0.268 |   0.268 |   -0.036 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   |  0.002 |   0.270 |   -0.034 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.155 |   0.425 |    0.122 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.002 |   0.427 |    0.123 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   |  0.141 |   0.568 |    0.264 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    |  0.002 |   0.571 |    0.267 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    |  0.052 |   0.623 |    0.319 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 |  0.000 |   0.623 |    0.319 | 
     | ]/C                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 |  0.633 |   1.256 |    0.953 | 
     | ]/Q                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[11] | DFRRQ_5VX1 | -0.005 |   1.252 |    0.948 | 
     | ]/D                                                |       |                                                 |            |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.304 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.305 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.584 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.586 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.766 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.769 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.929 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.629 |    0.932 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.063 |   0.692 |    0.996 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.693 |    0.996 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.949
  Arrival Time                  1.253
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |        |   0.000 |   -0.304 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   |  0.000 |   0.000 |   -0.304 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   |  0.268 |   0.268 |   -0.036 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   |  0.002 |   0.270 |   -0.034 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   |  0.155 |   0.425 |    0.121 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   |  0.001 |   0.426 |    0.122 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                     | BU_5VX16   |  0.137 |   0.563 |    0.259 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                     | IN_5VX8    |  0.001 |   0.564 |    0.260 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                    | IN_5VX8    |  0.054 |   0.619 |    0.315 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   ^   | clk__L4_N13                                    | DFRRQ_5VX1 |  0.000 |   0.619 |    0.315 | 
     | /C                                                 |       |                                                |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 |  0.649 |   1.269 |    0.965 | 
     | /Q                                                 |       |                                                |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[7] | DFRRQ_5VX1 | -0.015 |   1.253 |    0.949 | 
     | /D                                                 |       |                                                |            |        |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.304 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.305 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.584 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.587 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.766 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.770 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    0.929 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    0.933 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.066 |   0.695 |    0.999 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[7] |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.000 |   0.695 |    0.999 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.970
  Arrival Time                  1.281
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.311 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.311 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.043 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.042 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.114 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.116 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.140 |   0.567 |    0.256 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.002 |   0.570 |    0.259 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.624 |    0.312 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.624 |    0.313 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | DFRRQ_5VX1 | 0.447 |   1.071 |    0.760 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[9]     | BU_5VX6    | 0.000 |   1.071 |    0.760 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC53_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | BU_5VX6    | 0.209 |   1.280 |    0.969 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN53_Delay5_ou | DFRRQ_5VX1 | 0.001 |   1.281 |    0.970 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.311 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.312 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.591 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.594 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.774 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.777 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    0.936 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    0.940 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.068 |   0.697 |    1.008 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[9] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.697 |    1.008 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.969
  Arrival Time                  1.281
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.312 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.312 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.045 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.043 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.113 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.115 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.140 |   0.567 |    0.255 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.002 |   0.570 |    0.257 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.624 |    0.311 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.624 |    0.311 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | DFRRQ_5VX1 | 0.442 |   1.066 |    0.753 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[6]     | BU_5VX6    | 0.000 |   1.066 |    0.753 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC70_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | BU_5VX6    | 0.214 |   1.280 |    0.967 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN70_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.281 |    0.969 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.312 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.314 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.592 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.595 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.775 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.778 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    0.937 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    0.941 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.068 |   0.697 |    1.009 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[6] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.697 |    1.010 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.963
  Arrival Time                  1.277
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.314 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.314 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.046 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.045 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.153 |   0.422 |    0.108 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.425 |    0.111 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.135 |   0.561 |    0.247 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.562 |    0.248 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.052 |   0.614 |    0.300 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.614 |    0.300 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | DFRRQ_5VX1 | 0.438 |   1.052 |    0.738 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[6]     | BU_5VX6    | 0.000 |   1.052 |    0.738 | 
     | t1_6_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC63_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | BU_5VX6    | 0.225 |   1.277 |    0.963 | 
     | t1_6_/Q                                            |       | t1_6_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN63_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.277 |    0.963 | 
     | /D                                                 |       | t1_6_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.314 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.315 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.594 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.597 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.776 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.779 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.939 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.629 |    0.943 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.063 |   0.692 |    1.006 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.001 |   0.693 |    1.007 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.682
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.954
  Arrival Time                  1.269
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.315 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.315 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.047 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.045 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.153 |   0.422 |    0.108 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.425 |    0.111 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.135 |   0.561 |    0.246 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.562 |    0.247 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.052 |   0.614 |    0.299 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.615 |    0.300 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | DFRRQ_5VX1 | 0.437 |   1.052 |    0.737 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[4]     | BU_5VX6    | 0.000 |   1.052 |    0.737 | 
     | t1_4_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC60_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | BU_5VX6    | 0.217 |   1.268 |    0.954 | 
     | t1_4_/Q                                            |       | t1_4_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN60_Delay1_ou | DFRRQ_5VX1 | 0.000 |   1.269 |    0.954 | 
     | /D                                                 |       | t1_4_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.315 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.316 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.595 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.597 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.772 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    0.777 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    0.931 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    0.932 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.064 |   0.682 |    0.996 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[4] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.682 |    0.997 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.706
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.978
  Arrival Time                  1.294
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.316 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.316 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.049 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.047 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.109 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.111 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.140 |   0.567 |    0.251 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.002 |   0.570 |    0.253 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.624 |    0.307 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.000 |   0.624 |    0.307 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | DFRRQ_5VX1 | 0.438 |   1.062 |    0.746 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[10]    | BU_5VX6    | 0.000 |   1.062 |    0.746 | 
     | t1_10_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC49_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | BU_5VX6    | 0.229 |   1.291 |    0.974 | 
     | t1_10_/Q                                           |       | t1_10_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN49_Delay5_ou | DFRRQ_5VX1 | 0.003 |   1.294 |    0.978 | 
     | ]/D                                                |       | t1_10_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.317 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.318 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.597 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.599 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.779 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.781 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.942 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.630 |    0.947 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.076 |   0.706 |    1.022 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[10 |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.000 |   0.706 |    1.023 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.271
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.317 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.317 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.050 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.048 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.153 |   0.422 |    0.105 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.425 |    0.108 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.135 |   0.561 |    0.243 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.562 |    0.244 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                         | IN_5VX8    | 0.052 |   0.614 |    0.296 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk__L4_N1                                         | DFRRQ_5VX1 | 0.001 |   0.615 |    0.297 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | DFRRQ_5VX1 | 0.420 |   1.035 |    0.717 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[5]     | BU_5VX4    | 0.000 |   1.035 |    0.717 | 
     | t1_5_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC74_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | BU_5VX4    | 0.235 |   1.270 |    0.952 | 
     | t1_5_/Q                                            |       | t1_5_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN74_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.271 |    0.953 | 
     | /D                                                 |       | t1_5_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.317 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.318 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.597 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.600 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.775 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    0.780 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    0.933 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    0.935 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.065 |   0.683 |    1.000 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[5] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.000 |   0.683 |    1.001 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.706
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.979
  Arrival Time                  1.300
  Slack Time                    0.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -0.321 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -0.321 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -0.053 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -0.051 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |    0.104 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.427 |    0.106 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   |  0.141 |   0.568 |    0.247 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    |  0.003 |   0.571 |    0.250 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    |  0.051 |   0.622 |    0.301 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 |  0.000 |   0.623 |    0.302 | 
     | /C                                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | DFRRQ_5VX1 |  0.459 |   1.082 |    0.761 | 
     | /Q                                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[3]     | BU_5VX6    |  0.000 |   1.082 |    0.761 | 
     | t1_3_/A                                            |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC58_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | BU_5VX6    |  0.221 |   1.303 |    0.982 | 
     | t1_3_/Q                                            |       | t1_3_                                              |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN58_Delay5_ou | DFRRQ_5VX1 | -0.003 |   1.300 |    0.979 | 
     | /D                                                 |       | t1_3_                                              |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.321 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.322 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.601 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.604 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.783 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.786 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.946 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.630 |    0.951 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.076 |   0.706 |    1.027 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[3] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.706 |    1.027 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay4_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.690
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.945
  Arrival Time                  1.269
  Slack Time                    0.324
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk             |            |        |   0.000 |   -0.324 | 
     | clk__L1_I0/A                                       |   ^   | clk             | IN_5VX16   |  0.000 |   0.000 |   -0.324 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0      | IN_5VX16   |  0.268 |   0.268 |   -0.056 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0      | BU_5VX16   |  0.002 |   0.270 |   -0.054 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.155 |   0.425 |    0.102 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1      | BU_5VX16   |  0.001 |   0.426 |    0.102 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7      | BU_5VX16   |  0.137 |   0.563 |    0.239 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7      | IN_5VX8    |  0.001 |   0.564 |    0.240 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12     | IN_5VX8    |  0.057 |   0.621 |    0.297 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   ^   | clk__L4_N12     | DFRRQ_5VX1 |  0.001 |   0.621 |    0.298 | 
     | ]/C                                                |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 |  0.653 |   1.274 |    0.951 | 
     | ]/Q                                                |       |                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   v   | u_FI_Full1/n_61 | DFRRQ_5VX1 | -0.006 |   1.269 |    0.945 | 
     | ]/D                                                |       |                 |            |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.324 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.325 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.604 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.606 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.786 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.787 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.943 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.622 |    0.945 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.068 |   0.690 |    1.014 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.690 |    1.014 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.968
  Arrival Time                  1.296
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.328 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.328 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.060 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.058 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.097 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |    0.100 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   | 0.140 |   0.567 |    0.239 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    | 0.002 |   0.570 |    0.242 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    | 0.054 |   0.624 |    0.296 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 | 0.001 |   0.624 |    0.296 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | DFRRQ_5VX1 | 0.445 |   1.069 |    0.741 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[1]     | BU_5VX6    | 0.000 |   1.069 |    0.741 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC51_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | BU_5VX6    | 0.223 |   1.292 |    0.964 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN51_Delay5_ou | DFRRQ_5VX1 | 0.004 |   1.296 |    0.968 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.328 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.329 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.608 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.611 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.790 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.794 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    0.953 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    0.957 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.068 |   0.697 |    1.025 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[1] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.697 |    1.025 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.706
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.979
  Arrival Time                  1.309
  Slack Time                    0.330
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -0.330 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -0.330 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -0.062 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -0.060 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |    0.096 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.428 |    0.098 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   |  0.140 |   0.567 |    0.238 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    |  0.002 |   0.570 |    0.240 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    |  0.054 |   0.624 |    0.294 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 |  0.001 |   0.624 |    0.294 | 
     | /C                                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[5]     | DFRRQ_5VX1 |  0.472 |   1.096 |    0.766 | 
     | /Q                                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC83_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[5]     | BU_5VX6    | -0.009 |   1.087 |    0.757 | 
     | t1_5_/A                                            |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC83_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN83_Delay5_ou | BU_5VX6    |  0.222 |   1.309 |    0.979 | 
     | t1_5_/Q                                            |       | t1_5_                                              |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN83_Delay5_ou | DFRRQ_5VX1 |  0.000 |   1.309 |    0.979 | 
     | /D                                                 |       | t1_5_                                              |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.330 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.331 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.610 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.613 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.792 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.795 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.955 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.630 |    0.960 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.076 |   0.706 |    1.035 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[5] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.706 |    1.036 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.691
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.944
  Arrival Time                  1.278
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |        |   0.000 |   -0.334 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   |  0.000 |   0.000 |   -0.334 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   |  0.268 |   0.268 |   -0.066 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   |  0.002 |   0.270 |   -0.064 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.155 |   0.425 |    0.091 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.002 |   0.427 |    0.093 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   |  0.141 |   0.568 |    0.234 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    |  0.002 |   0.571 |    0.236 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    |  0.052 |   0.623 |    0.289 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 |  0.000 |   0.623 |    0.289 | 
     | ]/C                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[10] | DFRRQ_5VX1 |  0.668 |   1.291 |    0.957 | 
     | ]/Q                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[10] | DFRRQ_5VX1 | -0.013 |   1.278 |    0.944 | 
     | ]/D                                                |       |                                                 |            |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.334 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.335 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.614 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.617 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.796 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.798 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    0.954 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.622 |    0.956 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.068 |   0.690 |    1.024 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[10 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.001 |   0.690 |    1.025 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.706
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.977
  Arrival Time                  1.314
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.336 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.068 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.067 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.089 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.091 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.568 |    0.232 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.571 |    0.235 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.059 |   0.631 |    0.294 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.001 |   0.631 |    0.295 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[9]     | DFRRQ_5VX1 | 0.442 |   1.073 |    0.737 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC29_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[9]     | BU_5VX6    | 0.000 |   1.073 |    0.737 | 
     | t1_9_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC29_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN29_Delay1_ou | BU_5VX6    | 0.234 |   1.307 |    0.970 | 
     | t1_9_/Q                                            |       | t1_9_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN29_Delay1_ou | DFRRQ_5VX1 | 0.007 |   1.314 |    0.977 | 
     | /D                                                 |       | t1_9_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.336 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.338 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.616 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.619 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.799 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.801 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.962 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.630 |    0.966 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.076 |   0.706 |    1.042 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[9] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.706 |    1.043 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.682
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.950
  Arrival Time                  1.289
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.338 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.338 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.070 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.269 |   -0.069 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.153 |   0.422 |    0.084 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                         | BU_5VX16   | 0.003 |   0.425 |    0.087 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                         | BU_5VX16   | 0.135 |   0.561 |    0.222 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                         | IN_5VX8    | 0.001 |   0.562 |    0.223 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                         | IN_5VX8    | 0.053 |   0.614 |    0.276 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk__L4_N0                                         | DFRRQ_5VX1 | 0.001 |   0.615 |    0.277 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | DFRRQ_5VX1 | 0.417 |   1.032 |    0.694 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[1]     | BU_5VX4    | 0.000 |   1.032 |    0.694 | 
     | t1_1_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC77_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | BU_5VX4    | 0.256 |   1.288 |    0.950 | 
     | t1_1_/Q                                            |       | t1_1_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN77_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.289 |    0.950 | 
     | /D                                                 |       | t1_1_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.338 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.339 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.618 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.621 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.796 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    0.801 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    0.954 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    0.956 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.064 |   0.682 |    1.020 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[1] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.682 |    1.021 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.969
  Arrival Time                  1.307
  Slack Time                    0.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.339 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.339 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.071 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.069 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.087 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.089 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.568 |    0.229 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.571 |    0.232 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.051 |   0.622 |    0.284 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.623 |    0.284 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | DFRRQ_5VX1 | 0.461 |   1.083 |    0.745 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[2]     | BU_5VX6    | 0.000 |   1.083 |    0.745 | 
     | t1_2_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC57_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | BU_5VX6    | 0.222 |   1.306 |    0.967 | 
     | t1_2_/Q                                            |       | t1_2_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN57_Delay5_ou | DFRRQ_5VX1 | 0.002 |   1.307 |    0.969 | 
     | /D                                                 |       | t1_2_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.339 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.340 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.619 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.622 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.801 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.805 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    0.964 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    0.968 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.068 |   0.697 |    1.035 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[2] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.000 |   0.697 |    1.036 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.706
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.959
  Arrival Time                  1.299
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |        |   0.000 |   -0.340 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   |  0.000 |   0.000 |   -0.340 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   |  0.268 |   0.268 |   -0.072 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   |  0.002 |   0.270 |   -0.070 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.155 |   0.425 |    0.085 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.001 |   0.426 |    0.086 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                      | BU_5VX16   |  0.137 |   0.563 |    0.223 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7                                      | IN_5VX8    |  0.001 |   0.564 |    0.224 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13                                     | IN_5VX8    |  0.054 |   0.619 |    0.279 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   ^   | clk__L4_N13                                     | DFRRQ_5VX1 |  0.000 |   0.619 |    0.279 | 
     | ]/C                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[12] | DFRRQ_5VX1 |  0.686 |   1.305 |    0.965 | 
     | ]/Q                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[12] | DFRRQ_5VX1 | -0.006 |   1.299 |    0.959 | 
     | ]/D                                                |       |                                                 |            |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.340 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.341 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.620 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.623 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.802 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.805 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.965 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.630 |    0.970 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.076 |   0.706 |    1.046 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[12 |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.706 |    1.046 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.706
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.978
  Arrival Time                  1.320
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -0.342 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -0.342 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -0.074 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -0.072 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |    0.084 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.428 |    0.086 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   |  0.140 |   0.567 |    0.226 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    |  0.002 |   0.570 |    0.228 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6                                         | IN_5VX8    |  0.054 |   0.624 |    0.282 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   ^   | clk__L4_N6                                         | DFRRQ_5VX1 |  0.001 |   0.624 |    0.283 | 
     | /C                                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[0]     | DFRRQ_5VX1 |  0.468 |   1.092 |    0.751 | 
     | /Q                                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC42_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[0]     | BU_5VX6    | -0.009 |   1.083 |    0.742 | 
     | t1_0_/A                                            |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC42_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN42_Delay5_ou | BU_5VX6    |  0.232 |   1.316 |    0.974 | 
     | t1_0_/Q                                            |       | t1_0_                                              |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN42_Delay5_ou | DFRRQ_5VX1 |  0.004 |   1.320 |    0.978 | 
     | /D                                                 |       | t1_0_                                              |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.342 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.343 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.622 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.624 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.804 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.807 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.967 | 
     | clk__L4_I11/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.005 |   0.630 |    0.972 | 
     | clk__L4_I11/Q                                      |   ^   | clk__L4_N11 | IN_5VX8    | 0.076 |   0.706 |    1.047 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[0] |   ^   | clk__L4_N11 | DFRRQ_5VX1 | 0.001 |   0.706 |    1.048 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  1.313
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.351 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.351 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.083 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.081 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.074 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.076 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.568 |    0.217 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.571 |    0.220 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9                                         | IN_5VX8    | 0.051 |   0.622 |    0.271 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   ^   | clk__L4_N9                                         | DFRRQ_5VX1 | 0.000 |   0.623 |    0.272 | 
     | /C                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[8]     | DFRRQ_5VX1 | 0.456 |   1.079 |    0.728 | 
     | /Q                                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC24_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[8]     | BU_5VX8    | 0.000 |   1.079 |    0.728 | 
     | t1_8_/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC24_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN24_Delay1_ou | BU_5VX8    | 0.226 |   1.305 |    0.954 | 
     | t1_8_/Q                                            |       | t1_8_                                              |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN24_Delay1_ou | DFRRQ_5VX1 | 0.008 |   1.313 |    0.962 | 
     | /D                                                 |       | t1_8_                                              |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.351 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.352 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.631 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.634 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.813 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.816 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    0.976 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.629 |    0.980 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.063 |   0.692 |    1.043 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.693 |    1.044 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  1.316
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -0.353 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -0.353 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -0.085 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -0.083 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |    0.072 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.428 |    0.074 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   |  0.140 |   0.567 |    0.214 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    |  0.003 |   0.570 |    0.217 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7                                         | IN_5VX8    |  0.055 |   0.625 |    0.272 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8] |   ^   | clk__L4_N7                                         | DFRRQ_5VX1 |  0.001 |   0.626 |    0.273 | 
     | /C                                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[8]     | DFRRQ_5VX1 |  0.410 |   1.036 |    0.683 | 
     | /Q                                                 |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC79_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[8]     | BU_5VX3    |  0.000 |   1.036 |    0.683 | 
     | t1_8_/A                                            |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC79_Delay5_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN79_Delay5_ou | BU_5VX3    |  0.283 |   1.320 |    0.967 | 
     | t1_8_/Q                                            |       | t1_8_                                              |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN79_Delay5_ou | DFRRQ_5VX1 | -0.004 |   1.316 |    0.962 | 
     | /D                                                 |       | t1_8_                                              |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.353 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.354 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.633 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.636 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.816 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.819 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    0.978 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    0.982 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.068 |   0.697 |    1.050 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[8] |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.001 |   0.697 |    1.050 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.683
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.934
  Arrival Time                  1.291
  Slack Time                    0.357
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |        |   0.000 |   -0.357 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   |  0.000 |   0.000 |   -0.357 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   |  0.268 |   0.268 |   -0.089 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   |  0.002 |   0.269 |   -0.088 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                      | BU_5VX16   |  0.153 |   0.422 |    0.065 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                      | BU_5VX16   |  0.003 |   0.425 |    0.068 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                      | BU_5VX16   |  0.135 |   0.561 |    0.204 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                      | IN_5VX8    |  0.001 |   0.562 |    0.205 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                      | IN_5VX8    |  0.052 |   0.614 |    0.257 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   ^   | clk__L4_N1                                      | DFRRQ_5VX1 |  0.001 |   0.614 |    0.257 | 
     | ]/C                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[12] | DFRRQ_5VX1 |  0.682 |   1.297 |    0.940 | 
     | ]/Q                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[12] | DFRRQ_5VX1 | -0.006 |   1.291 |    0.934 | 
     | ]/D                                                |       |                                                 |            |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.357 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.358 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.637 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.639 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.815 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.462 |    0.819 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.616 |    0.973 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.618 |    0.975 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.064 |   0.682 |    1.039 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[12 |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.683 |    1.040 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.691
+ Hold                          0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.944
  Arrival Time                  1.311
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.367 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.367 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.099 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.097 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.155 |   0.425 |    0.059 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.002 |   0.427 |    0.060 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                     | BU_5VX16   | 0.141 |   0.568 |    0.201 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                     | IN_5VX8    | 0.002 |   0.571 |    0.204 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                    | IN_5VX8    | 0.052 |   0.623 |    0.256 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   ^   | clk__L4_N10                                    | DFRRQ_5VX1 | 0.001 |   0.623 |    0.256 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[6] | DFRRQ_5VX1 | 0.686 |   1.309 |    0.943 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[6] | DFRRQ_5VX1 | 0.002 |   1.311 |    0.944 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.367 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.368 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.647 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.649 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.824 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.827 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    0.979 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.613 |    0.980 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.077 |   0.690 |    1.057 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[6] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.691 |    1.058 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.943
  Arrival Time                  1.342
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.399 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.399 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.131 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.270 |   -0.129 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.155 |   0.425 |    0.027 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   | 0.002 |   0.427 |    0.028 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                     | BU_5VX16   | 0.141 |   0.568 |    0.169 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                     | IN_5VX8    | 0.002 |   0.571 |    0.172 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                    | IN_5VX8    | 0.052 |   0.623 |    0.224 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   ^   | clk__L4_N10                                    | DFRRQ_5VX1 | 0.000 |   0.623 |    0.224 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[8] | DFRRQ_5VX1 | 0.715 |   1.338 |    0.939 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[8] | DFRRQ_5VX1 | 0.004 |   1.342 |    0.943 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.399 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.400 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.679 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.681 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.861 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.862 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    1.018 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.001 |   0.621 |    1.020 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12 | IN_5VX8    | 0.072 |   0.693 |    1.091 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[8] |   ^   | clk__L4_N12 | DFRRQ_5VX1 | 0.001 |   0.693 |    1.092 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.691
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.941
  Arrival Time                  1.343
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.402 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.402 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.134 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.269 |   -0.132 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.153 |   0.422 |    0.021 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.425 |    0.024 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.135 |   0.561 |    0.159 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.562 |    0.160 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                     | IN_5VX8    | 0.053 |   0.614 |    0.213 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   ^   | clk__L4_N0                                     | DFRRQ_5VX1 | 0.001 |   0.615 |    0.213 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[3] | DFRRQ_5VX1 | 0.726 |   1.341 |    0.939 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[3] | DFRRQ_5VX1 | 0.002 |   1.343 |    0.941 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.401 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.403 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.681 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.684 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.859 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.862 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    1.013 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.613 |    1.015 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.077 |   0.690 |    1.092 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[3] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.691 |    1.093 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.691
+ Hold                          0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.941
  Arrival Time                  1.345
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.404 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.404 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.137 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.269 |   -0.135 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.153 |   0.422 |    0.018 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.425 |    0.021 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.135 |   0.561 |    0.156 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.562 |    0.157 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0                                     | IN_5VX8    | 0.053 |   0.614 |    0.210 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   ^   | clk__L4_N0                                     | DFRRQ_5VX1 | 0.000 |   0.615 |    0.210 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[0] | DFRRQ_5VX1 | 0.729 |   1.344 |    0.939 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[0] | DFRRQ_5VX1 | 0.001 |   1.345 |    0.941 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.404 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.405 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.684 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.282 |    0.687 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.175 |   0.458 |    0.862 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.461 |    0.865 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.612 |    1.016 | 
     | clk__L4_I3/A                                       |   v   | clk__L3_N1 | IN_5VX6    | 0.002 |   0.613 |    1.018 | 
     | clk__L4_I3/Q                                       |   ^   | clk__L4_N3 | IN_5VX6    | 0.077 |   0.690 |    1.095 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[0] |   ^   | clk__L4_N3 | DFRRQ_5VX1 | 0.001 |   0.691 |    1.096 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay6_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.697
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.364
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |        |   0.000 |   -0.408 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   |  0.000 |   0.000 |   -0.408 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   |  0.268 |   0.268 |   -0.140 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   |  0.002 |   0.270 |   -0.138 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.155 |   0.425 |    0.018 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   |  0.002 |   0.428 |    0.020 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4                                         | BU_5VX16   |  0.140 |   0.567 |    0.160 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4                                         | IN_5VX8    |  0.003 |   0.570 |    0.163 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7                                         | IN_5VX8    |  0.055 |   0.625 |    0.218 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11 |   ^   | clk__L4_N7                                         | DFRRQ_5VX1 |  0.001 |   0.626 |    0.218 | 
     | ]/C                                                |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[11]    | DFRRQ_5VX1 |  0.395 |   1.021 |    0.613 | 
     | ]/Q                                                |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC164_Delay5_o |   v   | u_FI_Full1/u_GilbertTransformer/Delay5_out1[11]    | BU_5VX2    |  0.000 |   1.021 |    0.613 | 
     | ut1_11_/A                                          |       |                                                    |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC164_Delay5_o |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN164_Delay5_o | BU_5VX2    |  0.349 |   1.370 |    0.962 | 
     | ut1_11_/Q                                          |       | ut1_11_                                            |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN164_Delay5_o | DFRRQ_5VX1 | -0.005 |   1.364 |    0.957 | 
     | ]/D                                                |       | ut1_11_                                            |            |        |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.408 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.409 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.688 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.690 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.870 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.873 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    1.032 | 
     | clk__L4_I7/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    1.037 | 
     | clk__L4_I7/Q                                       |   ^   | clk__L4_N7 | IN_5VX8    | 0.068 |   0.697 |    1.104 | 
     | u_FI_Full1/u_GilbertTransformer/Delay6_out1_reg[11 |   ^   | clk__L4_N7 | DFRRQ_5VX1 | 0.001 |   0.697 |    1.105 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.942
  Arrival Time                  1.356
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |        |   0.000 |   -0.414 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   |  0.000 |   0.000 |   -0.414 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   |  0.268 |   0.268 |   -0.146 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   |  0.002 |   0.270 |   -0.144 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   |  0.155 |   0.425 |    0.012 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   |  0.001 |   0.426 |    0.012 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                     | BU_5VX16   |  0.137 |   0.563 |    0.149 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7                                     | IN_5VX8    |  0.001 |   0.564 |    0.150 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12                                    | IN_5VX8    |  0.057 |   0.621 |    0.207 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   ^   | clk__L4_N12                                    | DFRRQ_5VX1 |  0.001 |   0.621 |    0.208 | 
     | /C                                                 |       |                                                |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[0] | DFRRQ_5VX1 |  0.735 |   1.356 |    0.943 | 
     | /Q                                                 |       |                                                |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[0] | DFRRQ_5VX1 | -0.001 |   1.356 |    0.942 | 
     | /D                                                 |       |                                                |            |        |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.414 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.415 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.694 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.697 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.876 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.880 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    1.039 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    1.042 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.066 |   0.695 |    1.108 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[0] |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.001 |   0.695 |    1.109 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.952
  Arrival Time                  1.367
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -0.414 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -0.414 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -0.147 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -0.145 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |    0.011 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |    0.013 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                         | BU_5VX16   | 0.141 |   0.568 |    0.154 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                         | IN_5VX8    | 0.002 |   0.571 |    0.156 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                        | IN_5VX8    | 0.052 |   0.623 |    0.208 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   ^   | clk__L4_N10                                        | DFRRQ_5VX1 | 0.000 |   0.623 |    0.209 | 
     | ]/C                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[10]    | DFRRQ_5VX1 | 0.411 |   1.034 |    0.619 | 
     | ]/Q                                                |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC40_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[10]    | BU_5VX3    | 0.000 |   1.034 |    0.619 | 
     | t1_10_/A                                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/FE_OFC40_Delay1_ou |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN40_Delay1_ou | BU_5VX3    | 0.332 |   1.365 |    0.951 | 
     | t1_10_/Q                                           |       | t1_10_                                             |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   v   | u_FI_Full1/u_GilbertTransformer/FE_OFN40_Delay1_ou | DFRRQ_5VX1 | 0.001 |   1.367 |    0.952 | 
     | ]/D                                                |       | t1_10_                                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.414 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.416 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.694 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.697 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.877 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.879 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    1.040 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.629 |    1.043 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.063 |   0.692 |    1.107 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[10 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.693 |    1.107 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay3_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.690
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.936
  Arrival Time                  1.367
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                 |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                             |            |        |   0.000 |   -0.431 | 
     | clk__L1_I0/A                                       |   ^   | clk                                             | IN_5VX16   |  0.000 |   0.000 |   -0.431 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                      | IN_5VX16   |  0.268 |   0.268 |   -0.163 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                      | BU_5VX16   |  0.002 |   0.270 |   -0.161 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.155 |   0.425 |   -0.005 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1                                      | BU_5VX16   |  0.002 |   0.427 |   -0.004 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6                                      | BU_5VX16   |  0.141 |   0.568 |    0.137 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6                                      | IN_5VX8    |  0.002 |   0.571 |    0.140 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10                                     | IN_5VX8    |  0.052 |   0.623 |    0.192 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   ^   | clk__L4_N10                                     | DFRRQ_5VX1 |  0.000 |   0.623 |    0.192 | 
     | ]/C                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[11] | DFRRQ_5VX1 |  0.746 |   1.369 |    0.939 | 
     | ]/Q                                                |       |                                                 |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   v   | u_FI_Full1/u_GilbertTransformer/Delay2_out1[11] | DFRRQ_5VX1 | -0.002 |   1.367 |    0.936 | 
     | ]/D                                                |       |                                                 |            |        |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.431 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.432 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.711 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.713 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.893 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.001 |   0.463 |    0.894 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7  | BU_5VX16   | 0.156 |   0.620 |    1.050 | 
     | clk__L4_I13/A                                      |   v   | clk__L3_N7  | IN_5VX8    | 0.002 |   0.622 |    1.052 | 
     | clk__L4_I13/Q                                      |   ^   | clk__L4_N13 | IN_5VX8    | 0.068 |   0.690 |    1.121 | 
     | u_FI_Full1/u_GilbertTransformer/Delay3_out1_reg[11 |   ^   | clk__L4_N13 | DFRRQ_5VX1 | 0.000 |   0.690 |    1.121 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay2_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.693
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.952
  Arrival Time                  1.383
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |       |   0.000 |   -0.431 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   | 0.000 |   0.000 |   -0.431 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   | 0.268 |   0.268 |   -0.163 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   | 0.002 |   0.269 |   -0.162 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.153 |   0.422 |   -0.009 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0                                     | BU_5VX16   | 0.003 |   0.425 |   -0.006 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0                                     | BU_5VX16   | 0.135 |   0.561 |    0.130 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0                                     | IN_5VX8    | 0.001 |   0.562 |    0.131 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1                                     | IN_5VX8    | 0.052 |   0.614 |    0.183 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   ^   | clk__L4_N1                                     | DFRRQ_5VX4 | 0.001 |   0.614 |    0.183 | 
     | /C                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[7] | DFRRQ_5VX4 | 0.768 |   1.382 |    0.951 | 
     | /Q                                                 |       |                                                |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7] |   v   | u_FI_Full1/u_GilbertTransformer/Delay1_out1[7] | DFRRQ_5VX1 | 0.000 |   1.383 |    0.952 | 
     | /D                                                 |       |                                                |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.431 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.432 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    0.711 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    0.714 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.462 |    0.893 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    0.896 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.160 |   0.625 |    1.056 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.629 |    1.060 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.063 |   0.692 |    1.123 | 
     | u_FI_Full1/u_GilbertTransformer/Delay2_out1_reg[7] |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.693 |    1.124 | 
     | /C                                                 |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay5_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5]/Q (v) triggered 
by  leading edge of 'Clock'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.044
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.940
  Arrival Time                  1.378
  Slack Time                    0.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                      Net                       |    Cell    |  Delay | Arrival | Required | 
     |                                                    |       |                                                |            |        |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------------------------------------------+------------+--------+---------+----------| 
     | clk                                                |   ^   | clk                                            |            |        |   0.000 |   -0.439 | 
     | clk__L1_I0/A                                       |   ^   | clk                                            | IN_5VX16   |  0.000 |   0.000 |   -0.439 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                     | IN_5VX16   |  0.268 |   0.268 |   -0.171 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                     | BU_5VX16   |  0.002 |   0.270 |   -0.169 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                     | BU_5VX16   |  0.155 |   0.425 |   -0.013 | 
     | clk__L3_I7/A                                       |   v   | clk__L2_N1                                     | BU_5VX16   |  0.001 |   0.426 |   -0.013 | 
     | clk__L3_I7/Q                                       |   v   | clk__L3_N7                                     | BU_5VX16   |  0.137 |   0.563 |    0.124 | 
     | clk__L4_I12/A                                      |   v   | clk__L3_N7                                     | IN_5VX8    |  0.001 |   0.564 |    0.125 | 
     | clk__L4_I12/Q                                      |   ^   | clk__L4_N12                                    | IN_5VX8    |  0.057 |   0.621 |    0.182 | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   ^   | clk__L4_N12                                    | DFRRQ_5VX1 |  0.000 |   0.621 |    0.183 | 
     | /C                                                 |       |                                                |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay4_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[5] | DFRRQ_5VX1 |  0.760 |   1.381 |    0.943 | 
     | /Q                                                 |       |                                                |            |        |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5] |   v   | u_FI_Full1/u_GilbertTransformer/Delay4_out1[5] | DFRRQ_5VX1 | -0.003 |   1.378 |    0.940 | 
     | /D                                                 |       |                                                |            |        |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.439 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.440 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.719 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    0.721 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.462 |    0.901 | 
     | clk__L3_I4/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.004 |   0.466 |    0.904 | 
     | clk__L3_I4/Q                                       |   v   | clk__L3_N4 | BU_5VX16   | 0.159 |   0.625 |    1.063 | 
     | clk__L4_I6/A                                       |   v   | clk__L3_N4 | IN_5VX8    | 0.004 |   0.629 |    1.067 | 
     | clk__L4_I6/Q                                       |   ^   | clk__L4_N6 | IN_5VX8    | 0.066 |   0.695 |    1.133 | 
     | u_FI_Full1/u_GilbertTransformer/Delay5_out1_reg[5] |   ^   | clk__L4_N6 | DFRRQ_5VX1 | 0.001 |   0.695 |    1.134 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

