// Seed: 1143130283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  tri id_1;
  assign id_1 = 1;
  assign id_1 = id_1 === 1'b0;
  final @(posedge 1'b0 or 1 or negedge 1) if (id_1) id_1 = id_1;
  supply0 id_2 = id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  final id_1 = id_2;
endmodule
