# METHOD OF FABRICATING AN MOS MEMORY ARRAY HAVING ELECTRICALLY PROGRAMMABLE AND ELECTRICALLY ERASABLE STORAGE DEVICES INCORPORATED THEREIN