Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Dec 25 00:38:56 2018
| Host         : LAPTOP-TA7K8CE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_main_wrapper_control_sets_placed.rpt
| Design       : design_main_wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            1 |
|      6 |            1 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        | Enable Signal |                                                                         Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_main_i/xup_and2_3/y                                |               |                                                                                                                                                                  |                1 |              1 |
|  design_main_i/xup_clk_divider_0/inst/clkout               |               |                                                                                                                                                                  |                4 |              5 |
|  design_main_i/xup_clk_divider_0/inst/clkout               |               | design_main_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count |                2 |              6 |
|  design_main_i/storage_wrapper_0/U0/storage_i/xup_and2_0/y |               |                                                                                                                                                                  |                4 |             12 |
|  clk_IBUF_BUFG                                             |               |                                                                                                                                                                  |                9 |             25 |
|  clk_IBUF_BUFG                                             |               | design_main_i/xup_clk_divider_0/inst/clear                                                                                                                       |                8 |             32 |
+------------------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


