Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 29 11:24:45 2016
| Host         : Sphinx running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file ./xsadd_rand_gen_artix7_l12.rpt -cells [get_cells U]
| Design       : SAMPLE
| Device       : 7a15tcsg324-3
| Design State : Routed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 1275 |     0 |     10400 | 12.26 |
|   LUT as Logic          | 1275 |     0 |     10400 | 12.26 |
|   LUT as Memory         |    0 |     0 |      9600 |  0.00 |
| Slice Registers         | 1218 |     0 |     20800 |  5.86 |
|   Register as Flip Flop | 1218 |     0 |     20800 |  5.86 |
|   Register as Latch     |    0 |     0 |     20800 |  0.00 |
| F7 Muxes                |    0 |     0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |      8150 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 455   |          Yes |           - |          Set |
| 763   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------------------------+---------+-------+-----------+-------+
|                          Site Type                          |   Used  | Fixed | Available | Util% |
+-------------------------------------------------------------+---------+-------+-----------+-------+
| Slice                                                       |     344 |     0 |      8150 |  4.22 |
|   SLICEL                                                    |     212 |     0 |           |       |
|   SLICEM                                                    |     132 |     0 |           |       |
| LUT as Logic                                                |    1275 |     0 |     10400 | 12.26 |
|   using O5 output only                                      |       0 |       |           |       |
|   using O6 output only                                      |    1254 |       |           |       |
|   using O5 and O6                                           |      21 |       |           |       |
| LUT as Memory                                               |       0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                                    |       0 |     0 |           |       |
|   LUT as Shift Register                                     |       0 |     0 |           |       |
| LUT Flip Flop Pairs                                         |    1313 |     0 |     10400 | 12.63 |
|   fully used LUT-FF pairs                                   |     739 |       |           |       |
|   LUT-FF pairs with unused LUT                              |      38 |       |           |       |
|   LUT-FF pairs with unused Flip Flop                        |     536 |       |           |       |
| Unique Control Sets                                         |       2 |       |           |       |
| Minimum number of registers lost to control set restriction | 6(Lost) |       |           |       |
+-------------------------------------------------------------+---------+-------+-----------+-------+


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        25 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        25 |  0.00 |
|   RAMB18       |    0 |     0 |        50 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |        45 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       210 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFGDS                     |    0 |     0 |       202 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       210 |  0.00 |
| OLOGIC                      |    0 |     0 |       210 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  763 |        Flop & Latch |
| FDPE     |  455 |        Flop & Latch |
| LUT2     |  448 |                 LUT |
| LUT4     |  396 |                 LUT |
| LUT6     |  214 |                 LUT |
| LUT5     |  119 |                 LUT |
| LUT3     |  119 |                 LUT |
| CARRY4   |   96 |          CarryLogic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 29 11:25:28 2016
| Host         : Sphinx running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./xsadd_rand_gen_artix7_l12.rpt -append
| Design       : SAMPLE
| Device       : 7a15t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 U/curr_status_reg[11][status][0][25]/C
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U/curr_status_reg[6][status][3][11]/D
                            (rising edge-triggered cell FDPE clocked by CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK rise@4.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.684ns (19.899%)  route 2.753ns (80.101%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 7.303 - 4.000 ) 
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.313    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.389 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1602, routed)        1.235     3.624    U/CLK
    SLICE_X8Y33          FDPE                                         r  U/curr_status_reg[11][status][0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDPE (Prop_fdpe_C_Q)         0.393     4.017 r  U/curr_status_reg[11][status][0][25]/Q
                         net (fo=15, routed)          0.986     5.002    U/curr_status_reg[11][status_n_0_][0][25]
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.097     5.099 r  U/curr_status[0][status][3][7]_i_1/O
                         net (fo=6, routed)           0.676     5.775    U/R101_in[22]
    SLICE_X7Y26          LUT5 (Prop_lut5_I4_O)        0.097     5.872 r  U/curr_status[2][status][3][29]_i_1/O
                         net (fo=4, routed)           0.752     6.623    U/generator_status[0]111_out[29]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.097     6.720 r  U/curr_status[6][status][3][11]_i_1/O
                         net (fo=2, routed)           0.341     7.061    U/R81_in[22]
    SLICE_X10Y21         FDPE                                         r  U/curr_status_reg[6][status][3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        4.000     4.000 r  
    N15                                               0.000     4.000 r  CLK (IN)
                         net (fo=0)                   0.000     4.000    CLK
    N15                  IBUF (Prop_ibuf_I_O)         0.680     4.680 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.421     6.101    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     6.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1602, routed)        1.130     7.303    U/CLK
    SLICE_X10Y21         FDPE                                         r  U/curr_status_reg[6][status][3][11]/C
                         clock pessimism              0.276     7.579    
                         clock uncertainty           -0.035     7.543    
    SLICE_X10Y21         FDPE (Setup_fdpe_C_D)        0.002     7.545    U/curr_status_reg[6][status][3][11]
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  0.484    




