$date
	Sat Oct 31 11:40:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module a $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 ! Q $end
$var wire 1 ' aJ $end
$var wire 1 ( aK $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 ) nK $end
$var wire 1 * nQ $end
$var wire 1 + q $end
$var wire 1 & reset $end
$scope module u $end
$var wire 1 ! D $end
$var wire 1 $ clk $end
$var wire 1 & enable $end
$var wire 1 % reset $end
$var reg 1 , Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
z*
x)
x(
x'
x&
x%
x$
x#
x"
z!
$end
#1
1)
0'
0#
0"
0%
0$
0&
#2
1$
#4
0$
#5
1&
#6
z,
1$
#7
0&
#8
0$
#9
0,
x'
1"
1%
#10
1$
#11
0%
#12
0$
#13
0'
0"
1%
#14
1$
#15
0+
0(
0)
1#
#16
0$
#17
x+
x(
x'
1)
1"
0#
#18
1$
#19
0(
0)
1#
#20
0$
