0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sim_1/new/FA_4bit_st_tb_no_0007.v,1708841861,verilog,,,,FA_4bit_st_tb_no_0007,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sources_1/new/FA_4bit_st_no_0007.v,1708841730,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sources_1/new/FA_bh.v,,FA_4bit_st_no_0007,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sources_1/new/FA_bh.v,1708841234,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_st_no_0007/FA_4bit_st_no_0007.srcs/sim_1/new/FA_4bit_st_tb_no_0007.v,,FA_bh,,,,,,,,
