# Design code 

module HA(a,b,sum,carry);
input a,b;
output wire sum,carry;
assign sum = a^b;
assign carry = a&b;
endmodule


# Testbench

module HA_TB;
reg a,b;
wire sum,carry;
HA uut(.a(a), .b(b), .sum(sum), .carry(carry));
initial begin
$dumpfile("HA.vcd");
$dumpvars(0,HA_TB);
$monitor("time=%0t | a=%b b=%b | sum=%b carry=%b", $time, a, b, sum, carry);
#5 a=0;b=0;
#5 a=0;b=1;
#5 a=1;b=0;    
#5 a=1;b=1;
#5
$finish;
end
endmodule
