<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun May  3 23:00:00 2020" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="top" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="RX" SIGIS="undef" SIGNAME="External_Ports_RX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_0" PORT="RX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="TX" SIGIS="undef" SIGNAME="uart_0_TX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_0" PORT="TX"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cts" SIGIS="undef" SIGNAME="External_Ports_cts">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_0" PORT="cts"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="resetn"/>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rts" SIGIS="undef" SIGNAME="uart_0_rts">
      <CONNECTIONS>
        <CONNECTION INSTANCE="uart_0" PORT="rts"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clock" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_in1"/>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_0" HWVERSION="8.4" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     1.40565 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="top_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="518"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="ena_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="wena_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="data_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_1" HWVERSION="8.4" INSTANCE="blk_mem_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     1.40565 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="top_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="518"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="ena_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="wena_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="data_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_2" HWVERSION="8.4" INSTANCE="blk_mem_gen_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     1.40565 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="top_blk_mem_gen_2_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="518"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="ena_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="wena_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="data_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_3" HWVERSION="8.4" INSTANCE="blk_mem_gen_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     1.40565 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="top_blk_mem_gen_3_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="518"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="ena_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="wena_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="data_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_4" HWVERSION="8.4" INSTANCE="blk_mem_gen_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     1.40565 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="top_blk_mem_gen_4_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="518"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="ena_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="wena_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_4_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="data_4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/blk_mem_gen_5" HWVERSION="8.4" INSTANCE="blk_mem_gen_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="518"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="8"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="518"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     1.40565 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="top_blk_mem_gen_5_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="8"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="518"/>
        <PARAMETER NAME="Read_Width_A" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="8"/>
        <PARAMETER NAME="Read_Width_B" VALUE="8"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="true"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clka" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="ena_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="wena_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_write_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_5_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="data_5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ena"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bram_controller_v2_0" HWVERSION="1.0" INSTANCE="bram_controller_v2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bram_controller_v2" VLNV="xilinx.com:module_ref:bram_controller_v2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_bram_controller_v2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="conv_bram_data" RIGHT="0" SIGIS="undef" SIGNAME="master_controller_v2_0_sopu_ilb_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="sopu_ilb_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="conv_bram_rtr" SIGIS="undef" SIGNAME="bram_controller_v2_0_conv_bram_rtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="sopu_ilb_rtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="conv_bram_rts" SIGIS="undef" SIGNAME="master_controller_v2_0_sopu_ilb_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="sopu_ilb_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_conv_data_0" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="ilb_sopu_data0"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="ilb_sopu_data0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_conv_data_1" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="ilb_sopu_data1"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="ilb_sopu_data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_conv_data_2" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="ilb_sopu_data2"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="ilb_sopu_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_conv_data_3" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="ilb_sopu_data3"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="ilb_sopu_data3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_conv_data_4" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="ilb_sopu_data4"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="ilb_sopu_data4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_conv_data_5" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="ilb_sopu_data5"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="ilb_sopu_data5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_conv_rts" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="ilb_sopu_rts"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="ilb_sopu_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="bram_write_data" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_write_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="dina"/>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="dina"/>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="dina"/>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="dina"/>
            <CONNECTION INSTANCE="blk_mem_gen_5" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="addra"/>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="addra"/>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="addra"/>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="addra"/>
            <CONNECTION INSTANCE="blk_mem_gen_5" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ena_0" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ena_1" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ena_2" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ena_3" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ena_4" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ena_5" SIGIS="undef" SIGNAME="bram_controller_v2_0_ena_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_5" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="wena_0" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="wena_1" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="wena_2" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="wena_3" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="wena_4" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="wena_5" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_wena_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_5" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_0" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_1" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_2" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_2_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_3" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_4" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_4_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_5" RIGHT="0" SIGIS="undef" SIGNAME="blk_mem_gen_5_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_5" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/clk_wiz_0" HWVERSION="6.0" INSTANCE="clk_wiz_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="top_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="1"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1__100.00000______0.000______50.0______130.958_____98.575"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="100.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="1.0"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="100.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="64.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="80.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="600.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1200.000"/>
        <PARAMETER NAME="Component_Name" VALUE="top_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="resetn"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="130.958"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="98.575"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="resetn" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_2" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_3" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_4" PORT="clka"/>
            <CONNECTION INSTANCE="blk_mem_gen_5" PORT="clka"/>
            <CONNECTION INSTANCE="fp_sop_0" PORT="ap_clk"/>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="clk"/>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="clk"/>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="clk"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="clk"/>
            <CONNECTION INSTANCE="uart_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2005022247" FULLNAME="/fp_sop_0" HWVERSION="1.0" INSTANCE="fp_sop_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fp_sop" VLNV="xilinx.com:hls:fp_sop:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_fp_sop_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="3"/>
        <PARAMETER NAME="II" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="out_val_ap_vld" SIGIS="undef" SIGNAME="fp_sop_0_out_val_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="fp_out_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_start" SIGIS="undef" SIGNAME="master_controller_v2_0_fp_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="fp_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_done" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_idle" SIGIS="undef"/>
        <PORT DIR="O" NAME="ap_ready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_0" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_1" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_2" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_3" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_4" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_5" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_6" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_7" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_8" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_9" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_10" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_11" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_12" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_13" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_14" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_15" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_16" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_17" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_18" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_19" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_20" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_21" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_22" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_23" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg23">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_24" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_25" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_26" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg26">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg26"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_27" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg27">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg27"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_28" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_29" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg29">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg29"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_30" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_31" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg31">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_32" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_33" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg33">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg33"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_34" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg34">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg34"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_35" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg35">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg35"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_36" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg36">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg36"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_37" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg37">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg37"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_38" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg38">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg38"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_39" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg39">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg39"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_40" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg40">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg40"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_41" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg41">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg41"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_42" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg42">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg42"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_43" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg43">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg43"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_44" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg44">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg44"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_45" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg45">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg45"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_46" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg46">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg46"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_47" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg47">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg47"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="kernel_patch_48" RIGHT="0" SIGIS="data" SIGNAME="kernel_bank_v2_0_kernel_reg48">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_reg48"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_0" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_1" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_2" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_3" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_4" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_5" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_6" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_7" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_8" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_9" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_10" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_11" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_12" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_13" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_14" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_15" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_16" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_17" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_18" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_19" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_20" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_21" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_22" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_23" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg23">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_24" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_25" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_26" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg26">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg26"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_27" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg27">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg27"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_28" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_29" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg29">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg29"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_30" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_31" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg31">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_32" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_33" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg33">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg33"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_34" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg34">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg34"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_35" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg35">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg35"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_36" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg36">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg36"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_37" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg37">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg37"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_38" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg38">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg38"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_39" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg39">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg39"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_40" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg40">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg40"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_41" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg41">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg41"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_42" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg42">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg42"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_43" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg43">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg43"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_44" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg44">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg44"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_45" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg45">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg45"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_46" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg46">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg46"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_47" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg47">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg47"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pixel_window_48" RIGHT="0" SIGIS="data" SIGNAME="img_window_v2_0_img_wd_reg48">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="img_wd_reg48"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="out_val" RIGHT="0" SIGIS="data" SIGNAME="fp_sop_0_out_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="fp_out_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ap_ctrl" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="start" PHYSICAL="ap_start"/>
            <PORTMAP LOGICAL="done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ready" PHYSICAL="ap_ready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/img_window_v2_0" HWVERSION="1.0" INSTANCE="img_window_v2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="img_window_v2" VLNV="xilinx.com:module_ref:img_window_v2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_img_window_v2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_sopu_rts" SIGIS="undef" SIGNAME="uart_0_uart_x_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="uart_x_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_sopu_rtr" SIGIS="undef" SIGNAME="master_controller_v2_0_uart_sopu_rtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="uart_sopu_rtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart_sopu_data" RIGHT="0" SIGIS="undef" SIGNAME="uart_0_uart_x_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="uart_x_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fake_sopu_rts" SIGIS="undef" SIGNAME="master_controller_v2_0_fake_sopu_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="fake_sopu_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ilb_sopu_rts" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data0" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data1" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data2" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data3" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data4" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data5" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="kernel_full" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg0" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg1" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg2" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg3" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg4" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg5" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg6" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg7" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg8" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg9" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg10" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg11" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg12" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg13" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg14" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg15" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg16" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg17" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg18" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg19" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg20" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg21" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg22" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg23" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg23">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg24" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg25" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg26" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg26">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_26"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg27" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg27">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_27"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg28" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg29" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg29">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_29"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg30" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg31" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg31">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg32" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg33" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg33">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_33"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg34" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg34">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_34"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg35" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg35">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_35"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg36" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg36">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_36"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg37" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg37">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_37"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg38" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg38">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_38"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg39" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg39">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_39"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg40" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg40">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_40"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg41" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg41">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_41"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg42" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg42">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_42"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg43" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg43">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_43"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg44" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg44">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_44"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg45" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg45">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_45"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg46" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg46">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_46"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg47" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg47">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_47"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="img_wd_reg48" RIGHT="0" SIGIS="undef" SIGNAME="img_window_v2_0_img_wd_reg48">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="pixel_window_48"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/kernel_bank_v2_0" HWVERSION="1.0" INSTANCE="kernel_bank_v2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="kernel_bank_v2" VLNV="xilinx.com:module_ref:kernel_bank_v2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_kernel_bank_v2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_sopu_rts" SIGIS="undef" SIGNAME="uart_0_uart_x_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="uart_x_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_sopu_rtr" SIGIS="undef" SIGNAME="master_controller_v2_0_uart_sopu_rtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="uart_sopu_rtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart_sopu_data" RIGHT="0" SIGIS="undef" SIGNAME="uart_0_uart_x_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="uart_x_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="kernel_full" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="kernel_full"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="kernel_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg0" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg1" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg2" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg3" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg4" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg5" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg6" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg7" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg8" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg9" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg10" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg11" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg12" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg13" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg14" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg15" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg16" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg17" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg18" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg19" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg20" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg20">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_20"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg21" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg21">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_21"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg22" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg22">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_22"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg23" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg23">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_23"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg24" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg25" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg25">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_25"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg26" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg26">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_26"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg27" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg27">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_27"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg28" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg28">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_28"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg29" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg29">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_29"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg30" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg30">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_30"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg31" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg31">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_31"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg32" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg33" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg33">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_33"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg34" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg34">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_34"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg35" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg35">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_35"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg36" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg36">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_36"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg37" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg37">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_37"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg38" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg38">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_38"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg39" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg39">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_39"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg40" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg40">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_40"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg41" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg41">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_41"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg42" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg42">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_42"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg43" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg43">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_43"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg44" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg44">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_44"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg45" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg45">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_45"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg46" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg46">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_46"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg47" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg47">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_47"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="kernel_reg48" RIGHT="0" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_reg48">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="kernel_patch_48"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/master_controller_v2_0" HWVERSION="1.0" INSTANCE="master_controller_v2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="master_controller_v2" VLNV="xilinx.com:module_ref:master_controller_v2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_master_controller_v2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_sopu_rts" SIGIS="undef" SIGNAME="uart_0_uart_x_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="uart_x_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fake_sopu_rts" SIGIS="undef" SIGNAME="master_controller_v2_0_fake_sopu_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="fake_sopu_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_sopu_rtr" SIGIS="undef" SIGNAME="master_controller_v2_0_uart_sopu_rtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="uart_sopu_rtr"/>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="uart_sopu_rtr"/>
            <CONNECTION INSTANCE="uart_0" PORT="uart_x_rtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="uart_sopu_data" RIGHT="0" SIGIS="undef" SIGNAME="uart_0_uart_x_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="uart_x_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sopu_uart_rts" SIGIS="undef" SIGNAME="master_controller_v2_0_sopu_uart_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="x_uart_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sopu_uart_rtr" SIGIS="undef" SIGNAME="uart_0_x_uart_rtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="x_uart_rtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sopu_uart_data" RIGHT="0" SIGIS="undef" SIGNAME="master_controller_v2_0_sopu_uart_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="uart_0" PORT="x_uart_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sopu_ilb_rts" SIGIS="undef" SIGNAME="master_controller_v2_0_sopu_ilb_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="conv_bram_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sopu_ilb_rtr" SIGIS="undef" SIGNAME="bram_controller_v2_0_conv_bram_rtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="conv_bram_rtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sopu_ilb_data" RIGHT="0" SIGIS="undef" SIGNAME="master_controller_v2_0_sopu_ilb_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="conv_bram_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ilb_sopu_rts" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data0" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data1" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data2" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data3" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data4" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ilb_sopu_data5" RIGHT="0" SIGIS="undef" SIGNAME="bram_controller_v2_0_bram_conv_data_5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="bram_conv_data_5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="kernel_full" SIGIS="undef" SIGNAME="kernel_bank_v2_0_kernel_full">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="kernel_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fp_enable" SIGIS="undef" SIGNAME="master_controller_v2_0_fp_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="fp_out_valid" SIGIS="undef" SIGNAME="fp_sop_0_out_val_ap_vld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="out_val_ap_vld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="fp_out_data" RIGHT="0" SIGIS="undef" SIGNAME="fp_sop_0_out_val">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="out_val"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="External_Ports_sys_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fp_sop_0" PORT="ap_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="rst"/>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="rst"/>
            <CONNECTION INSTANCE="bram_controller_v2_0" PORT="rst"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="rst"/>
            <CONNECTION INSTANCE="uart_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/uart_0" HWVERSION="1.0" INSTANCE="uart_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart" VLNV="xilinx.com:module_ref:uart:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_SPEED" VALUE="100000000"/>
        <PARAMETER NAME="BAUD_RATE" VALUE="6000000"/>
        <PARAMETER NAME="Component_Name" VALUE="top_uart_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_wiz_0_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_wiz_0" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="uart_x_rtr" SIGIS="undef" SIGNAME="master_controller_v2_0_uart_sopu_rtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="uart_sopu_rtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="uart_x_data" RIGHT="0" SIGIS="undef" SIGNAME="uart_0_uart_x_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="uart_sopu_data"/>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="uart_sopu_data"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="uart_sopu_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="uart_x_rts" SIGIS="undef" SIGNAME="uart_0_uart_x_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="img_window_v2_0" PORT="uart_sopu_rts"/>
            <CONNECTION INSTANCE="kernel_bank_v2_0" PORT="uart_sopu_rts"/>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="uart_sopu_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="x_uart_rts" SIGIS="undef" SIGNAME="master_controller_v2_0_sopu_uart_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="sopu_uart_rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="x_uart_data" RIGHT="0" SIGIS="undef" SIGNAME="master_controller_v2_0_sopu_uart_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="sopu_uart_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="x_uart_rtr" SIGIS="undef" SIGNAME="uart_0_x_uart_rtr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="master_controller_v2_0" PORT="sopu_uart_rtr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RX" SIGIS="undef" SIGNAME="External_Ports_RX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rts" SIGIS="undef" SIGNAME="uart_0_rts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TX" SIGIS="undef" SIGNAME="uart_0_TX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cts" SIGIS="undef" SIGNAME="External_Ports_cts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cts"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
