<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>SOC_XWR16XX_DSS_INTERRUPTS_MAP</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SOC_XWR16XX_DSS_INTERRUPTS_MAP</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros that define VIM Interrupt Mapping.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2c6c2a10e02922a6beca429fc4f09886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2c6c2a10e02922a6beca429fc4f09886">SOC_XWR16XX_DSS_INTC_EVENT0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2c6c2a10e02922a6beca429fc4f09886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dac804d057d9b10f0ad388611302694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8dac804d057d9b10f0ad388611302694">SOC_XWR16XX_DSS_INTC_EVENT1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8dac804d057d9b10f0ad388611302694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d7b73d1e5b99ebf239cdb6d8b34d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21d7b73d1e5b99ebf239cdb6d8b34d24">SOC_XWR16XX_DSS_INTC_EVENT2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga21d7b73d1e5b99ebf239cdb6d8b34d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6138adbc79d5431e684c59ae432ed445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6138adbc79d5431e684c59ae432ed445">SOC_XWR16XX_DSS_INTC_EVENT3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6138adbc79d5431e684c59ae432ed445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214d287f9deb6815d20030612355193b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga214d287f9deb6815d20030612355193b">SOC_XWR16XX_DSS_INTC_IDMAINT0</a>&#160;&#160;&#160;(13U)    /* IDMA channel 0 interrupt */</td></tr>
<tr class="separator:ga214d287f9deb6815d20030612355193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc29c38f2dcf3ef43ce02798cfcc89c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadc29c38f2dcf3ef43ce02798cfcc89c4">SOC_XWR16XX_DSS_INTC_IDMAINT1</a>&#160;&#160;&#160;(14U)    /* IDMA channel 1 interrupt */</td></tr>
<tr class="separator:gadc29c38f2dcf3ef43ce02798cfcc89c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c95511573b08e6afc0d4dd202ad573c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2c95511573b08e6afc0d4dd202ad573c">SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_DONE</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2c95511573b08e6afc0d4dd202ad573c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82eb422b1867127019c11f0a17b110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f82eb422b1867127019c11f0a17b110">SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_ERR</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1f82eb422b1867127019c11f0a17b110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abeea869b83a65669f25dc88146ee86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6abeea869b83a65669f25dc88146ee86">SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_DONE</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga6abeea869b83a65669f25dc88146ee86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28730319520092fc3dce37b2e4fc83a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga28730319520092fc3dce37b2e4fc83a1">SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_ERR</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga28730319520092fc3dce37b2e4fc83a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa535d15e6a33d84d8b3d231ebdb3b324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa535d15e6a33d84d8b3d231ebdb3b324">SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_DONE</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa535d15e6a33d84d8b3d231ebdb3b324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08566366122195bdf7dd4f7c4c509cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac08566366122195bdf7dd4f7c4c509cb">SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_ERR</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac08566366122195bdf7dd4f7c4c509cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39978bc55f97fdc33d02053d4612e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga39978bc55f97fdc33d02053d4612e9ba">SOC_XWR16XX_DSS_INTC_EVENT_CBUFF_IRQ</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga39978bc55f97fdc33d02053d4612e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592f34da6540580ede6229b6279705f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga592f34da6540580ede6229b6279705f1">SOC_XWR16XX_DSS_INTC_EVENT_CBUFF_ERR_INTR</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga592f34da6540580ede6229b6279705f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2265c0d57e0d85030373f464da8bb904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2265c0d57e0d85030373f464da8bb904">SOC_XWR16XX_DSS_INTC_EVENT_FRAME_START</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga2265c0d57e0d85030373f464da8bb904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1dc39ff0ae477d70c3aedf347a0083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacd1dc39ff0ae477d70c3aedf347a0083">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT0</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gacd1dc39ff0ae477d70c3aedf347a0083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8a31fea5490cd2cd57155dc18c0ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8d8a31fea5490cd2cd57155dc18c0ffd">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT39</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga8d8a31fea5490cd2cd57155dc18c0ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79faff4f36ef76d0dcf7542a5a43195a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga79faff4f36ef76d0dcf7542a5a43195a">SOC_XWR16XX_DSS_INTC_EVENT_CHIRP_AVAIL</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga79faff4f36ef76d0dcf7542a5a43195a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a550cf1b7827298ad4b43febc345ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a550cf1b7827298ad4b43febc345ece">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT2</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga4a550cf1b7827298ad4b43febc345ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381a817a241465558a1e0e4e3306dcfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga381a817a241465558a1e0e4e3306dcfc">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT43</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga381a817a241465558a1e0e4e3306dcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fede50cbf9a1ed6c6123bb132e7b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab0fede50cbf9a1ed6c6123bb132e7b35">SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_PARAM_DONE</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gab0fede50cbf9a1ed6c6123bb132e7b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb0d8e6a182df83ae67bf136e689b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaeb0d8e6a182df83ae67bf136e689b63">SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_DONE</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaaeb0d8e6a182df83ae67bf136e689b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f8ba1ca6043ec3b7b1b3de0ca3b5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga18f8ba1ca6043ec3b7b1b3de0ca3b5d4">SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_ERR</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga18f8ba1ca6043ec3b7b1b3de0ca3b5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd2073571cdd8e773f2769e1590320b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaccd2073571cdd8e773f2769e1590320b">SOC_XWR16XX_DSS_INTC_EVENT_ESM_LOW_PRIORITY</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaccd2073571cdd8e773f2769e1590320b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb4ce6cde425ada585249cd3f37864e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5bb4ce6cde425ada585249cd3f37864e">SOC_XWR16XX_DSS_INTC_EVENT_MCRC</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="separator:ga5bb4ce6cde425ada585249cd3f37864e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c77e9bbf2d6770c66bed2407a425635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4c77e9bbf2d6770c66bed2407a425635">SOC_XWR16XX_DSS_INTC_EVENT_PROG_FILT_ERR</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:ga4c77e9bbf2d6770c66bed2407a425635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40845a3a1cbb491baff286f6ab5c5b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga40845a3a1cbb491baff286f6ab5c5b1e">SOC_XWR16XX_DSS_INTC_EVENT_GEM_WAKEUP_FROM_DFT</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:ga40845a3a1cbb491baff286f6ab5c5b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55500f539736c4c42f2c1a03b10aab7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga55500f539736c4c42f2c1a03b10aab7a">SOC_XWR16XX_DSS_INTC_EVENT_GEM_STC_DONE</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:ga55500f539736c4c42f2c1a03b10aab7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e949a77494b0f0031393eb02df8b84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6e949a77494b0f0031393eb02df8b84a">SOC_XWR16XX_DSS_INTC_EVENT_PBIST_DONE</a>&#160;&#160;&#160;(37U)</td></tr>
<tr class="separator:ga6e949a77494b0f0031393eb02df8b84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa301937b0b7f706a160a072fdf8026d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa301937b0b7f706a160a072fdf8026d9">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT8</a>&#160;&#160;&#160;(46U)</td></tr>
<tr class="separator:gaa301937b0b7f706a160a072fdf8026d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e08addd546bb413127db6dba9502c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae4e08addd546bb413127db6dba9502c0">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT4</a>&#160;&#160;&#160;(47U)</td></tr>
<tr class="separator:gae4e08addd546bb413127db6dba9502c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f94bac6f3c72732076bde809671b95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f94bac6f3c72732076bde809671b95d">SOC_XWR16XX_DSS_INTC_EVENT_MSS_SW0_INT</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:ga1f94bac6f3c72732076bde809671b95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58df50ac3bb69e6381fa722125963376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga58df50ac3bb69e6381fa722125963376">SOC_XWR16XX_DSS_INTC_EVENT_MSS_SW1_INT</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:ga58df50ac3bb69e6381fa722125963376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57f15dbdc2b848d497d965de32f9046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab57f15dbdc2b848d497d965de32f9046">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT5</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:gab57f15dbdc2b848d497d965de32f9046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc13d466de8cea6c330547db856f4112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabc13d466de8cea6c330547db856f4112">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT6</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:gabc13d466de8cea6c330547db856f4112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10a2a20093a87308ee7875eaaabbc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf10a2a20093a87308ee7875eaaabbc98">SOC_XWR16XX_DSS_INTC_EVENT_BSS_SW1_INT</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:gaf10a2a20093a87308ee7875eaaabbc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733ea600d26f1905955d22c47766f04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga733ea600d26f1905955d22c47766f04f">SOC_XWR16XX_DSS_INTC_EVENT_BSS_SW2_INT</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:ga733ea600d26f1905955d22c47766f04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e6803954c0f0b0efe9d89759e3a5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad9e6803954c0f0b0efe9d89759e3a5ff">SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_DONE</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="separator:gad9e6803954c0f0b0efe9d89759e3a5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabeb2f1937c459761b060785984784fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabeb2f1937c459761b060785984784fa">SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_ERR</a>&#160;&#160;&#160;(65U)</td></tr>
<tr class="separator:gaabeb2f1937c459761b060785984784fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57d94564c9641f556e4980704448edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa57d94564c9641f556e4980704448edc">SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_DONE</a>&#160;&#160;&#160;(66U)</td></tr>
<tr class="separator:gaa57d94564c9641f556e4980704448edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b1f4936d08c182fe5775eb70d430b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga75b1f4936d08c182fe5775eb70d430b0">SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_ERR</a>&#160;&#160;&#160;(67U)</td></tr>
<tr class="separator:ga75b1f4936d08c182fe5775eb70d430b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee249f5c1d811d1c2889182d0b98f187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaee249f5c1d811d1c2889182d0b98f187">SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_DONE</a>&#160;&#160;&#160;(68U)</td></tr>
<tr class="separator:gaee249f5c1d811d1c2889182d0b98f187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98af7db783ae75dfc710e1e3f9fe096a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga98af7db783ae75dfc710e1e3f9fe096a">SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_ERR</a>&#160;&#160;&#160;(69U)</td></tr>
<tr class="separator:ga98af7db783ae75dfc710e1e3f9fe096a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc602957c6ced7a94d916b60c7ff2969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadc602957c6ced7a94d916b60c7ff2969">SOC_XWR16XX_DSS_INTC_EVENT_ADC_DATA_VALID</a>&#160;&#160;&#160;(70U)</td></tr>
<tr class="separator:gadc602957c6ced7a94d916b60c7ff2969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe294673dabcf3ce23066b2601f9f9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafe294673dabcf3ce23066b2601f9f9b4">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT3</a>&#160;&#160;&#160;(70U)</td></tr>
<tr class="separator:gafe294673dabcf3ce23066b2601f9f9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ce42c4effdf13ec57c064df0856498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa2ce42c4effdf13ec57c064df0856498">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT44</a>&#160;&#160;&#160;(70U)</td></tr>
<tr class="separator:gaa2ce42c4effdf13ec57c064df0856498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d7a718a093aa93393408f98422cc3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3d7a718a093aa93393408f98422cc3b5">SOC_XWR16XX_DSS_INTC_EVENT_UART_REQ0</a>&#160;&#160;&#160;(71U)</td></tr>
<tr class="separator:ga3d7a718a093aa93393408f98422cc3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac273ca7a103809611c209d5d79bdf946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac273ca7a103809611c209d5d79bdf946">SOC_XWR16XX_DSS_INTC_EVENT_UART_REQ1</a>&#160;&#160;&#160;(72U)</td></tr>
<tr class="separator:gac273ca7a103809611c209d5d79bdf946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e79df9e950217e1136eb2b04f283e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3f1e79df9e950217e1136eb2b04f283e">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_OVERFLOW_0</a>&#160;&#160;&#160;(73U)</td></tr>
<tr class="separator:ga3f1e79df9e950217e1136eb2b04f283e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157e53e3d43c70d5406606c29c3e9a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga157e53e3d43c70d5406606c29c3e9a2a">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_OVERFLOW_1</a>&#160;&#160;&#160;(74U)</td></tr>
<tr class="separator:ga157e53e3d43c70d5406606c29c3e9a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c84bd659fb45f956eb218c3d90b54a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3c84bd659fb45f956eb218c3d90b54a4">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_0</a>&#160;&#160;&#160;(75U)</td></tr>
<tr class="separator:ga3c84bd659fb45f956eb218c3d90b54a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a3eab8e0b7ce11ced72b292a249f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07a3eab8e0b7ce11ced72b292a249f3c">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_1</a>&#160;&#160;&#160;(76U)</td></tr>
<tr class="separator:ga07a3eab8e0b7ce11ced72b292a249f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9d67e30f506e4c58f27795409b1abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0d9d67e30f506e4c58f27795409b1abd">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_2</a>&#160;&#160;&#160;(77U)</td></tr>
<tr class="separator:ga0d9d67e30f506e4c58f27795409b1abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2375707615659318385925ee05aef322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2375707615659318385925ee05aef322">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_3</a>&#160;&#160;&#160;(78U)</td></tr>
<tr class="separator:ga2375707615659318385925ee05aef322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e4ada32918b2f5effe66a528175a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad4e4ada32918b2f5effe66a528175a4c">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_OVERFLOW_0</a>&#160;&#160;&#160;(79U)</td></tr>
<tr class="separator:gad4e4ada32918b2f5effe66a528175a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b62322dc950175f109ec34aeb6c669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga75b62322dc950175f109ec34aeb6c669">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_OVERFLOW_1</a>&#160;&#160;&#160;(80U)</td></tr>
<tr class="separator:ga75b62322dc950175f109ec34aeb6c669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf652fcbbb039e355fb834381c0fd5ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf652fcbbb039e355fb834381c0fd5ac7">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_0</a>&#160;&#160;&#160;(81U)</td></tr>
<tr class="separator:gaf652fcbbb039e355fb834381c0fd5ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be2da918f441d3309fc885df296cf08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1be2da918f441d3309fc885df296cf08">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_1</a>&#160;&#160;&#160;(82U)</td></tr>
<tr class="separator:ga1be2da918f441d3309fc885df296cf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaffda807c4e0efaf5f20ba842f3c87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadaffda807c4e0efaf5f20ba842f3c87f">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_2</a>&#160;&#160;&#160;(83U)</td></tr>
<tr class="separator:gadaffda807c4e0efaf5f20ba842f3c87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7189acc13effa1b1f89b39b13de6e388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7189acc13effa1b1f89b39b13de6e388">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_3</a>&#160;&#160;&#160;(84U)</td></tr>
<tr class="separator:ga7189acc13effa1b1f89b39b13de6e388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfe19412af0da4615c7fc00c7835c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafbfe19412af0da4615c7fc00c7835c19">SOC_XWR16XX_DSS_INTC_MBOX_DSS_BSS_BOX_FULL</a>&#160;&#160;&#160;(85U)</td></tr>
<tr class="separator:gafbfe19412af0da4615c7fc00c7835c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae061bcc720c6a8d9bec7599ad4abda78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae061bcc720c6a8d9bec7599ad4abda78">SOC_XWR16XX_DSS_INTC_MBOX_DSS_BSS_BOX_EMPTY</a>&#160;&#160;&#160;(86U)</td></tr>
<tr class="separator:gae061bcc720c6a8d9bec7599ad4abda78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476f4985d01013b3a7bb7f0e7050e27f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga476f4985d01013b3a7bb7f0e7050e27f">SOC_XWR16XX_DSS_INTC_EVENT_GPIO_0</a>&#160;&#160;&#160;(87U)</td></tr>
<tr class="separator:ga476f4985d01013b3a7bb7f0e7050e27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28330849e1fada5390060e310818579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad28330849e1fada5390060e310818579">SOC_XWR16XX_DSS_INTC_EVENT_GPIO_1</a>&#160;&#160;&#160;(88U)</td></tr>
<tr class="separator:gad28330849e1fada5390060e310818579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b93e21498c2cafc4d5a91ef93a81f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b93e21498c2cafc4d5a91ef93a81f17">SOC_XWR16XX_DSS_INTC_EVENT_GPIO_2</a>&#160;&#160;&#160;(89U)</td></tr>
<tr class="separator:ga9b93e21498c2cafc4d5a91ef93a81f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbc6ed38ff97944729d302bf72af032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9bbc6ed38ff97944729d302bf72af032">SOC_XWR16XX_DSS_INTC_EVENT_GPIO_3</a>&#160;&#160;&#160;(90U)</td></tr>
<tr class="separator:ga9bbc6ed38ff97944729d302bf72af032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ecca770b9757902ca795f4d3ccf8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga04ecca770b9757902ca795f4d3ccf8dd">SOC_XWR16XX_DSS_INTC_MBOX_DSS_MSS_BOX_FULL</a>&#160;&#160;&#160;(91U)</td></tr>
<tr class="separator:ga04ecca770b9757902ca795f4d3ccf8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c44b302c1d6561bdb86568da85cb0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0c44b302c1d6561bdb86568da85cb0e2">SOC_XWR16XX_DSS_INTC_MBOX_DSS_MSS_BOX_EMPTY</a>&#160;&#160;&#160;(92U)</td></tr>
<tr class="separator:ga0c44b302c1d6561bdb86568da85cb0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec8519234852fd2e9225f3db6b8ff7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6ec8519234852fd2e9225f3db6b8ff7a">SOC_XWR16XX_DSS_INTC_EVENT_LOGICAL_FRAME_START</a>&#160;&#160;&#160;(93U)</td></tr>
<tr class="separator:ga6ec8519234852fd2e9225f3db6b8ff7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc27f70d0c63dad13a1a24eb00da3903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabc27f70d0c63dad13a1a24eb00da3903">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT1</a>&#160;&#160;&#160;(93U)</td></tr>
<tr class="separator:gabc27f70d0c63dad13a1a24eb00da3903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fab0390b2bf8c0b6dae7a6d453ffa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga49fab0390b2bf8c0b6dae7a6d453ffa8">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT40</a>&#160;&#160;&#160;(93U)</td></tr>
<tr class="separator:ga49fab0390b2bf8c0b6dae7a6d453ffa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696c661de6146360e31fef6cfe26f674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga696c661de6146360e31fef6cfe26f674">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT7</a>&#160;&#160;&#160;(94U)</td></tr>
<tr class="separator:ga696c661de6146360e31fef6cfe26f674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778637726e4566d1098b7c922dac84fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga778637726e4566d1098b7c922dac84fb">SOC_XWR16XX_DSS_INTC_EVENT_INTERR</a>&#160;&#160;&#160;(96U)       /* Dropped CPU interrupt event */</td></tr>
<tr class="separator:ga778637726e4566d1098b7c922dac84fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa263551e769a30cdca91d1736eae770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaa263551e769a30cdca91d1736eae770">SOC_XWR16XX_DSS_INTC_EVENT_EMC_IDMAERR</a>&#160;&#160;&#160;(97U)       /* Invalid IDMA parameters */</td></tr>
<tr class="separator:gaaa263551e769a30cdca91d1736eae770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463e39a3e938acf9babf6cd5e438d9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga463e39a3e938acf9babf6cd5e438d9e1">SOC_XWR16XX_DSS_INTC_EVENT_PMC_ED</a>&#160;&#160;&#160;(113U)      /* L1P Parity Error interrupt */</td></tr>
<tr class="separator:ga463e39a3e938acf9babf6cd5e438d9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71227ea229b1efb2b1c114f642f97d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga71227ea229b1efb2b1c114f642f97d6f">SOC_XWR16XX_DSS_INTC_EVENT_UMC_ED1</a>&#160;&#160;&#160;(116U)      /* L2 ECC Single Error Correction */</td></tr>
<tr class="separator:ga71227ea229b1efb2b1c114f642f97d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6758ed07c8c9a7599f378470e4207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae6758ed07c8c9a7599f378470e4207c1">SOC_XWR16XX_DSS_INTC_EVENT_UMC_ED2</a>&#160;&#160;&#160;(117U)      /* L2 ECC Double Error Detection */</td></tr>
<tr class="separator:gae6758ed07c8c9a7599f378470e4207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07809e73a363909f170dfd2d9b8bbd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07809e73a363909f170dfd2d9b8bbd7f">SOC_XWR16XX_DSS_INTC_EVENT_PDC_INT</a>&#160;&#160;&#160;(118U)      /* PDC sleep interrupt */</td></tr>
<tr class="separator:ga07809e73a363909f170dfd2d9b8bbd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf5f4de2e7540717cbd7d34cff5c3f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9cf5f4de2e7540717cbd7d34cff5c3f0">SOC_XWR16XX_DSS_INTC_EVENT_SYS_CMPA</a>&#160;&#160;&#160;(119U)      /* SYS CPU memory protection fault */</td></tr>
<tr class="separator:ga9cf5f4de2e7540717cbd7d34cff5c3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530a98455fd41122ffcc34fd347a2c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga530a98455fd41122ffcc34fd347a2c62">SOC_XWR16XX_DSS_INTC_EVENT_L1P_CMPA</a>&#160;&#160;&#160;(120U)      /* L1P CPU memory protection fault */</td></tr>
<tr class="separator:ga530a98455fd41122ffcc34fd347a2c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35f5c48b1618dc80d207869dc541188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae35f5c48b1618dc80d207869dc541188">SOC_XWR16XX_DSS_INTC_EVENT_L1P_DMPA</a>&#160;&#160;&#160;(121U)      /* L1P DMA memory protection fault */</td></tr>
<tr class="separator:gae35f5c48b1618dc80d207869dc541188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaab842b6c6e155766c46805c4526077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaeaab842b6c6e155766c46805c4526077">SOC_XWR16XX_DSS_INTC_EVENT_L1D_CMPA</a>&#160;&#160;&#160;(122U)      /* L1D CPU memory protection fault */</td></tr>
<tr class="separator:gaeaab842b6c6e155766c46805c4526077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacede0fc8b8777e9f77585c1c36b99de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacede0fc8b8777e9f77585c1c36b99de2">SOC_XWR16XX_DSS_INTC_EVENT_L1D_DMPA</a>&#160;&#160;&#160;(123U)      /* L1D DMA memory protection fault */</td></tr>
<tr class="separator:gacede0fc8b8777e9f77585c1c36b99de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f149c7d19b047cf4dda6ecc7371cb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5f149c7d19b047cf4dda6ecc7371cb5d">SOC_XWR16XX_DSS_INTC_EVENT_L2_CMPA</a>&#160;&#160;&#160;(124U)      /* L2 CPU memory protection fault*/</td></tr>
<tr class="separator:ga5f149c7d19b047cf4dda6ecc7371cb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943fbb3a87790e02cdd8d34d72e3835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga943fbb3a87790e02cdd8d34d72e3835e">SOC_XWR16XX_DSS_INTC_EVENT_L2_DMPA</a>&#160;&#160;&#160;(125U)      /* L2 DMA memory protection fault */</td></tr>
<tr class="separator:ga943fbb3a87790e02cdd8d34d72e3835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f707cf2dfd94a3f2711457b70f161b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2f707cf2dfd94a3f2711457b70f161b">SOC_XWR16XX_DSS_INTC_EVENT_EMC_CMPA</a>&#160;&#160;&#160;(126U)      /* EMC CPU memory protection fault */</td></tr>
<tr class="separator:gae2f707cf2dfd94a3f2711457b70f161b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51cd09ac7d89cd18e6bb4d0bd6cbc1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga51cd09ac7d89cd18e6bb4d0bd6cbc1bf">SOC_XWR16XX_DSS_INTC_EVENT_EMC_BUSERR</a>&#160;&#160;&#160;(127U)      /* EMC_BUSERR EMC Bus error interrupt */</td></tr>
<tr class="separator:ga51cd09ac7d89cd18e6bb4d0bd6cbc1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Macros that define VIM Interrupt Mapping. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga2c6c2a10e02922a6beca429fc4f09886"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00155">155</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dac804d057d9b10f0ad388611302694"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT1&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00157">157</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21d7b73d1e5b99ebf239cdb6d8b34d24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT2&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00159">159</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6138adbc79d5431e684c59ae432ed445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT3&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00161">161</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc602957c6ced7a94d916b60c7ff2969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_ADC_DATA_VALID&#160;&#160;&#160;(70U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00216">216</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf10a2a20093a87308ee7875eaaabbc98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_BSS_SW1_INT&#160;&#160;&#160;(62U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00206">206</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga733ea600d26f1905955d22c47766f04f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_BSS_SW2_INT&#160;&#160;&#160;(63U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00207">207</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga592f34da6540580ede6229b6279705f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_CBUFF_ERR_INTR&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00175">175</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39978bc55f97fdc33d02053d4612e9ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_CBUFF_IRQ&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00174">174</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79faff4f36ef76d0dcf7542a5a43195a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_CHIRP_AVAIL&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00183">183</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd1dc39ff0ae477d70c3aedf347a0083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT0&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00179">179</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc27f70d0c63dad13a1a24eb00da3903"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT1&#160;&#160;&#160;(93U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00245">245</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a550cf1b7827298ad4b43febc345ece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT2&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00184">184</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe294673dabcf3ce23066b2601f9f9b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT3&#160;&#160;&#160;(70U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00217">217</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d8a31fea5490cd2cd57155dc18c0ffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT39&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00180">180</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4e08addd546bb413127db6dba9502c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT4&#160;&#160;&#160;(47U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00199">199</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49fab0390b2bf8c0b6dae7a6d453ffa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT40&#160;&#160;&#160;(93U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00246">246</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga381a817a241465558a1e0e4e3306dcfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT43&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00185">185</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2ce42c4effdf13ec57c064df0856498"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT44&#160;&#160;&#160;(70U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00218">218</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab57f15dbdc2b848d497d965de32f9046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT5&#160;&#160;&#160;(60U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00204">204</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc13d466de8cea6c330547db856f4112"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT6&#160;&#160;&#160;(61U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00205">205</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga696c661de6146360e31fef6cfe26f674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT7&#160;&#160;&#160;(94U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00248">248</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa301937b0b7f706a160a072fdf8026d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT8&#160;&#160;&#160;(46U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00198">198</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51cd09ac7d89cd18e6bb4d0bd6cbc1bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_EMC_BUSERR&#160;&#160;&#160;(127U)      /* EMC_BUSERR EMC Bus error interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00267">267</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2f707cf2dfd94a3f2711457b70f161b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_EMC_CMPA&#160;&#160;&#160;(126U)      /* EMC CPU memory protection fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00266">266</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa263551e769a30cdca91d1736eae770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_EMC_IDMAERR&#160;&#160;&#160;(97U)       /* Invalid IDMA parameters */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00252">252</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccd2073571cdd8e773f2769e1590320b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_ESM_LOW_PRIORITY&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00190">190</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2265c0d57e0d85030373f464da8bb904"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_FRAME_START&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00178">178</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55500f539736c4c42f2c1a03b10aab7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_GEM_STC_DONE&#160;&#160;&#160;(36U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00195">195</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40845a3a1cbb491baff286f6ab5c5b1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_GEM_WAKEUP_FROM_DFT&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00194">194</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga476f4985d01013b3a7bb7f0e7050e27f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_GPIO_0&#160;&#160;&#160;(87U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00236">236</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad28330849e1fada5390060e310818579"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_GPIO_1&#160;&#160;&#160;(88U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00237">237</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b93e21498c2cafc4d5a91ef93a81f17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_GPIO_2&#160;&#160;&#160;(89U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00238">238</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9bbc6ed38ff97944729d302bf72af032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_GPIO_3&#160;&#160;&#160;(90U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00239">239</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaeb0d8e6a182df83ae67bf136e689b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_DONE&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00188">188</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18f8ba1ca6043ec3b7b1b3de0ca3b5d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_ERR&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00189">189</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0fede50cbf9a1ed6c6123bb132e7b35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_PARAM_DONE&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00187">187</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga778637726e4566d1098b7c922dac84fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_INTERR&#160;&#160;&#160;(96U)       /* Dropped CPU interrupt event */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00251">251</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeaab842b6c6e155766c46805c4526077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_L1D_CMPA&#160;&#160;&#160;(122U)      /* L1D CPU memory protection fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00262">262</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacede0fc8b8777e9f77585c1c36b99de2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_L1D_DMPA&#160;&#160;&#160;(123U)      /* L1D DMA memory protection fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00263">263</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga530a98455fd41122ffcc34fd347a2c62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_L1P_CMPA&#160;&#160;&#160;(120U)      /* L1P CPU memory protection fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00260">260</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae35f5c48b1618dc80d207869dc541188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_L1P_DMPA&#160;&#160;&#160;(121U)      /* L1P DMA memory protection fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00261">261</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f149c7d19b047cf4dda6ecc7371cb5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_L2_CMPA&#160;&#160;&#160;(124U)      /* L2 CPU memory protection fault*/</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00264">264</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga943fbb3a87790e02cdd8d34d72e3835e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_L2_DMPA&#160;&#160;&#160;(125U)      /* L2 DMA memory protection fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00265">265</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ec8519234852fd2e9225f3db6b8ff7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_LOGICAL_FRAME_START&#160;&#160;&#160;(93U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00244">244</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5bb4ce6cde425ada585249cd3f37864e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_MCRC&#160;&#160;&#160;(33U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00191">191</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f94bac6f3c72732076bde809671b95d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_MSS_SW0_INT&#160;&#160;&#160;(58U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00201">201</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58df50ac3bb69e6381fa722125963376"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_MSS_SW1_INT&#160;&#160;&#160;(59U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00202">202</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e949a77494b0f0031393eb02df8b84a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_PBIST_DONE&#160;&#160;&#160;(37U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00196">196</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07809e73a363909f170dfd2d9b8bbd7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_PDC_INT&#160;&#160;&#160;(118U)      /* PDC sleep interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00258">258</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga463e39a3e938acf9babf6cd5e438d9e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_PMC_ED&#160;&#160;&#160;(113U)      /* L1P Parity Error interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00255">255</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c77e9bbf2d6770c66bed2407a425635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_PROG_FILT_ERR&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00193">193</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c84bd659fb45f956eb218c3d90b54a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_0&#160;&#160;&#160;(75U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00224">224</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga07a3eab8e0b7ce11ced72b292a249f3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_1&#160;&#160;&#160;(76U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00225">225</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d9d67e30f506e4c58f27795409b1abd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_2&#160;&#160;&#160;(77U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00226">226</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2375707615659318385925ee05aef322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_3&#160;&#160;&#160;(78U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00227">227</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f1e79df9e950217e1136eb2b04f283e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_OVERFLOW_0&#160;&#160;&#160;(73U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00222">222</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga157e53e3d43c70d5406606c29c3e9a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI0_OVERFLOW_1&#160;&#160;&#160;(74U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00223">223</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf652fcbbb039e355fb834381c0fd5ac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_0&#160;&#160;&#160;(81U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00230">230</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1be2da918f441d3309fc885df296cf08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_1&#160;&#160;&#160;(82U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00231">231</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadaffda807c4e0efaf5f20ba842f3c87f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_2&#160;&#160;&#160;(83U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00232">232</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7189acc13effa1b1f89b39b13de6e388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_3&#160;&#160;&#160;(84U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00233">233</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4e4ada32918b2f5effe66a528175a4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_OVERFLOW_0&#160;&#160;&#160;(79U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00228">228</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75b62322dc950175f109ec34aeb6c669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_RTI1_OVERFLOW_1&#160;&#160;&#160;(80U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00229">229</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9cf5f4de2e7540717cbd7d34cff5c3f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_SYS_CMPA&#160;&#160;&#160;(119U)      /* SYS CPU memory protection fault */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00259">259</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa535d15e6a33d84d8b3d231ebdb3b324"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_DONE&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00172">172</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac08566366122195bdf7dd4f7c4c509cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_ERR&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00173">173</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaee249f5c1d811d1c2889182d0b98f187"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_DONE&#160;&#160;&#160;(68U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00212">212</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98af7db783ae75dfc710e1e3f9fe096a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_ERR&#160;&#160;&#160;(69U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00213">213</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c95511573b08e6afc0d4dd202ad573c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_DONE&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00168">168</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f82eb422b1867127019c11f0a17b110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_ERR&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00169">169</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6abeea869b83a65669f25dc88146ee86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_DONE&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00170">170</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28730319520092fc3dce37b2e4fc83a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_ERR&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00171">171</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9e6803954c0f0b0efe9d89759e3a5ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_DONE&#160;&#160;&#160;(64U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00208">208</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabeb2f1937c459761b060785984784fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_ERR&#160;&#160;&#160;(65U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00209">209</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa57d94564c9641f556e4980704448edc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_DONE&#160;&#160;&#160;(66U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00210">210</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75b1f4936d08c182fe5775eb70d430b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_ERR&#160;&#160;&#160;(67U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00211">211</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d7a718a093aa93393408f98422cc3b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_UART_REQ0&#160;&#160;&#160;(71U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00220">220</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac273ca7a103809611c209d5d79bdf946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_UART_REQ1&#160;&#160;&#160;(72U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00221">221</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71227ea229b1efb2b1c114f642f97d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_UMC_ED1&#160;&#160;&#160;(116U)      /* L2 ECC Single Error Correction */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00256">256</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae6758ed07c8c9a7599f378470e4207c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_EVENT_UMC_ED2&#160;&#160;&#160;(117U)      /* L2 ECC Double Error Detection */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00257">257</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga214d287f9deb6815d20030612355193b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_IDMAINT0&#160;&#160;&#160;(13U)    /* IDMA channel 0 interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00164">164</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc29c38f2dcf3ef43ce02798cfcc89c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_IDMAINT1&#160;&#160;&#160;(14U)    /* IDMA channel 1 interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00165">165</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae061bcc720c6a8d9bec7599ad4abda78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_MBOX_DSS_BSS_BOX_EMPTY&#160;&#160;&#160;(86U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00235">235</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafbfe19412af0da4615c7fc00c7835c19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_MBOX_DSS_BSS_BOX_FULL&#160;&#160;&#160;(85U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00234">234</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c44b302c1d6561bdb86568da85cb0e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_MBOX_DSS_MSS_BOX_EMPTY&#160;&#160;&#160;(92U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00241">241</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga04ecca770b9757902ca795f4d3ccf8dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_INTC_MBOX_DSS_MSS_BOX_FULL&#160;&#160;&#160;(91U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00240">240</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
