--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/home/parallels/Desktop/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr
Nexys3v6.pcf -ucf Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.804ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.471 - 0.437)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y42.D2      net (fanout=2)        1.263   My_E190/XLXN_74
    SLICE_X17Y42.D       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.455   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      5.703ns (0.985ns logic, 4.718ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.471 - 0.437)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y42.D4      net (fanout=1)        0.396   My_E190/XLXN_76
    SLICE_X17Y42.D       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.455   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.985ns logic, 3.851ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_2 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.471 - 0.437)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y42.D2      net (fanout=2)        1.263   My_E190/XLXN_74
    SLICE_X17Y42.D       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.455   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (0.968ns logic, 4.718ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.471 - 0.437)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y42.D4      net (fanout=1)        0.396   My_E190/XLXN_76
    SLICE_X17Y42.D       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.455   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.819ns (0.968ns logic, 3.851ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.471 - 0.437)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X17Y42.D2      net (fanout=2)        1.263   My_E190/XLXN_74
    SLICE_X17Y42.D       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.455   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (0.965ns logic, 4.718ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.471 - 0.437)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X17Y42.D4      net (fanout=1)        0.396   My_E190/XLXN_76
    SLICE_X17Y42.D       Tilo                  0.259   E190
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.455   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (0.965ns logic, 3.851ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y14.B5      net (fanout=2)        0.076   an_2_OBUF
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X15Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X15Y38.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X15Y38.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X10Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.234   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X10Y36.B5      net (fanout=2)        0.063   Inst_debounce4/delay2<1>
    SLICE_X10Y36.CLK     Tah         (-Th)    -0.131   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.365ns logic, 0.063ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_debounce4/delay2<4>/CLK
  Logical resource: Inst_debounce4/delay2_4/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_debounce4/delay2<4>/SR
  Logical resource: Inst_debounce4/delay2_4/SR
  Location pin: SLICE_X12Y41.SR
  Clock network: reset_Homade
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758313450 paths analyzed, 4991 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.872ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_7_4 (SLICE_X17Y52.DX), 8228 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_7_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.685ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.242 - 0.262)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_3 to my_Master/HCU_Master/PC_adr_7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.DQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_3
    SLICE_X11Y58.A2      net (fanout=10)       0.817   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
    SLICE_X11Y58.AMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X10Y54.A2      net (fanout=4)        1.340   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X10Y54.A       Tilo                  0.203   my_Master/HCU_Master/retbus<7>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM2_RAMA_D1
    SLICE_X13Y49.A6      net (fanout=2)        0.744   my_Master/HCU_Master/retbus<7>
    SLICE_X13Y49.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1541
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1607
    SLICE_X11Y51.B4      net (fanout=1)        0.741   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1606
    SLICE_X11Y51.B       Tilo                  0.259   my_Master/HCU_Master/PC_adr<7>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1608_SW0
    SLICE_X11Y51.A5      net (fanout=1)        0.187   N645
    SLICE_X11Y51.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<7>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1608
    SLICE_X17Y52.DX      net (fanout=4)        1.109   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<7>
    SLICE_X17Y52.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr_7_4
                                                       my_Master/HCU_Master/PC_adr_7_4
    -------------------------------------------------  ---------------------------
    Total                                      6.685ns (1.747ns logic, 4.938ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_7_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.242 - 0.262)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_0 to my_Master/HCU_Master/PC_adr_7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.AQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_0
    SLICE_X11Y58.A3      net (fanout=10)       0.650   my_Master/HCU_Master/Inst_returnstack/stack_ptr<0>
    SLICE_X11Y58.AMUX    Tilo                  0.313   my_Master/HCU_Master/Inst_returnstack/_n0034<2>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003421
    SLICE_X10Y54.A2      net (fanout=4)        1.340   my_Master/HCU_Master/Inst_returnstack/_n0034<1>
    SLICE_X10Y54.A       Tilo                  0.203   my_Master/HCU_Master/retbus<7>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM2_RAMA_D1
    SLICE_X13Y49.A6      net (fanout=2)        0.744   my_Master/HCU_Master/retbus<7>
    SLICE_X13Y49.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1541
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1607
    SLICE_X11Y51.B4      net (fanout=1)        0.741   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1606
    SLICE_X11Y51.B       Tilo                  0.259   my_Master/HCU_Master/PC_adr<7>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1608_SW0
    SLICE_X11Y51.A5      net (fanout=1)        0.187   N645
    SLICE_X11Y51.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<7>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1608
    SLICE_X17Y52.DX      net (fanout=4)        1.109   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<7>
    SLICE_X17Y52.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr_7_4
                                                       my_Master/HCU_Master/PC_adr_7_4
    -------------------------------------------------  ---------------------------
    Total                                      6.518ns (1.747ns logic, 4.771ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_7_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.242 - 0.262)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.BQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X12Y58.A1      net (fanout=10)       0.911   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X12Y58.AMUX    Tilo                  0.251   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003441
    SLICE_X10Y54.A4      net (fanout=4)        1.040   my_Master/HCU_Master/Inst_returnstack/_n0034<3>
    SLICE_X10Y54.A       Tilo                  0.203   my_Master/HCU_Master/retbus<7>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM2_RAMA_D1
    SLICE_X13Y49.A6      net (fanout=2)        0.744   my_Master/HCU_Master/retbus<7>
    SLICE_X13Y49.A       Tilo                  0.259   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1541
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1607
    SLICE_X11Y51.B4      net (fanout=1)        0.741   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1606
    SLICE_X11Y51.B       Tilo                  0.259   my_Master/HCU_Master/PC_adr<7>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1608_SW0
    SLICE_X11Y51.A5      net (fanout=1)        0.187   N645
    SLICE_X11Y51.A       Tilo                  0.259   my_Master/HCU_Master/PC_adr<7>
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1608
    SLICE_X17Y52.DX      net (fanout=4)        1.109   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<7>
    SLICE_X17Y52.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr_7_4
                                                       my_Master/HCU_Master/PC_adr_7_4
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (1.685ns logic, 4.732ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/HCU_Master/PC_adr_2 (SLICE_X17Y51.CX), 17515 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.620ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.244 - 0.262)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.BQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X12Y58.A1      net (fanout=10)       0.911   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X12Y58.A       Tilo                  0.205   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X10Y55.B1      net (fanout=4)        1.204   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X10Y55.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X12Y48.C6      net (fanout=2)        0.774   my_Master/HCU_Master/retbus<2>
    SLICE_X12Y48.C       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X8Y50.B3       net (fanout=1)        0.772   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X8Y50.B        Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_2
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X8Y50.D1       net (fanout=2)        0.449   N655
    SLICE_X8Y50.CMUX     Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_2
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X17Y51.CX      net (fanout=4)        0.842   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X17Y51.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (1.668ns logic, 4.952ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.244 - 0.262)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_1 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.BQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_1
    SLICE_X12Y58.A1      net (fanout=10)       0.911   my_Master/HCU_Master/Inst_returnstack/stack_ptr<1>
    SLICE_X12Y58.A       Tilo                  0.205   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X10Y55.B1      net (fanout=4)        1.204   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X10Y55.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X12Y48.C6      net (fanout=2)        0.774   my_Master/HCU_Master/retbus<2>
    SLICE_X12Y48.C       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X8Y50.B3       net (fanout=1)        0.772   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X8Y50.B        Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_2
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X8Y50.C4       net (fanout=2)        0.352   N655
    SLICE_X8Y50.CMUX     Tilo                  0.343   my_Master/HCU_Master/PC_adr_2_2
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_G
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X17Y51.CX      net (fanout=4)        0.842   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X17Y51.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (1.673ns logic, 4.855ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 (FF)
  Destination:          my_Master/HCU_Master/PC_adr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.525ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.244 - 0.262)
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Inst_returnstack/stack_ptr_2 to my_Master/HCU_Master/PC_adr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.CQ      Tcko                  0.391   my_Master/HCU_Master/Inst_returnstack/stack_ptr<3>
                                                       my_Master/HCU_Master/Inst_returnstack/stack_ptr_2
    SLICE_X12Y58.A2      net (fanout=10)       0.816   my_Master/HCU_Master/Inst_returnstack/stack_ptr<2>
    SLICE_X12Y58.A       Tilo                  0.205   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
                                                       my_Master/HCU_Master/Inst_returnstack/Mmux__n003411
    SLICE_X10Y55.B1      net (fanout=4)        1.204   my_Master/HCU_Master/Inst_returnstack/_n0034<0>
    SLICE_X10Y55.BMUX    Tilo                  0.261   my_Master/HCU_Master/retbus<5>
                                                       my_Master/HCU_Master/Inst_returnstack/Mram_RAM1_RAMB
    SLICE_X12Y48.C6      net (fanout=2)        0.774   my_Master/HCU_Master/retbus<2>
    SLICE_X12Y48.C       Tilo                  0.205   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1465
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1467
    SLICE_X8Y50.B3       net (fanout=1)        0.772   my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1466
    SLICE_X8Y50.B        Tilo                  0.205   my_Master/HCU_Master/PC_adr_2_2
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_SW0
    SLICE_X8Y50.D1       net (fanout=2)        0.449   N655
    SLICE_X8Y50.CMUX     Topdc                 0.338   my_Master/HCU_Master/PC_adr_2_2
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468_F
                                                       my_Master/HCU_Master/Mmux_PWR_32_o_PC_adr[1]_mux_82_OUT1468
    SLICE_X17Y51.CX      net (fanout=4)        0.842   my_Master/HCU_Master/etat[1]_Startadres[31]_mux_119_OUT<2>
    SLICE_X17Y51.CLK     Tdick                 0.063   my_Master/HCU_Master/PC_adr<3>
                                                       my_Master/HCU_Master/PC_adr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.525ns (1.668ns logic, 4.857ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31 (SLICE_X8Y29.C6), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.626ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.442 - 0.441)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.BMUX    Tshcko                0.455   my_Master/Inst_mem_Master/chipselect<44>
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X20Y8.C3       net (fanout=47)       3.491   my_Master/HCU_Master/Ipcode<10>
    SLICE_X20Y8.C        Tilo                  0.205   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X8Y29.C6       net (fanout=67)       2.134   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X8Y29.CLK      Tas                   0.341   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<31>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg251
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (1.001ns logic, 5.625ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_1 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.442 - 0.443)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_1 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.BQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<3>
                                                       my_Master/HCU_Master/Ipcode_1
    SLICE_X20Y8.C1       net (fanout=98)       3.466   my_Master/HCU_Master/Ipcode<1>
    SLICE_X20Y8.C        Tilo                  0.205   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X8Y29.C6       net (fanout=67)       2.134   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X8Y29.CLK      Tas                   0.341   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<31>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg251
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31
    -------------------------------------------------  ---------------------------
    Total                                      6.537ns (0.937ns logic, 5.600ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.455ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.442 - 0.445)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.DQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X16Y19.A2      net (fanout=6)        1.851   my_Master/HCU_Master/Ipcode<7>
    SLICE_X16Y19.A       Tilo                  0.205   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/stack_ptr<2>
                                                       my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>11_1
    SLICE_X20Y8.C4       net (fanout=3)        1.328   my_Master/MTic.Inst_IP_Tic/ipcode[10]_GND_885_o_equal_3_o<10>11
    SLICE_X20Y8.C        Tilo                  0.205   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<10>
                                                       my_Master/Mdatastack.Inst_IPdataStack/actif<10>1
    SLICE_X8Y29.C6       net (fanout=67)       2.134   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<0>
    SLICE_X8Y29.CLK      Tas                   0.341   my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q<31>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Mmux_busreg251
                                                       my_Master/Mdatastack.Inst_IPdataStack/DatastackTop_reg/q_31
    -------------------------------------------------  ---------------------------
    Total                                      6.455ns (1.142ns logic, 5.313ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X10Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.228ns (0.968 - 0.740)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BMUX    Tshcko                0.266   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_1
    SLICE_X10Y35.A6      net (fanout=1)        0.117   Inst_debounce4/delay3<1>
    SLICE_X10Y35.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.463ns logic, 0.117ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X10Y35.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 1)
  Clock Path Skew:      0.228ns (0.968 - 0.740)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.BQ      Tcko                  0.234   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X10Y35.A4      net (fanout=2)        0.208   Inst_debounce4/delay2<1>
    SLICE_X10Y35.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.431ns logic, 0.208ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point My_arbitre/state_FSM_FFd1 (SLICE_X15Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay1_4 (FF)
  Destination:          My_arbitre/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.226ns (0.960 - 0.734)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay1_4 to My_arbitre/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.DQ      Tcko                  0.234   Inst_debounce4/delay1<4>
                                                       Inst_debounce4/delay1_4
    SLICE_X15Y45.A5      net (fanout=3)        0.218   Inst_debounce4/delay1<4>
    SLICE_X15Y45.CLK     Tah         (-Th)    -0.215   My_arbitre/state_FSM_FFd1
                                                       My_arbitre/state_FSM_FFd1-In11
                                                       My_arbitre/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.449ns logic, 0.218ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<7>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram2/CLK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<7>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram1/CLK
  Location pin: SLICE_X2Y21.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      7.936ns|            0|            0|            0|    758313925|
| TS_clk_gen_clk0               |     10.000ns|      5.804ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     15.872ns|          N/A|            0|            0|    758313450|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   15.872|    6.890|    6.810|    7.001|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758313925 paths, 0 nets, and 13813 connections

Design statistics:
   Minimum period:  15.872ns{1}   (Maximum frequency:  63.004MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 18 23:57:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



