Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Tue Apr 01 09:58:35 2014
| Host         : CSE-4225-05 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file leon3mp_clock_utilization_placed.rpt
| Design       : leon3mp
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X1Y1
10. Net wise resources used in clock region X0Y2
11. Net wise resources used in clock region X1Y2
12. Net wise resources used in clock region X0Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    4 |        32 |          0 |
| BUFH  |    0 |        96 |          0 |
| BUFIO |    0 |        24 |          0 |
| MMCM  |    0 |         6 |          0 |
| BUFR  |    0 |        24 |          0 |
| BUFMR |    0 |        12 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+-------------------------------------------------------+-------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                       |                                                 |   Num Loads  |        |               |           |
+-------+-------------------------------------------------------+-------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell                                             | Net Name                                        | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------------+-------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | bufgclk0                                              | O                                               |    1 |     1 |     no |         2.389 |     0.119 |
|     2 | ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/buf2.buf | ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |  117 |    41 |     no |         1.502 |     0.142 |
|     3 | bufgclk45                                             | n_0_bufgclk45                                   |  343 |   134 |     no |         1.661 |     0.288 |
|     4 | clkgen0/xc7l.v/bufgclk0                               | clkgen0/xc7l.v/clkm                             | 4304 |  1964 |     no |         1.594 |     0.312 |
+-------+-------------------------------------------------------+-------------------------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-------------------------------------------------+-----------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                 |                                                     |   Num Loads  |        |               |           |
+-------+-------------------------------------------------+-----------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | Local Clk Src                                   | Net Name                                            | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------------------+-----------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | PWMapb_map/PWM_module/PWM_sample_reg[1]_LDC_i_1 | PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_1 |    2 |     2 |     no |         0.537 |     0.110 |
|     2 | PWMapb_map/PWM_module/PWM_sample_reg[0]_LDC_i_1 | PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_1 |    2 |     2 |     no |         0.537 |     0.087 |
|     3 | PWMapb_map/PWM_module/PWM_sample_reg[4]_LDC_i_1 | PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_1 |    2 |     2 |     no |         0.481 |     0.157 |
|     4 | PWMapb_map/PWM_module/PWM_sample_reg[3]_LDC_i_1 | PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_1 |    2 |     2 |     no |         0.667 |     0.219 |
|     5 | PWMapb_map/PWM_module/PWM_sample_reg[5]_LDC_i_1 | PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_1 |    2 |     2 |     no |         0.514 |     0.051 |
|     6 | PWMapb_map/PWM_module/PWM_sample_reg[2]_LDC_i_1 | PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_1 |    2 |     2 |     no |         0.620 |     0.124 |
|     7 | PWMapb_map/PWM_module/PWM_sample_reg[6]_LDC_i_1 | PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_1 |    2 |     2 |     no |         0.540 |     0.094 |
|     8 | apb0/apb_reg_in_reg[15]_i_1                     | apb0/O63[0]                                         |    7 |     4 |     no |         1.180 |     0.290 |
+-------+-------------------------------------------------+-----------------------------------------------------+------+-------+--------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    80 |    0 |    20 |    0 |    40 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2171 | 16000 |   11 |  2400 |    4 |    40 |    6 |    10 |    4 |    20 |
| X1Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1878 | 15200 |   48 |  2600 |    8 |   120 |    7 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  478 | 16000 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  162 | 15200 |    0 |  2600 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    2 | 20800 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    60 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+-------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                  Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+-------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   63 |     0 |        0 |    0 | ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |
| BUFG        |   no   |         0 |       0 |        16 |       0 |       0 | 2108 |    11 |        2 |    0 | clkgen0/xc7l.v/clkm                             |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+-------------------------------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+-------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                  Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+-------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   54 |     0 |        0 |    0 | ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  340 |     0 |        0 |    0 | n_0_bufgclk45                                   |
| BUFG        |   no   |         0 |       0 |        20 |       0 |       0 | 1478 |    48 |        0 |    0 | clkgen0/xc7l.v/clkm                             |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+-------------------------------------------------+


10. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |      Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 |    0 | n_0_bufgclk45       |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 477 |     0 |        0 |    0 | clkgen0/xc7l.v/clkm |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------+


11. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |      Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 154 |     0 |        0 |    0 | clkgen0/xc7l.v/clkm |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------+


12. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 |    0 | n_0_bufgclk45  |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells bufgclk0]
set_property LOC BUFGCTRL_X0Y2 [get_cells ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/buf2.buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells bufgclk45]
set_property LOC BUFGCTRL_X0Y16 [get_cells clkgen0/xc7l.v/bufgclk0]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X1Y1 [get_cells PLLE2_ADV_inst]
set_property LOC PLLE2_ADV_X1Y2 [get_cells clkgen0/xc7l.v/PLLE2_ADV_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X1Y128 [get_cells etxc_pad/xcv.x0/ttl0.slow0.op]

# Location of clock ports

# Clock net "ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1" driven by instance "ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/buf2.buf" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1
add_cells_to_pblock [get_pblocks  CLKAG_ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1"}]]]
resize_pblock [get_pblocks CLKAG_ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "n_0_bufgclk45" driven by instance "bufgclk45" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_n_0_bufgclk45
add_cells_to_pblock [get_pblocks  CLKAG_n_0_bufgclk45] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_bufgclk45"}]]]
resize_pblock [get_pblocks CLKAG_n_0_bufgclk45] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "clkgen0/xc7l.v/clkm" driven by instance "clkgen0/xc7l.v/bufgclk0" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clkgen0/xc7l.v/clkm
add_cells_to_pblock [get_pblocks  CLKAG_clkgen0/xc7l.v/clkm] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clkgen0/xc7l.v/clkm"}]]]
resize_pblock [get_pblocks CLKAG_clkgen0/xc7l.v/clkm] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "CLKFBOUT" driven by instance "PLLE2_ADV_inst" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_CLKFBOUT
add_cells_to_pblock [get_pblocks  CLKAG_CLKFBOUT] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLKFBOUT"}]]]
resize_pblock [get_pblocks CLKAG_CLKFBOUT] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "clkgen0/xc7l.v/CLKFBOUT" driven by instance "clkgen0/xc7l.v/PLLE2_ADV_inst" located at site "PLLE2_ADV_X1Y2"
#startgroup
create_pblock CLKAG_clkgen0/xc7l.v/CLKFBOUT
add_cells_to_pblock [get_pblocks  CLKAG_clkgen0/xc7l.v/CLKFBOUT] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clkgen0/xc7l.v/CLKFBOUT"}]]]
resize_pblock [get_pblocks CLKAG_clkgen0/xc7l.v/CLKFBOUT] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "clkgen0/xc7l.v/cgo[clklock]" driven by instance "clkgen0/xc7l.v/PLLE2_ADV_inst" located at site "PLLE2_ADV_X1Y2"
#startgroup
create_pblock CLKAG_clkgen0/xc7l.v/cgo[clklock]
add_cells_to_pblock [get_pblocks  CLKAG_clkgen0/xc7l.v/cgo[clklock]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clkgen0/xc7l.v/cgo[clklock]"}]]]
resize_pblock [get_pblocks CLKAG_clkgen0/xc7l.v/cgo[clklock]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_1" driven by instance "PWMapb_map/PWM_module/PWM_sample_reg[1]_LDC_i_1" located at site "SLICE_X82Y100"
#startgroup
create_pblock CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[1]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_1" driven by instance "PWMapb_map/PWM_module/PWM_sample_reg[0]_LDC_i_1" located at site "SLICE_X78Y101"
#startgroup
create_pblock CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[0]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "apb0/O63[0]" driven by instance "apb0/apb_reg_in_reg[15]_i_1" located at site "SLICE_X60Y93"
#startgroup
create_pblock CLKAG_apb0/O63[0]
add_cells_to_pblock [get_pblocks  CLKAG_apb0/O63[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="apb0/O63[0]"}]]]
resize_pblock [get_pblocks CLKAG_apb0/O63[0]] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_1" driven by instance "PWMapb_map/PWM_module/PWM_sample_reg[4]_LDC_i_1" located at site "SLICE_X79Y102"
#startgroup
create_pblock CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[4]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_1" driven by instance "PWMapb_map/PWM_module/PWM_sample_reg[3]_LDC_i_1" located at site "SLICE_X84Y99"
#startgroup
create_pblock CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[3]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_1" driven by instance "PWMapb_map/PWM_module/PWM_sample_reg[5]_LDC_i_1" located at site "SLICE_X82Y99"
#startgroup
create_pblock CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_1" driven by instance "PWMapb_map/PWM_module/PWM_sample_reg[2]_LDC_i_1" located at site "SLICE_X80Y99"
#startgroup
create_pblock CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[2]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_1" driven by instance "PWMapb_map/PWM_module/PWM_sample_reg[6]_LDC_i_1" located at site "SLICE_X78Y100"
#startgroup
create_pblock CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWMapb_map/PWM_module/n_0_PWM_sample_reg[6]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
