// Seed: 592979360
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input tri module_0,
    input wor id_9,
    input wire id_10
);
  wor id_12 = id_9;
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply1 id_1,
    output supply0 id_2
);
  wire id_4;
  module_0(
      id_2, id_0, id_0, id_1, id_1, id_2, id_1, id_2, id_1, id_0, id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    output tri id_9,
    output tri id_10,
    input wire id_11,
    input wor id_12,
    input wor id_13,
    input tri1 id_14,
    input wire id_15
);
  assign id_3 = id_0 == id_1;
  wire id_17, id_18;
  module_0(
      id_3, id_2, id_4, id_2, id_2, id_3, id_4, id_10, id_11, id_5, id_5
  );
  wor  id_19 = 1;
  wire id_20;
  assign id_6 = id_11;
endmodule
