{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664976904278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664976904279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 05 10:35:04 2022 " "Processing started: Wed Oct 05 10:35:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664976904279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664976904279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_avalon -c top_avalon " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_avalon -c top_avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664976904279 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664976904761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/snios_new/hw/reg32/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /snios_new/hw/reg32/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "../reg32/reg32.vhd" "" { Text "E:/SNios_new/hw/reg32/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664976905559 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../reg32/reg32.vhd" "" { Text "E:/SNios_new/hw/reg32/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664976905559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664976905559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/snios_new/hw/cont8/cont8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /snios_new/hw/cont8/cont8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont8-X " "Found design unit 1: cont8-X" {  } { { "../cont8/cont8.vhd" "" { Text "E:/SNios_new/hw/cont8/cont8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664976905560 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont8 " "Found entity 1: cont8" {  } { { "../cont8/cont8.vhd" "" { Text "E:/SNios_new/hw/cont8/cont8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664976905560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664976905560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_avalon-Y " "Found design unit 1: top_avalon-Y" {  } { { "top_avalon.vhd" "" { Text "E:/SNios_new/hw/top_avalon/top_avalon.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664976905562 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_avalon " "Found entity 1: top_avalon" {  } { { "top_avalon.vhd" "" { Text "E:/SNios_new/hw/top_avalon/top_avalon.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664976905562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664976905562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_avalon " "Elaborating entity \"top_avalon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1664976905584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Q_aux top_avalon.vhd(37) " "Verilog HDL or VHDL warning at top_avalon.vhd(37): object \"Q_aux\" assigned a value but never read" {  } { { "top_avalon.vhd" "" { Text "E:/SNios_new/hw/top_avalon/top_avalon.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1664976905585 "|top_avalon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont8 cont8:cont8_0 " "Elaborating entity \"cont8\" for hierarchy \"cont8:cont8_0\"" {  } { { "top_avalon.vhd" "cont8_0" { Text "E:/SNios_new/hw/top_avalon/top_avalon.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664976905596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32:r32_0 " "Elaborating entity \"reg32\" for hierarchy \"reg32:r32_0\"" {  } { { "top_avalon.vhd" "r32_0" { Text "E:/SNios_new/hw/top_avalon/top_avalon.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1664976905598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1664976906046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1664976906046 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1664976906067 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1664976906067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1664976906067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1664976906067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664976906079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 05 10:35:06 2022 " "Processing ended: Wed Oct 05 10:35:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664976906079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664976906079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664976906079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664976906079 ""}
