<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: AXI Bridge Manager</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___b_r_i_d_g_e.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AXI Bridge Manager</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The functions in this group manage access, configuration, and control of the AXI bridges between the FPGA and HPS. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga17ec359093c8ba92b82a0d6ee5ec0402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga17ec359093c8ba92b82a0d6ee5ec0402">ALT_BRIDGE_PROVISION_F2S_SUPPORT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga17ec359093c8ba92b82a0d6ee5ec0402"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga01a4ec9e4705bcb8a2db553715a2a5b5"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga77ffa96f26fdf4cbf466a5a917c0ad9d">ALT_BRIDGE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a></td></tr>
<tr class="separator:ga01a4ec9e4705bcb8a2db553715a2a5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a4ec9e4705bcb8a2db553715a2a5b5"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga77ffa96f26fdf4cbf466a5a917c0ad9d">ALT_BRIDGE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a></td></tr>
<tr class="separator:ga01a4ec9e4705bcb8a2db553715a2a5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463c41b77af7780a9509249af824a5f4"><td class="memItemLeft" align="right" valign="top">typedef ALT_STATUS_CODE(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga463c41b77af7780a9509249af824a5f4">alt_bridge_fpga_is_ready_t</a> )(void *user_arg)</td></tr>
<tr class="separator:ga463c41b77af7780a9509249af824a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406abca934bd528f8cc7a047670d5d38"><td class="memItemLeft" align="right" valign="top">typedef ALT_STATUS_CODE(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga406abca934bd528f8cc7a047670d5d38">alt_bridge_teardown_handshake_t</a> )(void *user_arg)</td></tr>
<tr class="separator:ga406abca934bd528f8cc7a047670d5d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga77ffa96f26fdf4cbf466a5a917c0ad9d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga77ffa96f26fdf4cbf466a5a917c0ad9d">ALT_BRIDGE_e</a> { <br/>
&#160;&#160;<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9dae346746a9118317d133a0942ae8fcbc5">ALT_BRIDGE_F2H</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9da946c5870a511f45255a73ec398de1e92">ALT_BRIDGE_H2F</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9daf6b7519a6b5b8abdd0c5e14724d4a336">ALT_BRIDGE_LWH2F</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9dae591a12d02b415fdeef7fd7893c970ff">ALT_BRIDGE_F2S</a>, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9dae346746a9118317d133a0942ae8fcbc5">ALT_BRIDGE_F2H</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9da946c5870a511f45255a73ec398de1e92">ALT_BRIDGE_H2F</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9daf6b7519a6b5b8abdd0c5e14724d4a336">ALT_BRIDGE_LWH2F</a>
<br/>
 }</td></tr>
<tr class="separator:ga77ffa96f26fdf4cbf466a5a917c0ad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ffa96f26fdf4cbf466a5a917c0ad9d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga77ffa96f26fdf4cbf466a5a917c0ad9d">ALT_BRIDGE_e</a> { <br/>
&#160;&#160;<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9dae346746a9118317d133a0942ae8fcbc5">ALT_BRIDGE_F2H</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9da946c5870a511f45255a73ec398de1e92">ALT_BRIDGE_H2F</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9daf6b7519a6b5b8abdd0c5e14724d4a336">ALT_BRIDGE_LWH2F</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9dae591a12d02b415fdeef7fd7893c970ff">ALT_BRIDGE_F2S</a>, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9dae346746a9118317d133a0942ae8fcbc5">ALT_BRIDGE_F2H</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9da946c5870a511f45255a73ec398de1e92">ALT_BRIDGE_H2F</a>, 
<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gga77ffa96f26fdf4cbf466a5a917c0ad9daf6b7519a6b5b8abdd0c5e14724d4a336">ALT_BRIDGE_LWH2F</a>
<br/>
 }</td></tr>
<tr class="separator:ga77ffa96f26fdf4cbf466a5a917c0ad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gacebfe4f0e64c0683375b89e02d4feea7"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gacebfe4f0e64c0683375b89e02d4feea7">alt_bridge_fpga_is_ready</a> (<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a> bridge)</td></tr>
<tr class="separator:gacebfe4f0e64c0683375b89e02d4feea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61062cfddb0781761c21de68568af6b3"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga61062cfddb0781761c21de68568af6b3">alt_bridge_init</a> (<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a> bridge)</td></tr>
<tr class="separator:ga61062cfddb0781761c21de68568af6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31bda1df8ab9fcd9061911ba89338cb"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gae31bda1df8ab9fcd9061911ba89338cb">alt_bridge_uninit</a> (<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a> bridge)</td></tr>
<tr class="separator:gae31bda1df8ab9fcd9061911ba89338cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88cba56888e7edfb001b555056ae7bf9"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga88cba56888e7edfb001b555056ae7bf9">alt_bridge_init</a> (<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a> bridge, <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga463c41b77af7780a9509249af824a5f4">alt_bridge_fpga_is_ready_t</a> fpga_is_ready, void *user_arg)</td></tr>
<tr class="separator:ga88cba56888e7edfb001b555056ae7bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d16fdec0d587b69a36fe3c26edd6da"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga96d16fdec0d587b69a36fe3c26edd6da">alt_bridge_uninit</a> (<a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a> bridge, <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga406abca934bd528f8cc7a047670d5d38">alt_bridge_teardown_handshake_t</a> handshake, void *user_arg)</td></tr>
<tr class="separator:ga96d16fdec0d587b69a36fe3c26edd6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga17ec359093c8ba92b82a0d6ee5ec0402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_BRIDGE_PROVISION_F2S_SUPPORT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This preprocessor definition determines if support for initializing and uninitializing the F2S (FPGA to HPS SDRAM) bridge is included in the bridge management APIs. When compiling with F2S support, be sure to assemble and link in the appropriate helper assembly file for the compiler being used.</p>
<p>To enable F2S bridge support, define ALT_BRIDGE_PROVISION_F2S_SUPPORT=1 in the Makefile, assemble and link in the appropriate bridge helper assembly file. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga01a4ec9e4705bcb8a2db553715a2a5b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga77ffa96f26fdf4cbf466a5a917c0ad9d">ALT_BRIDGE_e</a>  <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the AXI bridge interfaces between the FPGA and HPS. </p>

</div>
</div>
<a class="anchor" id="ga01a4ec9e4705bcb8a2db553715a2a5b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga77ffa96f26fdf4cbf466a5a917c0ad9d">ALT_BRIDGE_e</a>  <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the AXI bridge interfaces between the FPGA and HPS. </p>

</div>
</div>
<a class="anchor" id="ga463c41b77af7780a9509249af824a5f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef ALT_STATUS_CODE(* alt_bridge_fpga_is_ready_t)(void *user_arg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type definition for a callback function prototype used by the <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga61062cfddb0781761c21de68568af6b3">alt_bridge_init()</a> bridge initialization function to determine whether the FPGA is ready to begin transactions across the bridge interface.</p>
<p>The implementation of the callback function is user defined allowing the user to define a flexible signaling protocol for the FPGA to indicate its readiness to begin transactions across the initialized bridge interface.</p>
<p>The range of values returned by the callback function may be extended per the user defined FPGA readiness signaling protocol but any return value other than ALT_E_SUCCESS will be interpreted by the <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga61062cfddb0781761c21de68568af6b3">alt_bridge_init()</a> bridge initialization function as an indication that the FPGA is not ready to commence bridge interface transactions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">user_arg</td><td>This is a user defined parameter available to pass additional data that might be needed to support the user defined FPGA readiness signaling protocol.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The FPGA is ready to commence bridge interface transactions. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>An error has occurred. The FPGA is not ready to commence bridge interface transactions. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The FPGA failed to signal a ready to commence bridge interface transactions indication before the response timeout period expired. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga406abca934bd528f8cc7a047670d5d38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef ALT_STATUS_CODE(* alt_bridge_teardown_handshake_t)(void *user_arg)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type definition for a callback function prototype used by the <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gae31bda1df8ab9fcd9061911ba89338cb">alt_bridge_uninit()</a> function to conduct a handshake protocol with the FPGA notifying it that the bridge interface is being taken down.</p>
<p>The callback function implementation is user defined and allows the user to implement a flexible handshake notification protocol with the FPGA to allow an orderly interface shutdown prior to the bridge being taken down.</p>
<p>The handshake protocol is user defined but normally consists of two parts:</p>
<ul>
<li>The processor notifies the FPGA soft IP that the bridge interface is being taken down. The notification mechanism used to signal the FPGA is user defined.</li>
<li>The process waits for an acknowledgement response from the FPGA.</li>
</ul>
<p>The range of return values for the callback function may be extended per the user defined handshake notification protocol but any return value other than ALT_E_SUCCESS will be interpreted by the <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gae31bda1df8ab9fcd9061911ba89338cb">alt_bridge_uninit()</a> function as an indication that the handshake protocol was unsuccessful.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">user_arg</td><td>This is a user defined parameter available to pass additional data that might be needed to support the user defined handshake notification protocol.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The handshake notification protocol was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>An error has occurred. The handshake notification protocol was unsuccessful. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The handshake notification protocol failed because a response timeout period expired. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga77ffa96f26fdf4cbf466a5a917c0ad9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga77ffa96f26fdf4cbf466a5a917c0ad9d">ALT_BRIDGE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the AXI bridge interfaces between the FPGA and HPS. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9dae346746a9118317d133a0942ae8fcbc5"></a>ALT_BRIDGE_F2H</em>&nbsp;</td><td>
<p>FPGA-to-HPS AXI bridge providing a high-performance, statically configurable width interface that gives the FPGA the ability to:</p>
<ul>
<li>master transactions to slaves in the HPS</li>
<li>have full visibility into the HPS address space</li>
<li>access the coherent memory interface (ACP)</li>
</ul>
<p>The width (32/64/128 bits) of this bridge is statically configurable at design time using <em>Quartus</em>. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9da946c5870a511f45255a73ec398de1e92"></a>ALT_BRIDGE_H2F</em>&nbsp;</td><td>
<p>HPS-to-FPGA AXI bridge providing a statically configurable width, high-performance master interface to the FPGA fabric. The bridge provides a 1GB address space and gives any master in the HPS system access to logic, peripherals, and memory implemented in the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9daf6b7519a6b5b8abdd0c5e14724d4a336"></a>ALT_BRIDGE_LWH2F</em>&nbsp;</td><td>
<p>Lightweight HPS-to-FPGA AXI bridge providing a secondary, fixed-width, smaller address space, lower-performance master interface to the FPGA fabric. The bridge provides a 2MB address space and gives any master in the HPS access to logic, peripherals, and memory implemented in the FPGA fabric. The bridge master exposed to the FPGA fabric has a fixed data width of 32 bits.</p>
<p>The bridge provides clock crossing logic to allow the logic in the FPGA to run asynchronous to the HPS. The bridge simplifies the process of connecting the HPS to soft logic. Soft logic can even be designed to support only a subset of the full AXI protocol that the bridge supports. Use the lightweight HPS-to-FPGA bridge for high-latency, low-bandwidth traffic, such as memory-mapped register accesses of FPGA peripherals. This approach diverts traffic from the high-performance HPS-to-FPGA bridge, which can improve overall performance. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9dae591a12d02b415fdeef7fd7893c970ff"></a>ALT_BRIDGE_F2S</em>&nbsp;</td><td>
<p>FPGA-to-SDRAM bridge providing the FPGA access to the SDRAM normally associated with the HPS. Enabling and disabling this bridge affects all ports on the SDRAM front end connecting to the FPGA.</p>
<p>There are precautions necessary when enabling this bridge. There should be no SDRAM access within the MPU while the bridge is being initialized. The behaviour when there are SDRAM IO is undefined and will probably hang / reset the MPU. Thus it is advisible to quiesce interrupts, disable the MMU, wait for all DMA to complete, pause any new DMA operations, etc. There no precaution for uninitalizing this bridge.</p>
<p>The restriction on MMU may be lifted in a future release. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9dae346746a9118317d133a0942ae8fcbc5"></a>ALT_BRIDGE_F2H</em>&nbsp;</td><td>
<p>FPGA-to-HPS AXI bridge providing a high-performance, statically configurable width interface that gives the FPGA the ability to:</p>
<ul>
<li>master transactions to slaves in the HPS</li>
<li>have full visibility into the HPS address space</li>
<li>access the coherent memory interface (ACP)</li>
</ul>
<p>The width (32/64/128 bits) of this bridge is statically configurable at design time using <em>Quartus</em>. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9da946c5870a511f45255a73ec398de1e92"></a>ALT_BRIDGE_H2F</em>&nbsp;</td><td>
<p>HPS-to-FPGA AXI bridge providing a statically configurable width, high-performance master interface to the FPGA fabric. The bridge provides a 1GB address space and gives any master in the HPS system access to logic, peripherals, and memory implemented in the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9daf6b7519a6b5b8abdd0c5e14724d4a336"></a>ALT_BRIDGE_LWH2F</em>&nbsp;</td><td>
<p>Lightweight HPS-to-FPGA AXI bridge providing a secondary, fixed-width, smaller address space, lower-performance master interface to the FPGA fabric. The bridge provides a 2MB address space and gives any master in the HPS access to logic, peripherals, and memory implemented in the FPGA fabric. The bridge master exposed to the FPGA fabric has a fixed data width of 32 bits.</p>
<p>The bridge provides clock crossing logic to allow the logic in the FPGA to run asynchronous to the HPS. The bridge simplifies the process of connecting the HPS to soft logic. Soft logic can even be designed to support only a subset of the full AXI protocol that the bridge supports. Use the lightweight HPS-to-FPGA bridge for high-latency, low-bandwidth traffic, such as memory-mapped register accesses of FPGA peripherals. This approach diverts traffic from the high-performance HPS-to-FPGA bridge, which can improve overall performance. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga77ffa96f26fdf4cbf466a5a917c0ad9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga77ffa96f26fdf4cbf466a5a917c0ad9d">ALT_BRIDGE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the AXI bridge interfaces between the FPGA and HPS. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9dae346746a9118317d133a0942ae8fcbc5"></a>ALT_BRIDGE_F2H</em>&nbsp;</td><td>
<p>FPGA-to-HPS AXI bridge providing a high-performance, statically configurable width interface that gives the FPGA the ability to:</p>
<ul>
<li>master transactions to slaves in the HPS</li>
<li>have full visibility into the HPS address space</li>
<li>access the coherent memory interface (ACP)</li>
</ul>
<p>The width (32/64/128 bits) of this bridge is statically configurable at design time using <em>Quartus</em>. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9da946c5870a511f45255a73ec398de1e92"></a>ALT_BRIDGE_H2F</em>&nbsp;</td><td>
<p>HPS-to-FPGA AXI bridge providing a statically configurable width, high-performance master interface to the FPGA fabric. The bridge provides a 1GB address space and gives any master in the HPS system access to logic, peripherals, and memory implemented in the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9daf6b7519a6b5b8abdd0c5e14724d4a336"></a>ALT_BRIDGE_LWH2F</em>&nbsp;</td><td>
<p>Lightweight HPS-to-FPGA AXI bridge providing a secondary, fixed-width, smaller address space, lower-performance master interface to the FPGA fabric. The bridge provides a 2MB address space and gives any master in the HPS access to logic, peripherals, and memory implemented in the FPGA fabric. The bridge master exposed to the FPGA fabric has a fixed data width of 32 bits.</p>
<p>The bridge provides clock crossing logic to allow the logic in the FPGA to run asynchronous to the HPS. The bridge simplifies the process of connecting the HPS to soft logic. Soft logic can even be designed to support only a subset of the full AXI protocol that the bridge supports. Use the lightweight HPS-to-FPGA bridge for high-latency, low-bandwidth traffic, such as memory-mapped register accesses of FPGA peripherals. This approach diverts traffic from the high-performance HPS-to-FPGA bridge, which can improve overall performance. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9dae591a12d02b415fdeef7fd7893c970ff"></a>ALT_BRIDGE_F2S</em>&nbsp;</td><td>
<p>FPGA-to-SDRAM bridge providing the FPGA access to the SDRAM normally associated with the HPS. Enabling and disabling this bridge affects all ports on the SDRAM front end connecting to the FPGA.</p>
<p>There are precautions necessary when enabling this bridge. There should be no SDRAM access within the MPU while the bridge is being initialized. The behaviour when there are SDRAM IO is undefined and will probably hang / reset the MPU. Thus it is advisible to quiesce interrupts, disable the MMU, wait for all DMA to complete, pause any new DMA operations, etc. There no precaution for uninitalizing this bridge.</p>
<p>The restriction on MMU may be lifted in a future release. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9dae346746a9118317d133a0942ae8fcbc5"></a>ALT_BRIDGE_F2H</em>&nbsp;</td><td>
<p>FPGA-to-HPS AXI bridge providing a high-performance, statically configurable width interface that gives the FPGA the ability to:</p>
<ul>
<li>master transactions to slaves in the HPS</li>
<li>have full visibility into the HPS address space</li>
<li>access the coherent memory interface (ACP)</li>
</ul>
<p>The width (32/64/128 bits) of this bridge is statically configurable at design time using <em>Quartus</em>. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9da946c5870a511f45255a73ec398de1e92"></a>ALT_BRIDGE_H2F</em>&nbsp;</td><td>
<p>HPS-to-FPGA AXI bridge providing a statically configurable width, high-performance master interface to the FPGA fabric. The bridge provides a 1GB address space and gives any master in the HPS system access to logic, peripherals, and memory implemented in the FPGA. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga77ffa96f26fdf4cbf466a5a917c0ad9daf6b7519a6b5b8abdd0c5e14724d4a336"></a>ALT_BRIDGE_LWH2F</em>&nbsp;</td><td>
<p>Lightweight HPS-to-FPGA AXI bridge providing a secondary, fixed-width, smaller address space, lower-performance master interface to the FPGA fabric. The bridge provides a 2MB address space and gives any master in the HPS access to logic, peripherals, and memory implemented in the FPGA fabric. The bridge master exposed to the FPGA fabric has a fixed data width of 32 bits.</p>
<p>The bridge provides clock crossing logic to allow the logic in the FPGA to run asynchronous to the HPS. The bridge simplifies the process of connecting the HPS to soft logic. Soft logic can even be designed to support only a subset of the full AXI protocol that the bridge supports. Use the lightweight HPS-to-FPGA bridge for high-latency, low-bandwidth traffic, such as memory-mapped register accesses of FPGA peripherals. This approach diverts traffic from the high-performance HPS-to-FPGA bridge, which can improve overall performance. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gacebfe4f0e64c0683375b89e02d4feea7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_bridge_fpga_is_ready </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a>&#160;</td>
          <td class="paramname"><em>bridge</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bridge status function to determine whether the FPGA is ready to begin transactions across the bridge interface.</p>
<p>Any return value other than ALT_E_SUCCESS will be interpreted by the <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga61062cfddb0781761c21de68568af6b3">alt_bridge_init()</a> bridge initialization function as an indication that the FPGA is not ready to commence bridge interface transactions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bridge</td><td>The bridge interface to check for readiness.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The FPGA is ready to commence bridge interface transactions. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>An error has occurred. The FPGA is not ready to commence bridge interface transactions. </td></tr>
    <tr><td class="paramname">ALT_E_TMO</td><td>The FPGA failed to signal a ready to commence bridge interface transactions indication before the response timeout period expired. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga61062cfddb0781761c21de68568af6b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_bridge_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a>&#160;</td>
          <td class="paramname"><em>bridge</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the bridge for bus transactions by bringing up the interface in a safe, controlled sequence.</p>
<p>The following actions are performed as part of the process of initializing the bridge interface for transactions:</p>
<ul>
<li>Sets and holds bridge interface in reset.</li>
<li>Ensures that the bridge interface is ready by asserting that:<ul>
<li>FPGA is powered and configured (i.e. in USER mode).</li>
<li>Bridge interface clock is ready and stable.</li>
<li>FPGA soft IP is ready for transactions across the bridge interface.</li>
</ul>
</li>
<li>Releases bridge interface from reset.</li>
</ul>
<p>NOTE: The F2S bridge reset has not yet been tested on A10</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bridge</td><td>The bridge interface to initialize.</td></tr>
  </table>
  </dd>
</dl>
<p>retval ALT_E_SUCCESS The operation was succesful. retval ALT_E_TMO The operation timed out. retval ALT_E_BAD_ARG Invalid bridge operation specified. </p>

</div>
</div>
<a class="anchor" id="gae31bda1df8ab9fcd9061911ba89338cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_bridge_uninit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a>&#160;</td>
          <td class="paramname"><em>bridge</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Uninitialize the bridge by tearing down the interface in a safe and controlled sequence.</p>
<p>The process of taking down the bridge interface entails:</p>
<ul>
<li>Processor waits for the completion of outstanding transactions on the AXI bridge. Note, that HPS has no mechanism to track outstanding AXI transactions; this needs to be provided by the customer design.</li>
<li>Places and holds the bridge interface in reset.</li>
</ul>
<p>NOTE: The F2S bridge reset has not yet been tested on A10</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bridge</td><td>The bridge interface to uninitialize.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>Invalid bridge parameter. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga88cba56888e7edfb001b555056ae7bf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_bridge_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a>&#160;</td>
          <td class="paramname"><em>bridge</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga463c41b77af7780a9509249af824a5f4">alt_bridge_fpga_is_ready_t</a>&#160;</td>
          <td class="paramname"><em>fpga_is_ready</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>user_arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the bridge for bus transactions by bringing up the interface in a safe, controlled sequence.</p>
<p>The following actions are performed as part of the process of initializing the bridge interface for transactions:</p>
<ul>
<li>Sets and holds bridge interface in reset.</li>
<li>Ensures that the bridge interface is ready by asserting that:<ul>
<li>FPGA is powered and configured (i.e. in USER mode).</li>
<li>Bridge interface clock is ready and stable.</li>
<li>FPGA soft IP is ready for transactions across the bridge interface.</li>
</ul>
</li>
<li>Releases bridge interface from reset.</li>
</ul>
<p>The mechanism used by <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga61062cfddb0781761c21de68568af6b3">alt_bridge_init()</a> to determine whether the FPGA soft IP is ready to begin bus transactions across the interface is the user defined callback <em>fpga_is_ready</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bridge</td><td>The bridge interface to initialize.</td></tr>
    <tr><td class="paramname">fpga_is_ready</td><td>A pointer to a user defined callback function to determine whether the FPGA is ready to commence bridge interface transactions. If NULL is passed, then bridge interface initialization proceeds without making a determination of whether the FPGA is ready to commence bridge interface transactions or not.</td></tr>
    <tr><td class="paramname">user_arg</td><td>A user defined argument value for passing support data to the <em>fpga_is_ready</em> callback function.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was succesful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga96d16fdec0d587b69a36fe3c26edd6da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_bridge_uninit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga01a4ec9e4705bcb8a2db553715a2a5b5">ALT_BRIDGE_t</a>&#160;</td>
          <td class="paramname"><em>bridge</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_l_t___b_r_i_d_g_e.html#ga406abca934bd528f8cc7a047670d5d38">alt_bridge_teardown_handshake_t</a>&#160;</td>
          <td class="paramname"><em>handshake</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>user_arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Uninitialize the bridge by tearing down the interface in a safe and controlled sequence.</p>
<p>The process of taking down the bridge interface entails:</p>
<ul>
<li>Optional: Conduct teardown handshake notification protocol<ul>
<li>Bridge Manager informs FPGA that the bridge interface is being torn down.</li>
<li>Bridge Manager waits for FPGA response to notification.</li>
</ul>
</li>
<li>Processor waits for the completion of outstanding transactions on the AXI bridge. Note, that HPS has no mechanism to track outstanding AXI transactions; this needs to be provided by the customer design.</li>
<li>Places and holds the bridge interface in reset.</li>
</ul>
<p>The mechanism used by <a class="el" href="group___a_l_t___b_r_i_d_g_e.html#gae31bda1df8ab9fcd9061911ba89338cb">alt_bridge_uninit()</a> to initiate the handshake notification to the FPGA soft IP that the bridge interface is being taken down is the user defined <em>handshake</em> callback.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bridge</td><td>The bridge interface to uninitialize.</td></tr>
    <tr><td class="paramname">handshake</td><td>A pointer to a user defined tear-down handshake protocol. If NULL is passed, then the bridge interface take down proceeds without conducting any handshake notification protocol.</td></tr>
    <tr><td class="paramname">user_arg</td><td>A user defined argument value for passing support data to the <em>teardown_hs</em> callback function.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:45 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
