-- generated by newgenasym Tue May 17 15:07:27 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74lvc2g14 is
    port (    
	A:         IN     STD_LOGIC;    
	B:         IN     STD_LOGIC;    
	GNDD:      IN     STD_LOGIC;    
	P3V3:      IN     STD_LOGIC;    
	\y1*\:     OUT    STD_LOGIC;    
	\y2*\:     OUT    STD_LOGIC);
end sn74lvc2g14;
