# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab5Milestone_newIMem.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../Lab5Milestone_newIMem.srcs/sim_1/new/Program_Counter_Testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
