Timing Analyzer report for Elevador_BetaV4
Tue May 23 23:47:03 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Elevador_BetaV4                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 191.83 MHz ; 191.83 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -4.213 ; -94.408            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.341 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -51.696                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.213 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.058     ; 5.183      ;
; -4.145 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.036      ; 5.176      ;
; -4.144 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.036      ; 5.175      ;
; -4.142 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.036      ; 5.173      ;
; -4.135 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.036      ; 5.166      ;
; -3.991 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.989      ;
; -3.991 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.989      ;
; -3.991 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.989      ;
; -3.991 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.003      ; 4.989      ;
; -3.966 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.036      ; 4.997      ;
; -3.832 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.002      ; 4.829      ;
; -3.832 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.002      ; 4.829      ;
; -3.832 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.002      ; 4.829      ;
; -3.832 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.002      ; 4.829      ;
; -3.514 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.032      ; 4.541      ;
; -3.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.639      ;
; -3.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.639      ;
; -3.357 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.642      ;
; -3.321 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.571      ;
; -3.283 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.036      ; 4.314      ;
; -3.253 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.533      ;
; -3.253 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.533      ;
; -3.251 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.536      ;
; -3.215 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.032      ; 4.242      ;
; -3.215 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.465      ;
; -3.208 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.458      ;
; -3.205 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.455      ;
; -3.202 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.173     ; 4.057      ;
; -3.184 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.464      ;
; -3.184 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.464      ;
; -3.182 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.467      ;
; -3.146 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.396      ;
; -3.142 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.422      ;
; -3.142 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.422      ;
; -3.140 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.425      ;
; -3.136 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; -0.079     ; 4.052      ;
; -3.135 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; -0.079     ; 4.051      ;
; -3.133 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; -0.079     ; 4.049      ;
; -3.126 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; -0.079     ; 4.042      ;
; -3.104 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.354      ;
; -3.102 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.352      ;
; -3.099 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.349      ;
; -3.063 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.313      ;
; -3.040 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.173     ; 3.895      ;
; -3.040 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.320      ;
; -3.040 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.320      ;
; -3.038 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.323      ;
; -3.035 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.315      ;
; -3.035 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.315      ;
; -3.033 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.318      ;
; -3.033 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.283      ;
; -3.030 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.280      ;
; -3.012 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.292      ;
; -3.012 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.292      ;
; -3.010 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.295      ;
; -3.010 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.260      ;
; -3.010 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.260      ;
; -3.010 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.260      ;
; -2.997 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.247      ;
; -2.982 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.865      ;
; -2.982 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.865      ;
; -2.982 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.865      ;
; -2.982 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.865      ;
; -2.974 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.224      ;
; -2.974 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.890      ;
; -2.973 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.889      ;
; -2.971 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.887      ;
; -2.964 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.880      ;
; -2.957 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.873      ;
; -2.936 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.186      ;
; -2.928 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.178      ;
; -2.897 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.177      ;
; -2.897 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.177      ;
; -2.896 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.146      ;
; -2.895 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.180      ;
; -2.884 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.134      ;
; -2.881 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.131      ;
; -2.878 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.158      ;
; -2.878 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.158      ;
; -2.876 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.257      ; 4.161      ;
; -2.861 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.111      ;
; -2.859 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.109      ;
; -2.858 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.108      ;
; -2.854 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; 0.283      ; 4.132      ;
; -2.854 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; 0.283      ; 4.132      ;
; -2.854 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; 0.283      ; 4.132      ;
; -2.854 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; 0.283      ; 4.132      ;
; -2.840 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.090      ;
; -2.821 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.113     ; 3.703      ;
; -2.821 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.113     ; 3.703      ;
; -2.821 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.113     ; 3.703      ;
; -2.821 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.113     ; 3.703      ;
; -2.820 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.703      ;
; -2.820 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.703      ;
; -2.820 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.703      ;
; -2.820 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.112     ; 3.703      ;
; -2.813 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.063      ;
; -2.812 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.255      ; 4.062      ;
; -2.808 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.173     ; 3.663      ;
; -2.795 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; -0.079     ; 3.711      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.580      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.589      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.375 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.610      ;
; 0.400 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.621      ;
; 0.543 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.764      ;
; 0.552 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.785      ;
; 0.553 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.786      ;
; 0.554 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.788      ;
; 0.555 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.789      ;
; 0.557 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.792      ;
; 0.558 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.792      ;
; 0.559 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.794      ;
; 0.576 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.797      ;
; 0.577 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.797      ;
; 0.579 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.814      ;
; 0.579 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.813      ;
; 0.581 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.801      ;
; 0.583 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.804      ;
; 0.586 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.807      ;
; 0.593 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.813      ;
; 0.611 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.847      ;
; 0.625 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.861      ;
; 0.635 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.871      ;
; 0.701 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.923      ;
; 0.710 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.946      ;
; 0.717 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.950      ;
; 0.730 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.915      ;
; 0.734 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 1.303      ;
; 0.738 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.002     ; 0.923      ;
; 0.738 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.959      ;
; 0.760 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.996      ;
; 0.827 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.060      ;
; 0.827 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.060      ;
; 0.829 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.063      ;
; 0.831 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.066      ;
; 0.843 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.076      ;
; 0.845 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.079      ;
; 0.846 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.081      ;
; 0.846 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.081      ;
; 0.848 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.082      ;
; 0.848 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.083      ;
; 0.855 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.091      ;
; 0.858 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.093      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.046      ;
; 0.868 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.103      ;
; 0.881 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.117      ;
; 0.882 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.118      ;
; 0.886 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.002     ; 1.071      ;
; 0.903 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.139      ;
; 0.926 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.162      ;
; 0.932 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.168      ;
; 0.939 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.173      ;
; 0.941 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.176      ;
; 0.946 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.179      ;
; 0.951 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.382      ; 1.520      ;
; 0.958 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.192      ;
; 0.958 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.193      ;
; 0.962 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.198      ;
; 0.973 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.206      ;
; 0.987 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.208      ;
; 0.989 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.222      ;
; 1.023 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.259      ;
; 1.031 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.267      ;
; 1.033 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.107      ; 1.297      ;
; 1.043 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.279      ;
; 1.085 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.318      ;
; 1.089 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.325      ;
; 1.094 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.032      ; 1.313      ;
; 1.121 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.342      ;
; 1.151 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.383      ; 1.721      ;
; 1.163 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.032      ; 1.382      ;
; 1.175 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.107      ; 1.439      ;
; 1.183 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.032      ; 1.402      ;
; 1.195 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.415      ;
; 1.200 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.032      ; 1.419      ;
; 1.207 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.047      ; 1.411      ;
; 1.215 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.047      ; 1.419      ;
; 1.216 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.383      ; 1.786      ;
; 1.231 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.047      ; 1.435      ;
; 1.236 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.471      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 212.72 MHz ; 212.72 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -3.701 ; -80.925           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.297 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -51.696                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.701 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.667      ;
; -3.611 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.042      ; 4.648      ;
; -3.610 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.042      ; 4.647      ;
; -3.608 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.042      ; 4.645      ;
; -3.602 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.042      ; 4.639      ;
; -3.497 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 4.501      ;
; -3.497 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 4.501      ;
; -3.497 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 4.501      ;
; -3.497 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 4.501      ;
; -3.444 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.042      ; 4.481      ;
; -3.352 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.355      ;
; -3.352 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.355      ;
; -3.352 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.355      ;
; -3.352 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 4.355      ;
; -3.064 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.037      ; 4.096      ;
; -2.866 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.219      ; 4.105      ;
; -2.866 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.219      ; 4.105      ;
; -2.865 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.223      ; 4.108      ;
; -2.854 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.219      ; 4.093      ;
; -2.854 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.219      ; 4.093      ;
; -2.854 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.223      ; 4.097      ;
; -2.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.042      ; 3.884      ;
; -2.813 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 4.039      ;
; -2.793 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.166     ; 3.647      ;
; -2.791 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.037      ; 3.823      ;
; -2.746 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.972      ;
; -2.720 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.959      ;
; -2.720 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.959      ;
; -2.720 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.223      ; 3.963      ;
; -2.716 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.942      ;
; -2.713 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.939      ;
; -2.685 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.923      ;
; -2.685 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.923      ;
; -2.684 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.609      ;
; -2.684 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.222      ; 3.926      ;
; -2.682 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.607      ;
; -2.682 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.607      ;
; -2.678 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.603      ;
; -2.665 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.903      ;
; -2.665 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.903      ;
; -2.665 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.222      ; 3.907      ;
; -2.664 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.890      ;
; -2.658 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.897      ;
; -2.658 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.897      ;
; -2.658 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.223      ; 3.901      ;
; -2.649 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.875      ;
; -2.646 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.872      ;
; -2.632 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.230      ; 3.857      ;
; -2.629 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.166     ; 3.483      ;
; -2.625 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.851      ;
; -2.578 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.230      ; 3.803      ;
; -2.578 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.230      ; 3.803      ;
; -2.578 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.230      ; 3.803      ;
; -2.567 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.459      ;
; -2.567 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.459      ;
; -2.567 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.459      ;
; -2.567 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.459      ;
; -2.567 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.793      ;
; -2.564 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.790      ;
; -2.564 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.790      ;
; -2.560 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.799      ;
; -2.560 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.799      ;
; -2.559 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.223      ; 3.802      ;
; -2.545 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.771      ;
; -2.523 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.230      ; 3.748      ;
; -2.521 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.446      ;
; -2.520 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.445      ;
; -2.518 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.443      ;
; -2.518 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.443      ;
; -2.514 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.439      ;
; -2.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.733      ;
; -2.492 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.731      ;
; -2.492 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.731      ;
; -2.492 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.223      ; 3.735      ;
; -2.485 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.724      ;
; -2.485 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.219      ; 3.724      ;
; -2.485 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.223      ; 3.728      ;
; -2.484 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.710      ;
; -2.470 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.166     ; 3.324      ;
; -2.467 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.693      ;
; -2.464 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.690      ;
; -2.444 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.104     ; 3.335      ;
; -2.444 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.104     ; 3.335      ;
; -2.444 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.104     ; 3.335      ;
; -2.444 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.104     ; 3.335      ;
; -2.424 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.230      ; 3.649      ;
; -2.423 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.230      ; 3.648      ;
; -2.422 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; 0.258      ; 3.675      ;
; -2.422 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; 0.258      ; 3.675      ;
; -2.422 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; 0.258      ; 3.675      ;
; -2.422 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; 0.258      ; 3.675      ;
; -2.410 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.636      ;
; -2.409 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.635      ;
; -2.409 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; 0.258      ; 3.662      ;
; -2.409 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; 0.258      ; 3.662      ;
; -2.409 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; 0.258      ; 3.662      ;
; -2.409 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; 0.258      ; 3.662      ;
; -2.407 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.231      ; 3.633      ;
; -2.403 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.295      ;
; -2.403 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.295      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.319 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.519      ;
; 0.327 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.528      ;
; 0.328 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.529      ;
; 0.330 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.530      ;
; 0.333 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.547      ;
; 0.361 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.562      ;
; 0.494 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.707      ;
; 0.495 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.708      ;
; 0.497 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.710      ;
; 0.498 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.711      ;
; 0.500 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.714      ;
; 0.502 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.716      ;
; 0.502 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.715      ;
; 0.503 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.704      ;
; 0.515 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.716      ;
; 0.515 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.716      ;
; 0.518 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.732      ;
; 0.518 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.731      ;
; 0.520 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.721      ;
; 0.520 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.720      ;
; 0.527 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.728      ;
; 0.532 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.733      ;
; 0.548 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.762      ;
; 0.558 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.772      ;
; 0.570 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.784      ;
; 0.645 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.859      ;
; 0.647 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.860      ;
; 0.652 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.853      ;
; 0.655 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.342      ; 1.166      ;
; 0.674 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.875      ;
; 0.690 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.851      ;
; 0.697 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.911      ;
; 0.697 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.858      ;
; 0.738 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.951      ;
; 0.738 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.951      ;
; 0.741 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.954      ;
; 0.745 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.959      ;
; 0.751 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.965      ;
; 0.751 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.964      ;
; 0.751 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.964      ;
; 0.751 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.965      ;
; 0.751 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.964      ;
; 0.758 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.971      ;
; 0.758 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.972      ;
; 0.773 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.987      ;
; 0.776 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.990      ;
; 0.777 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.991      ;
; 0.792 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.006      ;
; 0.797 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.011      ;
; 0.813 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.027      ;
; 0.814 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.975      ;
; 0.830 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.043      ;
; 0.834 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.048      ;
; 0.835 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.049      ;
; 0.836 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.050      ;
; 0.837 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.998      ;
; 0.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.060      ;
; 0.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.061      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.074      ;
; 0.867 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.081      ;
; 0.875 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.088      ;
; 0.888 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.101      ;
; 0.889 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.342      ; 1.400      ;
; 0.897 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.097      ;
; 0.918 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.132      ;
; 0.923 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.137      ;
; 0.933 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.147      ;
; 0.938 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.180      ;
; 0.971 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.184      ;
; 0.972 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.186      ;
; 1.020 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.220      ;
; 1.023 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.216      ;
; 1.048 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.290      ;
; 1.064 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.342      ; 1.575      ;
; 1.075 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.275      ;
; 1.081 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.266      ;
; 1.088 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.281      ;
; 1.093 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.278      ;
; 1.101 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.294      ;
; 1.103 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.288      ;
; 1.116 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.343      ; 1.628      ;
; 1.122 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.336      ;
; 1.125 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.024      ; 1.318      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.690 ; -35.595           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -50.535                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.690 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.663      ;
; -1.678 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.015      ; 2.680      ;
; -1.676 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.015      ; 2.678      ;
; -1.675 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.015      ; 2.677      ;
; -1.669 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.015      ; 2.671      ;
; -1.583 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.015      ; 2.585      ;
; -1.557 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 2.542      ;
; -1.557 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 2.542      ;
; -1.557 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 2.542      ;
; -1.557 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.002     ; 2.542      ;
; -1.488 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.633      ;
; -1.488 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.633      ;
; -1.486 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.634      ;
; -1.473 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.005     ; 2.455      ;
; -1.473 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.005     ; 2.455      ;
; -1.473 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.005     ; 2.455      ;
; -1.473 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.005     ; 2.455      ;
; -1.456 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.581      ;
; -1.441 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.355      ;
; -1.430 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.373      ;
; -1.428 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.371      ;
; -1.427 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.370      ;
; -1.421 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.364      ;
; -1.408 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.554      ;
; -1.408 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.554      ;
; -1.406 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.140      ; 2.555      ;
; -1.392 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.517      ;
; -1.388 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.513      ;
; -1.381 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.526      ;
; -1.381 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.526      ;
; -1.379 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.527      ;
; -1.376 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.502      ;
; -1.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.135      ; 2.509      ;
; -1.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.135      ; 2.509      ;
; -1.363 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.510      ;
; -1.349 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.474      ;
; -1.335 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.278      ;
; -1.333 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.095     ; 2.247      ;
; -1.333 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.457      ;
; -1.322 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.265      ;
; -1.320 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.263      ;
; -1.319 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.262      ;
; -1.313 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.256      ;
; -1.312 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.438      ;
; -1.308 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.013      ; 2.308      ;
; -1.308 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.434      ;
; -1.295 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.221      ;
; -1.295 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.221      ;
; -1.295 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.221      ;
; -1.295 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.221      ;
; -1.290 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.435      ;
; -1.290 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.435      ;
; -1.289 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.434      ;
; -1.289 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.434      ;
; -1.288 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.436      ;
; -1.287 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.435      ;
; -1.285 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.410      ;
; -1.281 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.406      ;
; -1.278 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.403      ;
; -1.269 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.393      ;
; -1.268 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.392      ;
; -1.268 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.392      ;
; -1.258 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.383      ;
; -1.257 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.382      ;
; -1.236 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.135      ; 2.380      ;
; -1.236 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.135      ; 2.380      ;
; -1.236 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.383      ;
; -1.227 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; -0.044     ; 2.170      ;
; -1.222 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.348      ;
; -1.221 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.366      ;
; -1.221 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.366      ;
; -1.220 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 2.143      ;
; -1.220 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 2.143      ;
; -1.220 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 2.143      ;
; -1.220 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; -0.064     ; 2.143      ;
; -1.219 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.367      ;
; -1.219 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.365      ;
; -1.219 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.365      ;
; -1.217 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.140      ; 2.366      ;
; -1.196 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; 0.151      ; 2.334      ;
; -1.196 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; 0.151      ; 2.334      ;
; -1.196 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; 0.151      ; 2.334      ;
; -1.196 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; 0.151      ; 2.334      ;
; -1.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.319      ;
; -1.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.318      ;
; -1.191 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.315      ;
; -1.190 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.315      ;
; -1.189 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.314      ;
; -1.189 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.314      ;
; -1.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.313      ;
; -1.187 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.113      ;
; -1.187 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.113      ;
; -1.187 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.113      ;
; -1.187 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 2.113      ;
; -1.185 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.015      ; 2.187      ;
; -1.181 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.138      ; 2.306      ;
; -1.139 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.013      ; 2.139      ;
; -1.133 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.278      ;
; -1.133 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.278      ;
; -1.131 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.139      ; 2.279      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.319      ;
; 0.211 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.331      ;
; 0.281 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.402      ;
; 0.296 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.423      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.425      ;
; 0.299 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.428      ;
; 0.299 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.427      ;
; 0.308 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.438      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.439      ;
; 0.315 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.440      ;
; 0.333 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.461      ;
; 0.334 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.462      ;
; 0.350 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.478      ;
; 0.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.486      ;
; 0.376 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.504      ;
; 0.381 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.508      ;
; 0.387 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.005      ; 0.496      ;
; 0.388 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.509      ;
; 0.392 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.005      ; 0.501      ;
; 0.406 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.729      ;
; 0.408 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.536      ;
; 0.445 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.572      ;
; 0.445 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.572      ;
; 0.446 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.575      ;
; 0.446 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.574      ;
; 0.456 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.586      ;
; 0.458 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.585      ;
; 0.459 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.588      ;
; 0.461 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.589      ;
; 0.468 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.597      ;
; 0.469 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.597      ;
; 0.475 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.603      ;
; 0.486 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.614      ;
; 0.493 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.005      ; 0.602      ;
; 0.494 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.817      ;
; 0.494 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.621      ;
; 0.499 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.627      ;
; 0.500 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.628      ;
; 0.505 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.005      ; 0.614      ;
; 0.509 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.638      ;
; 0.509 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.637      ;
; 0.519 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.647      ;
; 0.520 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.647      ;
; 0.522 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.651      ;
; 0.524 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.652      ;
; 0.531 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.650      ;
; 0.533 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.660      ;
; 0.546 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.690      ;
; 0.557 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.685      ;
; 0.567 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.695      ;
; 0.574 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.702      ;
; 0.586 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.713      ;
; 0.588 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.722      ;
; 0.588 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.716      ;
; 0.600 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.720      ;
; 0.609 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.219      ; 0.932      ;
; 0.617 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.751      ;
; 0.622 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.756      ;
; 0.624 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.220      ; 0.948      ;
; 0.631 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.765      ;
; 0.637 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.781      ;
; 0.641 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.761      ;
; 0.642 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.771      ;
; 0.654 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.782      ;
; 0.660 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.028      ; 0.772      ;
; 0.668 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.028      ; 0.780      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.213  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -4.213  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -94.408 ; 0.0   ; 0.0      ; 0.0     ; -51.696             ;
;  CLK             ; -94.408 ; 0.000 ; N/A      ; N/A     ; -51.696             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Menor         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Igual         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Maior         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OB            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OF            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OG            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1698     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1698     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Igual       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Maior       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Menor       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OB          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Igual       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Maior       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Menor       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OB          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 23 23:46:59 2023
Info: Command: quartus_sta Elevador_BetaV4 -c Elevador_BetaV4
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Elevador_BetaV4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.213             -94.408 CLK 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.696 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.701             -80.925 CLK 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.696 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.690             -35.595 CLK 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.535 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Tue May 23 23:47:03 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


