Analysis & Synthesis report for an9134_test
Wed Aug 09 13:42:43 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound
 10. State Machine - |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound
 11. State Machine - |an9134_test|i2c_config:i2c_config_m0|state
 12. State Machine - |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state
 13. State Machine - |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: Top-level Entity: |an9134_test
 19. Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: reset_power_on:reset_power_on_m0
 21. Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller
 22. Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
 23. Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m0
 24. Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0
 25. Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0
 26. Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0
 27. Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "mv_pattern:mv_pattern_m0"
 30. Port Connectivity Checks: "ax_debounce:ax_debounce_m0"
 31. Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller"
 32. Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"
 33. Port Connectivity Checks: "i2c_config:i2c_config_m0"
 34. Port Connectivity Checks: "reset_power_on:reset_power_on_m0"
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 09 13:42:43 2017     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; an9134_test                               ;
; Top-level Entity Name              ; an9134_test                               ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 942                                       ;
;     Total combinational functions  ; 915                                       ;
;     Dedicated logic registers      ; 504                                       ;
; Total registers                    ; 504                                       ;
; Total pins                         ; 36                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 0                                         ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE75F23C8       ;                    ;
; Top-level entity name                                                      ; an9134_test        ; an9134_test        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; src/reset_power_on.v                  ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/reset_power_on.v                  ;         ;
; src/mv_video_timing.v                 ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_video_timing.v                 ;         ;
; src/mv_timing_xy.v                    ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_timing_xy.v                    ;         ;
; src/mv_pattern6.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern6.v                     ;         ;
; src/mv_pattern5.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern5.v                     ;         ;
; src/mv_pattern4.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern4.v                     ;         ;
; src/mv_pattern3.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern3.v                     ;         ;
; src/mv_pattern2.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern2.v                     ;         ;
; src/mv_pattern1.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern1.v                     ;         ;
; src/mv_pattern0.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern0.v                     ;         ;
; src/mv_pattern.v                      ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/mv_pattern.v                      ;         ;
; src/lut_9134.v                        ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/lut_9134.v                        ;         ;
; src/ax_debounce.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ax_debounce.v                     ;         ;
; src/an9134_test.v                     ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/an9134_test.v                     ;         ;
; src/ip/video_pll.v                    ; yes             ; User Wizard-Generated File   ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ip/video_pll.v                    ;         ;
; src/i2c_master/i2c_master_top.v       ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_top.v       ;         ;
; src/i2c_master/i2c_master_defines.v   ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_defines.v   ;         ;
; src/i2c_master/i2c_master_byte_ctrl.v ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_byte_ctrl.v ;         ;
; src/i2c_master/i2c_master_bit_ctrl.v  ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_master_bit_ctrl.v  ;         ;
; src/i2c_master/i2c_config.v           ; yes             ; User Verilog HDL File        ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/i2c_master/i2c_config.v           ;         ;
; altpll.tdf                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                           ;         ;
; aglobal121.inc                        ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                       ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                      ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;         ;
; db/video_pll_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/db/video_pll_altpll.v                 ;         ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 942   ;
;                                             ;       ;
; Total combinational functions               ; 915   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 400   ;
;     -- 3 input functions                    ; 216   ;
;     -- <=2 input functions                  ; 299   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 658   ;
;     -- arithmetic mode                      ; 257   ;
;                                             ;       ;
; Total registers                             ; 504   ;
;     -- Dedicated logic registers            ; 504   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 36    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 376   ;
; Total fan-out                               ; 4433  ;
; Average fan-out                             ; 2.97  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |an9134_test                                     ; 915 (4)           ; 504 (3)      ; 0           ; 0            ; 0       ; 0         ; 36   ; 0            ; |an9134_test                                                                                                                                   ;              ;
;    |ax_debounce:ax_debounce_m0|                  ; 77 (77)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|ax_debounce:ax_debounce_m0                                                                                                        ;              ;
;    |i2c_config:i2c_config_m0|                    ; 238 (27)          ; 130 (14)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|i2c_config:i2c_config_m0                                                                                                          ;              ;
;       |i2c_master_top:i2c_master_top_m0|         ; 211 (19)          ; 116 (20)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0                                                                         ;              ;
;          |i2c_master_byte_ctrl:byte_controller|  ; 192 (50)          ; 96 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller                                    ;              ;
;             |i2c_master_bit_ctrl:bit_controller| ; 142 (142)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;              ;
;    |lut_9134:lut_9134_m0|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|lut_9134:lut_9134_m0                                                                                                              ;              ;
;    |mv_pattern:mv_pattern_m0|                    ; 549 (85)          ; 301 (28)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0                                                                                                          ;              ;
;       |mv_pattern0:mv_pattern0_m0|               ; 109 (109)         ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0                                                                               ;              ;
;       |mv_pattern1:mv_pattern1_m0|               ; 120 (120)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0                                                                               ;              ;
;       |mv_pattern2:mv_pattern2_m0|               ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0                                                                               ;              ;
;       |mv_pattern3:mv_pattern3_m0|               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0                                                                               ;              ;
;       |mv_pattern5:mv_pattern5_m0|               ; 106 (106)         ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0                                                                               ;              ;
;       |mv_pattern6:mv_pattern6_m0|               ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0                                                                               ;              ;
;       |mv_timing_xy:mv_timing_xy_m0|             ; 26 (26)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0                                                                             ;              ;
;       |mv_video_timing:mv_video_timing_m0|       ; 67 (67)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0                                                                       ;              ;
;    |reset_power_on:reset_power_on_m0|            ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|reset_power_on:reset_power_on_m0                                                                                                  ;              ;
;    |video_pll:video_pll_m0|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|video_pll:video_pll_m0                                                                                                            ;              ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|video_pll:video_pll_m0|altpll:altpll_component                                                                                    ;              ;
;          |video_pll_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an9134_test|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                    ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |an9134_test|video_pll:video_pll_m0 ; Y:/project/AN/AN9134/CD/02_demo/altera/an9134_av4075_out_test/src/ip/video_pll.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; v_bound.111 ; v_bound.110 ; v_bound.101 ; v_bound.100 ; v_bound.011 ; v_bound.010 ; v_bound.001 ; v_bound.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; v_bound.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; v_bound.001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; v_bound.010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; v_bound.011 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; v_bound.100 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.101 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.110 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |an9134_test|mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound                                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; v_bound.111 ; v_bound.110 ; v_bound.101 ; v_bound.100 ; v_bound.011 ; v_bound.010 ; v_bound.001 ; v_bound.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; v_bound.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; v_bound.001 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; v_bound.010 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; v_bound.011 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; v_bound.100 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.101 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.110 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
; v_bound.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |an9134_test|i2c_config:i2c_config_m0|state                                       ;
+----------------------+---------------------+----------------+----------------------+--------------+
; Name                 ; state.S_WR_I2C_DONE ; state.S_WR_I2C ; state.S_WR_I2C_CHECK ; state.S_IDLE ;
+----------------------+---------------------+----------------+----------------------+--------------+
; state.S_IDLE         ; 0                   ; 0              ; 0                    ; 0            ;
; state.S_WR_I2C_CHECK ; 0                   ; 0              ; 1                    ; 1            ;
; state.S_WR_I2C       ; 0                   ; 1              ; 0                    ; 1            ;
; state.S_WR_I2C_DONE  ; 1                   ; 0              ; 0                    ; 1            ;
+----------------------+---------------------+----------------+----------------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state                                                                                                                                                                                                                                                     ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+
; Name                 ; state.S_RD_ACK ; state.S_RD_REG_ADDR1 ; state.S_WR_REG_ADDR1 ; state.S_WAIT ; state.S_WR_STOP ; state.S_RD_STOP ; state.S_RD_DATA ; state.S_RD_DEV_ADDR1 ; state.S_RD_REG_ADDR ; state.S_RD_DEV_ADDR0 ; state.S_WR_ERR_NACK ; state.S_WR_ACK ; state.S_WR_DATA ; state.S_WR_REG_ADDR ; state.S_WR_DEV_ADDR ; state.S_IDLE ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+
; state.S_IDLE         ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 0            ;
; state.S_WR_DEV_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 1                   ; 1            ;
; state.S_WR_REG_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 1                   ; 0                   ; 1            ;
; state.S_WR_DATA      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 1               ; 0                   ; 0                   ; 1            ;
; state.S_WR_ACK       ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 1              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_ERR_NACK  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 1                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DEV_ADDR0 ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 1                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_REG_ADDR  ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 1                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DEV_ADDR1 ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 1                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_DATA      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 1               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_STOP      ; 0              ; 0                    ; 0                    ; 0            ; 0               ; 1               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_STOP      ; 0              ; 0                    ; 0                    ; 0            ; 1               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WAIT         ; 0              ; 0                    ; 0                    ; 1            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_WR_REG_ADDR1 ; 0              ; 0                    ; 1                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_REG_ADDR1 ; 0              ; 1                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
; state.S_RD_ACK       ; 1              ; 0                    ; 0                    ; 0            ; 0               ; 0               ; 0               ; 0                    ; 0                   ; 0                    ; 0                   ; 0              ; 0               ; 0                   ; 0                   ; 1            ;
+----------------------+----------------+----------------------+----------------------+--------------+-----------------+-----------------+-----------------+----------------------+---------------------+----------------------+---------------------+----------------+-----------------+---------------------+---------------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START       ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                      ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                      ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                      ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                      ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                      ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                      ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_1st[0..15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern4:mv_pattern4_m0|rgb_r_out[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern4:mv_pattern4_m0|rgb_g_out[0..7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_1st[0..15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_1st[0..15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[13..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|hactive[0..6,11..15]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|vactive[0..2,6..9,11..15]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[8..15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[3..6,8..12]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[9..15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[9..15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[10..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[10..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[11..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[11..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[12..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[12..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[13..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[13..15]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_8th[14,15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_8th[14,15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|timing_hs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_hs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|timing_hs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_hs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|timing_hs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_hs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|timing_hs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_hs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern4:mv_pattern4_m0|timing_hs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_hs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|timing_hs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_hs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|timing_vs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_vs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|timing_vs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_vs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|timing_vs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_vs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|timing_vs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_vs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern4:mv_pattern4_m0|timing_vs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_vs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|timing_vs_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_vs_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|rgb_r_out[0..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|rgb_b_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|rgb_g_out[0..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|rgb_b_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|rgb_b_out[1..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|rgb_b_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|timing_de_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_de_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|timing_de_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_de_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|timing_de_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_de_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|timing_de_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_de_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern4:mv_pattern4_m0|timing_de_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_de_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern4:mv_pattern4_m0|rgb_b_out[0..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_de_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|timing_de_d0                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0|timing_de_d0                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_b_out[1..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_b_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_r_out[0..6]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_r_out[7]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_g_out[0..6]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_g_out[7]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_g_out[7]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[7]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_b_out[7]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[7]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_g_out[6]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[6]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_b_out[6]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[6]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_g_out[5]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[5]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_b_out[5]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[5]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_g_out[4]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[4]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_b_out[4]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[4]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_g_out[3]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[3]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_b_out[3]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[3]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_g_out[2]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[2]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_b_out[2]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[2]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_g_out[1]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[1]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_b_out[1]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[1]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_g_out[0]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_b_out[0]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0|rgb_r_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|rgb_b_out[1..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|rgb_b_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|rgb_r_out[0..6]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|rgb_r_out[7]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|rgb_g_out[0..6]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|rgb_g_out[7]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[9..14]                                                                        ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[15]                                                                       ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk ;
; mv_pattern:mv_pattern_m0|hactive[7..9]                                                                                                        ; Merged with mv_pattern:mv_pattern_m0|hactive[10]                                                                                                      ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[0..3]                                                                         ; Merged with mv_pattern:mv_pattern_m0|hactive[10]                                                                                                      ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[0..7]                                                                         ; Merged with mv_pattern:mv_pattern_m0|hactive[10]                                                                                                      ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[8]                                                                            ; Merged with mv_pattern:mv_pattern_m0|hactive[10]                                                                                                      ;
; mv_pattern:mv_pattern_m0|vactive[3..5,10]                                                                                                     ; Merged with mv_pattern:mv_pattern_m0|hactive[10]                                                                                                      ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[1..3]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[0..2,7]                                                                       ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[0..7]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[1..3]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[0..7]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[1..3]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[0..7]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[1..3]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[0..7]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[1..3]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[0..7]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_8th[1..3]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_8th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_8th[0..7]                                                                         ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_8th[0]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_g_out[7]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_b_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_r_out[7]                                                                              ; Merged with mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0|rgb_b_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_b_out[1..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_b_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_r_out[1..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_r_out[0]                                                                          ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_g_out[1..7]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|rgb_g_out[0]                                                                          ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[4..6]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[5,6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[6]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[5]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[6]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[6]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[7]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[0]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[9]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[4,8,15]                                                                       ; Merged with mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[8]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[9..14]                                                                        ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[15]                                                                       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[10..14]                                                                       ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_4th[15]                                                                       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[11..14]                                                                       ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_5th[15]                                                                       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[13,14]                                                                        ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[15]                                                                       ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[3]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[8]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[0]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[7]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[1]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[2]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[6]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[7]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[14]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[15]                                                                       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[12]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_6th[15]                                                                       ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[13]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_7th[15]                                                                       ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound~4                                                                                 ; Lost fanout                                                                                                                                           ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound~5                                                                                 ; Lost fanout                                                                                                                                           ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound~6                                                                                 ; Lost fanout                                                                                                                                           ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound~4                                                                                 ; Lost fanout                                                                                                                                           ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound~5                                                                                 ; Lost fanout                                                                                                                                           ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound~6                                                                                 ; Lost fanout                                                                                                                                           ;
; i2c_config:i2c_config_m0|state~7                                                                                                              ; Lost fanout                                                                                                                                           ;
; i2c_config:i2c_config_m0|state~8                                                                                                              ; Lost fanout                                                                                                                                           ;
; i2c_config:i2c_config_m0|state~9                                                                                                              ; Lost fanout                                                                                                                                           ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~4                                                                             ; Lost fanout                                                                                                                                           ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~5                                                                             ; Lost fanout                                                                                                                                           ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~6                                                                             ; Lost fanout                                                                                                                                           ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state~7                                                                             ; Lost fanout                                                                                                                                           ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound.100                                                                               ; Lost fanout                                                                                                                                           ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound.111                                                                               ; Lost fanout                                                                                                                                           ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_2nd[7]                                                                            ; Merged with mv_pattern:mv_pattern_m0|hactive[10]                                                                                                      ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_8th[15]                                                                           ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_8th[14]                                                                       ;
; i2c_config:i2c_config_m0|state.S_IDLE                                                                                                         ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|ack_in                                                                          ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR1                                                                ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                            ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_REG_ADDR1                                                                ; Merged with i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                            ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                ; Stuck at GND due to stuck port data_in                                                                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                ; Stuck at GND due to stuck port data_in                                                                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|read                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; Stuck at GND due to stuck port data_in                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[9]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[7]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[4]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0|h_bound_3rd[8]                                                                        ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[0]                                                                            ; Merged with mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[7]                                                                        ;
; mode[3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                ;
; Total Number of Removed Registers = 458                                                                                                       ;                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                 ;
+--------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                         ;
+--------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+
; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_1st[15]            ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[15],                                           ;
;                                                                                ; due to stuck port data_in ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[11],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[10],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[9],                                            ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_2nd[8],                                            ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[11],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[10],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_3rd[9],                                            ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[11],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_4th[10],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_5th[11],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_6th[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_7th[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_8th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0|v_bound_8th[14]                                            ;
; mv_pattern:mv_pattern_m0|vactive[15]                                           ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[15],                                           ;
;                                                                                ; due to stuck port data_in ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[11],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[10],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[11],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_6th[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_7th[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_8th[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_8th[14]                                            ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_1st[15]            ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[15],                                           ;
;                                                                                ; due to stuck port data_in ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[11],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[10],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[9],                                            ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[8],                                            ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[15],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[14],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[13],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[12],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[11],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[10],                                           ;
;                                                                                ;                           ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[9]                                             ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1 ; Stuck at GND              ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_DATA,                                     ;
;                                                                                ; due to stuck port data_in ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|read,                                                ;
;                                                                                ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_STOP,                                     ;
;                                                                                ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_RD_ACK,                                      ;
;                                                                                ;                           ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[6]             ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[6],                                            ;
;                                                                                ; due to stuck port data_in ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_5th[6]                                             ;
; mv_pattern:mv_pattern_m0|vactive[9]                                            ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[6]                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                ;
; mv_pattern:mv_pattern_m0|vactive[8]                                            ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[5]                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                ;
; mv_pattern:mv_pattern_m0|vactive[7]                                            ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[4]                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                ;
; mv_pattern:mv_pattern_m0|vactive[6]                                            ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_2nd[3]                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                ;
; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_3rd[5]             ; Stuck at GND              ; mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0|v_bound_4th[5]                                             ;
;                                                                                ; due to stuck port data_in ;                                                                                                                ;
+--------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 504   ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 330   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 109   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |an9134_test|mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0|y_cnt[8]                                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[12] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |an9134_test|mv_pattern:mv_pattern_m0|pattern_rgb_r[0]                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |an9134_test|mv_pattern:mv_pattern_m0|pattern_rgb_b[3]                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[1]                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |an9134_test|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |an9134_test ;
+----------------+------------------+-----------------------------------------+
; Parameter Name ; Value            ; Type                                    ;
+----------------+------------------+-----------------------------------------+
; H_ACTIVE       ; 0000011110000000 ; Unsigned Binary                         ;
; H_FP           ; 0000000001011000 ; Unsigned Binary                         ;
; H_SYNC         ; 0000000000101100 ; Unsigned Binary                         ;
; H_BP           ; 0000000010010100 ; Unsigned Binary                         ;
; V_ACTIVE       ; 0000010000111000 ; Unsigned Binary                         ;
; V_FP           ; 0000000000000100 ; Unsigned Binary                         ;
; V_SYNC         ; 0000000000000101 ; Unsigned Binary                         ;
; V_BP           ; 0000000000100100 ; Unsigned Binary                         ;
; HS_POL         ; 1                ; Unsigned Binary                         ;
; VS_POL         ; 1                ; Unsigned Binary                         ;
; H_TOTAL        ; 0000100010011000 ; Unsigned Binary                         ;
; V_TOTAL        ; 0000010001100101 ; Unsigned Binary                         ;
+----------------+------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 297                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 100                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_power_on:reset_power_on_m0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
; FREQ           ; 50    ; Signed Integer                                       ;
; MAX_TIME       ; 200   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                                                                    ;
; ST_START       ; 00001 ; Unsigned Binary                                                                                                    ;
; ST_READ        ; 00010 ; Unsigned Binary                                                                                                    ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                                                                    ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                                                                    ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                                                                    ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                                                     ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                                                          ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                                                          ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                                                          ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                                                          ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                                                          ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                                                          ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                                                          ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                                                          ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                                                          ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                                                          ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                                                          ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                                                          ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                                                          ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                                                          ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                                                          ;
+----------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ax_debounce:ax_debounce_m0 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
; FREQ           ; 50    ; Signed Integer                                 ;
; MAX_TIME       ; 20    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0 ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; WHITE_R        ; 11111111 ; Unsigned Binary                                                      ;
; WHITE_G        ; 11111111 ; Unsigned Binary                                                      ;
; WHITE_B        ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_R       ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_G       ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_B       ; 00000000 ; Unsigned Binary                                                      ;
; CYAN_R         ; 00000000 ; Unsigned Binary                                                      ;
; CYAN_G         ; 11111111 ; Unsigned Binary                                                      ;
; CYAN_B         ; 11111111 ; Unsigned Binary                                                      ;
; GREEN_R        ; 00000000 ; Unsigned Binary                                                      ;
; GREEN_G        ; 11111111 ; Unsigned Binary                                                      ;
; GREEN_B        ; 00000000 ; Unsigned Binary                                                      ;
; MAGENTA_R      ; 11111111 ; Unsigned Binary                                                      ;
; MAGENTA_G      ; 00000000 ; Unsigned Binary                                                      ;
; MAGENTA_B      ; 11111111 ; Unsigned Binary                                                      ;
; RED_R          ; 11111111 ; Unsigned Binary                                                      ;
; RED_G          ; 00000000 ; Unsigned Binary                                                      ;
; RED_B          ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_R         ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_G         ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_B         ; 11111111 ; Unsigned Binary                                                      ;
; BLACK_R        ; 00000000 ; Unsigned Binary                                                      ;
; BLACK_G        ; 00000000 ; Unsigned Binary                                                      ;
; BLACK_B        ; 00000000 ; Unsigned Binary                                                      ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0 ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; WHITE_R        ; 11111111 ; Unsigned Binary                                                      ;
; WHITE_G        ; 11111111 ; Unsigned Binary                                                      ;
; WHITE_B        ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_R       ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_G       ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_B       ; 00000000 ; Unsigned Binary                                                      ;
; CYAN_R         ; 00000000 ; Unsigned Binary                                                      ;
; CYAN_G         ; 11111111 ; Unsigned Binary                                                      ;
; CYAN_B         ; 11111111 ; Unsigned Binary                                                      ;
; GREEN_R        ; 00000000 ; Unsigned Binary                                                      ;
; GREEN_G        ; 11111111 ; Unsigned Binary                                                      ;
; GREEN_B        ; 00000000 ; Unsigned Binary                                                      ;
; MAGENTA_R      ; 11111111 ; Unsigned Binary                                                      ;
; MAGENTA_G      ; 00000000 ; Unsigned Binary                                                      ;
; MAGENTA_B      ; 11111111 ; Unsigned Binary                                                      ;
; RED_R          ; 11111111 ; Unsigned Binary                                                      ;
; RED_G          ; 00000000 ; Unsigned Binary                                                      ;
; RED_B          ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_R         ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_G         ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_B         ; 11111111 ; Unsigned Binary                                                      ;
; BLACK_R        ; 00000000 ; Unsigned Binary                                                      ;
; BLACK_G        ; 00000000 ; Unsigned Binary                                                      ;
; BLACK_B        ; 00000000 ; Unsigned Binary                                                      ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0 ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; WHITE_R        ; 11111111 ; Unsigned Binary                                                      ;
; WHITE_G        ; 11111111 ; Unsigned Binary                                                      ;
; WHITE_B        ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_R       ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_G       ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_B       ; 00000000 ; Unsigned Binary                                                      ;
; CYAN_R         ; 00000000 ; Unsigned Binary                                                      ;
; CYAN_G         ; 11111111 ; Unsigned Binary                                                      ;
; CYAN_B         ; 11111111 ; Unsigned Binary                                                      ;
; GREEN_R        ; 00000000 ; Unsigned Binary                                                      ;
; GREEN_G        ; 11111111 ; Unsigned Binary                                                      ;
; GREEN_B        ; 00000000 ; Unsigned Binary                                                      ;
; MAGENTA_R      ; 11111111 ; Unsigned Binary                                                      ;
; MAGENTA_G      ; 00000000 ; Unsigned Binary                                                      ;
; MAGENTA_B      ; 11111111 ; Unsigned Binary                                                      ;
; RED_R          ; 11111111 ; Unsigned Binary                                                      ;
; RED_G          ; 00000000 ; Unsigned Binary                                                      ;
; RED_B          ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_R         ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_G         ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_B         ; 11111111 ; Unsigned Binary                                                      ;
; BLACK_R        ; 00000000 ; Unsigned Binary                                                      ;
; BLACK_G        ; 00000000 ; Unsigned Binary                                                      ;
; BLACK_B        ; 00000000 ; Unsigned Binary                                                      ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0 ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; WHITE_R        ; 11111111 ; Unsigned Binary                                                      ;
; WHITE_G        ; 11111111 ; Unsigned Binary                                                      ;
; WHITE_B        ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_R       ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_G       ; 11111111 ; Unsigned Binary                                                      ;
; YELLOW_B       ; 00000000 ; Unsigned Binary                                                      ;
; CYAN_R         ; 00000000 ; Unsigned Binary                                                      ;
; CYAN_G         ; 11111111 ; Unsigned Binary                                                      ;
; CYAN_B         ; 11111111 ; Unsigned Binary                                                      ;
; GREEN_R        ; 00000000 ; Unsigned Binary                                                      ;
; GREEN_G        ; 11111111 ; Unsigned Binary                                                      ;
; GREEN_B        ; 00000000 ; Unsigned Binary                                                      ;
; MAGENTA_R      ; 11111111 ; Unsigned Binary                                                      ;
; MAGENTA_G      ; 00000000 ; Unsigned Binary                                                      ;
; MAGENTA_B      ; 11111111 ; Unsigned Binary                                                      ;
; RED_R          ; 11111111 ; Unsigned Binary                                                      ;
; RED_G          ; 00000000 ; Unsigned Binary                                                      ;
; RED_B          ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_R         ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_G         ; 00000000 ; Unsigned Binary                                                      ;
; BLUE_B         ; 11111111 ; Unsigned Binary                                                      ;
; BLACK_R        ; 00000000 ; Unsigned Binary                                                      ;
; BLACK_G        ; 00000000 ; Unsigned Binary                                                      ;
; BLACK_B        ; 00000000 ; Unsigned Binary                                                      ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mv_pattern:mv_pattern_m0"                                                                                                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; positive_hsync       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; positive_vsync       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[2..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[15..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; htotal_size[10..8]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; htotal_size[6..5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; htotal_size[11]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[7]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[4]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; htotal_size[3]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_start        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hactive_start[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_start[15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_start[6..5]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_start[3..2]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_start[7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_start[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_end[1..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_end[15..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_end[10..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_end[3..2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hactive_end[11]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hactive_end[4]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[6..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[1..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[15..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_start[10..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_start[11]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[4]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_start[3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_start[2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_end[2..0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_end[15..12]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_end[10..8]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_end[6..5]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; hsync_end[11]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_end[7]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_end[4]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; hsync_end[3]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[6..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vtotal_size[15..11]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[9..7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[4..3]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[1..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vtotal_size[10]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vtotal_size[2]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_start[1..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_start[15..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_start[4..2]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_start[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[4..3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[1..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[15..11]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_end[9..7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_end[10]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[6]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vactive_end[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vactive_end[2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_start[4..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_start[15..11]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_start[9..7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_start[10]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_start[6]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_start[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[6..5]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_end[15..11]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[9..7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[4..3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[1..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; vsync_end[10]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; vsync_end[2]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ax_debounce:ax_debounce_m0"      ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; rst            ; Input  ; Info     ; Stuck at GND           ;
; button_posedge ; Output ; Info     ; Explicitly unconnected ;
; button_out     ; Output ; Info     ; Explicitly unconnected ;
+----------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+
; nReset   ; Input  ; Info     ; Stuck at VCC                                                                                ;
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                ;
; i2c_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; i2c_al   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_read_req_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_read_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "i2c_config:i2c_config_m0"            ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; clk_div_cnt[8..4]  ; Input  ; Info     ; Stuck at VCC           ;
; clk_div_cnt[15..9] ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[1..0]  ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[3]     ; Input  ; Info     ; Stuck at GND           ;
; clk_div_cnt[2]     ; Input  ; Info     ; Stuck at VCC           ;
; i2c_addr_2byte     ; Input  ; Info     ; Stuck at GND           ;
; error              ; Output ; Info     ; Explicitly unconnected ;
; done               ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "reset_power_on:reset_power_on_m0" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; user_rst ; Input ; Info     ; Stuck at GND                   ;
+----------+-------+----------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Wed Aug 09 13:42:36 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off an9134_test -c an9134_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/reset_power_on.v
    Info (12023): Found entity 1: reset_power_on
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_video_timing.v
    Info (12023): Found entity 1: mv_video_timing
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_timing_xy.v
    Info (12023): Found entity 1: mv_timing_xy
Warning (10335): Unrecognized synthesis attribute "syn_srlstyle" at src/mv_timing_gen_xy.v(45)
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_timing_gen_xy.v
    Info (12023): Found entity 1: mv_timing_gen_xy
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_pattern6.v
    Info (12023): Found entity 1: mv_pattern6
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_pattern5.v
    Info (12023): Found entity 1: mv_pattern5
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_pattern4.v
    Info (12023): Found entity 1: mv_pattern4
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_pattern3.v
    Info (12023): Found entity 1: mv_pattern3
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_pattern2.v
    Info (12023): Found entity 1: mv_pattern2
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_pattern1.v
    Info (12023): Found entity 1: mv_pattern1
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_pattern0.v
    Info (12023): Found entity 1: mv_pattern0
Info (12021): Found 1 design units, including 1 entities, in source file src/mv_pattern.v
    Info (12023): Found entity 1: mv_pattern
Info (12021): Found 1 design units, including 1 entities, in source file src/lut_9134.v
    Info (12023): Found entity 1: lut_9134
Info (12021): Found 1 design units, including 1 entities, in source file src/ax_debounce.v
    Info (12023): Found entity 1: ax_debounce
Info (12021): Found 1 design units, including 1 entities, in source file src/an9134_test.v
    Info (12023): Found entity 1: an9134_test
Info (12021): Found 1 design units, including 1 entities, in source file src/ip/video_pll.v
    Info (12023): Found entity 1: video_pll
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/i2c_master_defines.v
Warning (10335): Unrecognized synthesis attribute "enum_state" at src/i2c_master/i2c_master_byte_ctrl.v(199)
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Warning (10335): Unrecognized synthesis attribute "enum_state" at src/i2c_master/i2c_master_bit_ctrl.v(185)
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v
    Info (12023): Found entity 1: i2c_config
Info (12127): Elaborating entity "an9134_test" for the top level hierarchy
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll_m0"
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll_m0|altpll:altpll_component"
Info (12133): Instantiated megafunction "video_pll:video_pll_m0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "297"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated"
Info (12128): Elaborating entity "reset_power_on" for hierarchy "reset_power_on:reset_power_on_m0"
Info (12128): Elaborating entity "i2c_config" for hierarchy "i2c_config:i2c_config_m0"
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0"
Info (10264): Verilog HDL Case Statement information at i2c_master_top.v(246): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (14)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (12128): Elaborating entity "lut_9134" for hierarchy "lut_9134:lut_9134_m0"
Info (12128): Elaborating entity "ax_debounce" for hierarchy "ax_debounce:ax_debounce_m0"
Info (12128): Elaborating entity "mv_pattern" for hierarchy "mv_pattern:mv_pattern_m0"
Info (12128): Elaborating entity "mv_video_timing" for hierarchy "mv_pattern:mv_pattern_m0|mv_video_timing:mv_video_timing_m0"
Info (12128): Elaborating entity "mv_timing_xy" for hierarchy "mv_pattern:mv_pattern_m0|mv_timing_xy:mv_timing_xy_m0"
Info (12128): Elaborating entity "mv_pattern0" for hierarchy "mv_pattern:mv_pattern_m0|mv_pattern0:mv_pattern0_m0"
Info (12128): Elaborating entity "mv_pattern1" for hierarchy "mv_pattern:mv_pattern_m0|mv_pattern1:mv_pattern1_m0"
Info (12128): Elaborating entity "mv_pattern2" for hierarchy "mv_pattern:mv_pattern_m0|mv_pattern2:mv_pattern2_m0"
Info (12128): Elaborating entity "mv_pattern3" for hierarchy "mv_pattern:mv_pattern_m0|mv_pattern3:mv_pattern3_m0"
Info (12128): Elaborating entity "mv_pattern4" for hierarchy "mv_pattern:mv_pattern_m0|mv_pattern4:mv_pattern4_m0"
Info (12128): Elaborating entity "mv_pattern5" for hierarchy "mv_pattern:mv_pattern_m0|mv_pattern5:mv_pattern5_m0"
Info (12128): Elaborating entity "mv_pattern6" for hierarchy "mv_pattern:mv_pattern_m0|mv_pattern6:mv_pattern6_m0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[1]"
    Warning (15610): No output dependent on input pin "key[2]"
    Warning (15610): No output dependent on input pin "key[3]"
Info (21057): Implemented 982 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 945 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 464 megabytes
    Info: Processing ended: Wed Aug 09 13:42:44 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


