============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Jan 23 2023  11:08:48 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) U5_mem_MEM_adr_reg_dest_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST39/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2264                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  U5_mem_MEM_adr_reg_dest_reg[0]/C    -       -     R     (arrival)    191     -     0     -       0 
  U5_mem_MEM_adr_reg_dest_reg[0]/Q    -       C->Q  R     DFRQX2        24 182.7   753   640     640 
  U7_banc_g6126/Q                     -       A->Q  F     NO2X1          3  28.7   264   178     818 
  U7_banc_g6124/Q                     -       B->Q  R     NA2I1X1        2  16.2   203   177     995 
  U7_banc_g6122/Q                     -       A->Q  F     NO2X1          2  20.4   182   100    1094 
  U7_banc_g6119/S                     -       A->S  R     HAX1           2  18.8   179   278    1372 
  U7_banc_g6131/Q                     -       A->Q  F     INX1          14  87.4   371   256    1628 
  U7_banc_g5992/Q                     -       A->Q  F     OR4X1          2  19.4   155   294    1922 
  U7_banc_g5991/Q                     -       C->Q  R     ON31X1         1   8.7   482   176    2098 
  U7_banc_RC_CG_HIER_INST39/g7/Q      -       A->Q  R     OR2X1          1   9.4   115   165    2264 
  U7_banc_RC_CG_HIER_INST39/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2264 
#----------------------------------------------------------------------------------------------------

