#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 29 14:14:08 2020
# Process ID: 26663
# Current directory: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1
# Command line: vivado -log zusys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace
# Log file: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper.vdi
# Journal file: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vagrant/Downloads/TE0820/TE0820-03-2AI21FA/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.188 ; gain = 35.688 ; free physical = 3104 ; free virtual = 7870
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1600.664 ; gain = 43.477 ; free physical = 3056 ; free virtual = 7822
Command: link_design -top zusys_wrapper -part xczu2cg-sfvc784-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_clk_wiz_0_0/zusys_clk_wiz_0_0.dcp' for cell 'zusys_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_labtools_fmeter_0_0/zusys_labtools_fmeter_0_0.dcp' for cell 'zusys_i/labtools_fmeter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/zusys_system_ila_0_0.dcp' for cell 'zusys_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0.dcp' for cell 'zusys_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.dcp' for cell 'zusys_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2423.328 ; gain = 0.000 ; free physical = 2401 ; free virtual = 7167
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zusys_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zusys_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zusys_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: zusys_i/system_ila_0/U0/ila_lib UUID: 7f1dccb3-cac2-5fc0-b4e3-f65c406020b9 
INFO: [Chipscope 16-324] Core: zusys_i/vio_0 UUID: 66574c77-5462-5caf-a675-0772d560daac 
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0_board.xdc] for cell 'zusys_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0_board.xdc] for cell 'zusys_i/util_ds_buf_0/U0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.xdc] for cell 'zusys_i/vio_0'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.xdc] for cell 'zusys_i/vio_0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/U0'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2842.660 ; gain = 27.812 ; free physical = 1849 ; free virtual = 6616
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'zusys_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'zusys_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_clk_wiz_0_0/zusys_clk_wiz_0_0_board.xdc] for cell 'zusys_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_clk_wiz_0_0/zusys_clk_wiz_0_0_board.xdc] for cell 'zusys_i/clk_wiz_0/inst'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_clk_wiz_0_0/zusys_clk_wiz_0_0.xdc] for cell 'zusys_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_clk_wiz_0_0/zusys_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_clk_wiz_0_0/zusys_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 3219.340 ; gain = 376.680 ; free physical = 1557 ; free virtual = 6324
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/sources_1/bd/zusys/ip/zusys_clk_wiz_0_0/zusys_clk_wiz_0_0.xdc] for cell 'zusys_i/clk_wiz_0/inst'
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/_i_io.xdc]
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/_i_io.xdc]
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/_i_bitgen.xdc]
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/_i_bitgen.xdc]
Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/vivado_target.xdc]
Finished Parsing XDC File [/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.srcs/te0701_fmc/vivado_target.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.348 ; gain = 0.000 ; free physical = 1563 ; free virtual = 6329
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 168 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 10 instances

20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:49 . Memory (MB): peak = 3219.348 ; gain = 1618.684 ; free physical = 1563 ; free virtual = 6330
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3235.348 ; gain = 16.000 ; free physical = 1554 ; free virtual = 6321

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2e1307f1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3237.348 ; gain = 2.000 ; free physical = 1547 ; free virtual = 6314

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3435.027 ; gain = 0.000 ; free physical = 2993 ; free virtual = 6399
Phase 1 Generate And Synthesize Debug Cores | Checksum: 20e04f673

Time (s): cpu = 00:02:35 ; elapsed = 00:03:56 . Memory (MB): peak = 3435.027 ; gain = 31.867 ; free physical = 2993 ; free virtual = 6399

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 59 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 284ab01d3

Time (s): cpu = 00:02:36 ; elapsed = 00:03:56 . Memory (MB): peak = 3435.027 ; gain = 31.867 ; free physical = 2999 ; free virtual = 6406
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 279 cells
INFO: [Opt 31-1021] In phase Retarget, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 231f54b32

Time (s): cpu = 00:02:36 ; elapsed = 00:03:57 . Memory (MB): peak = 3435.027 ; gain = 31.867 ; free physical = 3003 ; free virtual = 6409
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 23e369003

Time (s): cpu = 00:02:37 ; elapsed = 00:03:57 . Memory (MB): peak = 3435.027 ; gain = 31.867 ; free physical = 3003 ; free virtual = 6410
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Sweep, 1342 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 23e369003

Time (s): cpu = 00:02:37 ; elapsed = 00:03:58 . Memory (MB): peak = 3435.027 ; gain = 31.867 ; free physical = 3003 ; free virtual = 6410
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 23e369003

Time (s): cpu = 00:02:37 ; elapsed = 00:03:58 . Memory (MB): peak = 3435.027 ; gain = 31.867 ; free physical = 3003 ; free virtual = 6409
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 23e369003

Time (s): cpu = 00:02:37 ; elapsed = 00:03:58 . Memory (MB): peak = 3435.027 ; gain = 31.867 ; free physical = 3003 ; free virtual = 6409
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |             279  |                                             98  |
|  Constant propagation         |               0  |              18  |                                             82  |
|  Sweep                        |               0  |              67  |                                           1342  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             92  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3435.027 ; gain = 0.000 ; free physical = 3003 ; free virtual = 6409
Ending Logic Optimization Task | Checksum: 1f37528ae

Time (s): cpu = 00:02:38 ; elapsed = 00:03:58 . Memory (MB): peak = 3435.027 ; gain = 31.867 ; free physical = 3003 ; free virtual = 6409

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.907 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 281bdee32

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4594.000 ; gain = 0.000 ; free physical = 2352 ; free virtual = 5890
Ending Power Optimization Task | Checksum: 281bdee32

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4594.000 ; gain = 1158.973 ; free physical = 2372 ; free virtual = 5911

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 281bdee32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4594.000 ; gain = 0.000 ; free physical = 2372 ; free virtual = 5911

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4594.000 ; gain = 0.000 ; free physical = 2372 ; free virtual = 5911
Ending Netlist Obfuscation Task | Checksum: 1be0fad85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4594.000 ; gain = 0.000 ; free physical = 2372 ; free virtual = 5911
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:13 ; elapsed = 00:04:33 . Memory (MB): peak = 4594.000 ; gain = 1374.652 ; free physical = 2372 ; free virtual = 5911
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4594.000 ; gain = 0.000 ; free physical = 2369 ; free virtual = 5908
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4594.000 ; gain = 0.000 ; free physical = 2358 ; free virtual = 5902
INFO: [Common 17-1381] The checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4610.008 ; gain = 16.008 ; free physical = 2357 ; free virtual = 5901
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2356 ; free virtual = 5900
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18f062ff5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2356 ; free virtual = 5900
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2356 ; free virtual = 5900

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1adc9f258

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2353 ; free virtual = 5897

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23b788a54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2347 ; free virtual = 5891

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23b788a54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2347 ; free virtual = 5891
Phase 1 Placer Initialization | Checksum: 23b788a54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2347 ; free virtual = 5891

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f6144873

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2333 ; free virtual = 5877

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 104 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 0 new cell, deleted 44 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2327 ; free virtual = 5871

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             44  |                    44  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             44  |                    44  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: f099bc68

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2327 ; free virtual = 5871
Phase 2.2 Global Placement Core | Checksum: 105ecad35

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2325 ; free virtual = 5869
Phase 2 Global Placement | Checksum: 105ecad35

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2327 ; free virtual = 5871

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17ab62582

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2328 ; free virtual = 5872

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1901a0f7c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2327 ; free virtual = 5871

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be45c0a1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2327 ; free virtual = 5871

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 135a1cb14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2324 ; free virtual = 5868

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 13b06a7fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2323 ; free virtual = 5867

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1f2b88f89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2318 ; free virtual = 5862

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 164efe3d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2322 ; free virtual = 5866
Phase 3.4 Small Shape DP | Checksum: 164efe3d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2324 ; free virtual = 5868

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: f5b1470b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2324 ; free virtual = 5868

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 11fbd5417

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2324 ; free virtual = 5868
Phase 3 Detail Placement | Checksum: 11fbd5417

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2324 ; free virtual = 5868

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 225f87bbc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 225f87bbc

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2320 ; free virtual = 5864
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.967. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 164456235

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2320 ; free virtual = 5864
Phase 4.1 Post Commit Optimization | Checksum: 164456235

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2320 ; free virtual = 5864

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 164456235

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2322 ; free virtual = 5866
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2316 ; free virtual = 5860

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a3796ce2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2318 ; free virtual = 5862

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2318 ; free virtual = 5862
Phase 4.4 Final Placement Cleanup | Checksum: 13d870acc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2318 ; free virtual = 5862
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13d870acc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2318 ; free virtual = 5862
Ending Placer Task | Checksum: 104d0b58b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2318 ; free virtual = 5862
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2329 ; free virtual = 5873
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2329 ; free virtual = 5873
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2298 ; free virtual = 5866
INFO: [Common 17-1381] The checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2306 ; free virtual = 5854
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2323 ; free virtual = 5872
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2297 ; free virtual = 5845
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2265 ; free virtual = 5838
INFO: [Common 17-1381] The checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 63a05717 ConstDB: 0 ShapeSum: 61fc53c7 RouteDB: 3f340aad

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a57b8de

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2137 ; free virtual = 5692
Post Restoration Checksum: NetGraph: 5201a911 NumContArr: 4a420db Constraints: a7d60daa Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fe7bd796

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2140 ; free virtual = 5694

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fe7bd796

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2129 ; free virtual = 5683

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fe7bd796

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2129 ; free virtual = 5683

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1a491118d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2116 ; free virtual = 5670

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 218b26a2d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2115 ; free virtual = 5670
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.116  | TNS=0.000  | WHS=-0.054 | THS=-0.264 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2b74e7778

Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2115 ; free virtual = 5670
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.116  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 266036fae

Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2115 ; free virtual = 5669
Phase 2 Router Initialization | Checksum: 2c810cacc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:54 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2115 ; free virtual = 5669

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00258259 %
  Global Horizontal Routing Utilization  = 0.00632059 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5296
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4767
  Number of Partially Routed Nets     = 529
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 127b455a5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2114 ; free virtual = 5668

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 939
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.137  | TNS=0.000  | WHS=-0.008 | THS=-0.008 |

Phase 4.1 Global Iteration 0 | Checksum: 1e5e94594

Time (s): cpu = 00:01:11 ; elapsed = 00:01:02 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2119 ; free virtual = 5673

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 17bf02960

Time (s): cpu = 00:01:11 ; elapsed = 00:01:02 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2119 ; free virtual = 5673
Phase 4 Rip-up And Reroute | Checksum: 17bf02960

Time (s): cpu = 00:01:11 ; elapsed = 00:01:02 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2119 ; free virtual = 5673

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a8d23ee4

Time (s): cpu = 00:01:13 ; elapsed = 00:01:04 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2120 ; free virtual = 5674
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.137  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 29e579cde

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2120 ; free virtual = 5674

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 29e579cde

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2120 ; free virtual = 5674
Phase 5 Delay and Skew Optimization | Checksum: 29e579cde

Time (s): cpu = 00:01:14 ; elapsed = 00:01:04 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2120 ; free virtual = 5674

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 288a69e41

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2123 ; free virtual = 5677
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.137  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f2b7a79f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2123 ; free virtual = 5677
Phase 6 Post Hold Fix | Checksum: 1f2b7a79f

Time (s): cpu = 00:01:15 ; elapsed = 00:01:05 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2123 ; free virtual = 5677

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.645209 %
  Global Horizontal Routing Utilization  = 0.780963 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 235936717

Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2122 ; free virtual = 5676

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 235936717

Time (s): cpu = 00:01:16 ; elapsed = 00:01:05 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2121 ; free virtual = 5675

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 235936717

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2121 ; free virtual = 5675

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.137  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 235936717

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2122 ; free virtual = 5676
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2138 ; free virtual = 5692

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:11 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2138 ; free virtual = 5692
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2138 ; free virtual = 5692
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2106 ; free virtual = 5686
INFO: [Common 17-1381] The checkpoint '/home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2130 ; free virtual = 5690
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2128 ; free virtual = 5687
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4610.008 ; gain = 0.000 ; free physical = 2091 ; free virtual = 5654
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Aug 29 14:23:31 2020...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 29 14:26:13 2020
# Process ID: 30997
# Current directory: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1
# Command line: vivado -log zusys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace
# Log file: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/zusys_wrapper.vdi
# Journal file: /home/vagrant/git/airliner/config/squeaky_weasel/target/hw/TE0820-03-2AI21FA/vivado/TE0820-03-2AI21FA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zusys_wrapper.tcl -notrace
Command: open_checkpoint zusys_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1464.527 ; gain = 0.000 ; free physical = 4279 ; free virtual = 7848
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for trenz.biz:te0820_2cg_1i:part0:2.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for trenz.biz:te0820_2cg_1i:part0:2.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2367.613 ; gain = 0.000 ; free physical = 3472 ; free virtual = 7063
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zusys_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zusys_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2666.918 ; gain = 12.875 ; free physical = 3037 ; free virtual = 6629
Restored from archive | CPU: 3.200000 secs | Memory: 7.374535 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2666.918 ; gain = 12.875 ; free physical = 3037 ; free virtual = 6629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2666.918 ; gain = 0.000 ; free physical = 3038 ; free virtual = 6630
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 168 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 10 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:01:15 . Memory (MB): peak = 2666.918 ; gain = 1202.391 ; free physical = 3037 ; free virtual = 6630
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, zusys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], zusys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zusys_i/labtools_fmeter_0/U0/COUNTER_REFCLK_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zusys_i/labtools_fmeter_0/U0/FMETER_gen[0].COUNTER_F_inst/bl.DSP48E_2: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zusys_i/labtools_fmeter_0/U0/COUNTER_REFCLK_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zusys_i/labtools_fmeter_0/U0/FMETER_gen[0].COUNTER_F_inst/bl.DSP48E_2: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 4 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 27793216 bits.
Writing bitstream ./zusys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2896.121 ; gain = 229.203 ; free physical = 2967 ; free virtual = 6571
INFO: [Common 17-206] Exiting Vivado at Sat Aug 29 14:28:15 2020...
