0.6
2018.3
Dec  7 2018
00:33:28
D:/source/Vivado/USTB-Vivado/TwoBitAdder/TwoBitAdder.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/source/Vivado/USTB-Vivado/TwoBitAdder/TwoBitAdder.srcs/sim_1/new/sim.v,1760101565,verilog,,,,adder_tb,,,,,,,,
D:/source/Vivado/USTB-Vivado/TwoBitAdder/TwoBitAdder.srcs/sources_1/new/TwoBitAdder.v,1760101958,verilog,,D:/source/Vivado/USTB-Vivado/TwoBitAdder/TwoBitAdder.srcs/sim_1/new/sim.v,,FullAdder;HalfAdder;TwoBitAdder,,,,,,,,
