Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System.qsys --block-symbol-file --output-directory=/home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Info_for_Labs/Computer_System.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 21.1]
Progress: Parameterizing module LEDs
Progress: Adding Slider_Switches [altera_avalon_pio 21.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding master_0 [altera_jtag_avalon_master 21.1]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.sys_sdram_pll_0: Refclk Freq: 50.0
Info: Computer_System.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: Computer_System.hps_0: hps_0.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Warning: Computer_System.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System.qsys --synthesis=VERILOG --output-directory=/home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Info_for_Labs/Computer_System.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 21.1]
Progress: Parameterizing module LEDs
Progress: Adding Slider_Switches [altera_avalon_pio 21.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding master_0 [altera_jtag_avalon_master 21.1]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.sys_sdram_pll_0: Refclk Freq: 50.0
Info: Computer_System.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: Computer_System.hps_0: hps_0.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Warning: Computer_System.onchip_memory2_0: onchip_memory2_0.s2 must be connected to an Avalon-MM master
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave onchip_memory2_0.s1 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master master_0.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: LEDs:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=/tmp/alt9313_3960729741972591019.dir/0002_LEDs_gen/ --quartus_dir=/opt/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9313_3960729741972591019.dir/0002_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=/tmp/alt9313_3960729741972591019.dir/0003_Slider_Switches_gen/ --quartus_dir=/opt/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9313_3960729741972591019.dir/0003_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "Computer_System" instantiated altera_hps "hps_0"
Info: master_0: "Computer_System" instantiated altera_jtag_avalon_master "master_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Computer_System_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/21.1/quartus/linux64/perl/lib -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/21.1/quartus/sopc_builder/bin -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_onchip_memory2_0 --dir=/tmp/alt9313_3960729741972591019.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9313_3960729741972591019.dir/0004_onchip_memory2_0_gen//Computer_System_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Computer_System_onchip_memory2_0'
Info: onchip_memory2_0: "Computer_System" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sys_sdram_pll_0: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "Computer_System" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_memory2_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_memory2_0_s1_rsp_width_adapter"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: master_0_master_translator: "mm_interconnect_2" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: master_0_master_agent: "mm_interconnect_2" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/maestro/Documents/KPI/mag1/SOC/lab4/Info_for_Labs/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 54 modules, 121 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
