//=- AArch64A64FXResourceInfo.h -  AArch64 A64FX ResourceInfo -*- cpp -*-----=//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// AArch64 A64FX Resource Infomation for Instructions.
//
//===----------------------------------------------------------------------===//
//===- Copyright FUJITSU LIMITED 2021 and FUJITSU LABORATORIES LTD. 2021  -===//
//===----------------------------------------------------------------------===//
#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64A64FXRESOURCEINFO_H
#define LLVM_LIB_TARGET_AARCH64_AARCH64A64FXRESOURCEINFO_H

#include "AArch64.h"
#include "llvm/CodeGen/MachineInstr.h"
#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/MC/MCSchedule.h"
#include "llvm/MC/MCSubtargetInfo.h"
#include "llvm/ADT/StringRef.h"
#include "llvm/ADT/ArrayRef.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/Support/raw_ostream.h"
#include "llvm/Support/Regex.h"
#include <vector>

namespace llvm {

struct A64FXInstResKV {
  const char *Key;
  std::vector<unsigned> ResList;
  std::vector<unsigned> CycleList;
  std::vector<unsigned> DepList;

  A64FXInstResKV(const char *Key,
                 std::initializer_list<unsigned> ResList,
                 std::initializer_list<unsigned> CycleList,
                 std::initializer_list<unsigned> DepList)
      :Key(Key), ResList(ResList), CycleList(CycleList), DepList(DepList) {}
};

struct A64FXCycleKV {
  unsigned Key;
  std::vector<unsigned> Cycles;

  A64FXCycleKV(unsigned Key,
               std::initializer_list<unsigned> Cycles)
      :Key(Key), Cycles(Cycles) {}
};

struct A64FXInstInfoKV {
  unsigned Opcode;
  const char* ResKey;

  A64FXInstInfoKV(unsigned Opcode, const char* ResKey)
      :Opcode(Opcode), ResKey(ResKey) {}
};

namespace A64FXRes {

/// Portの種類
enum PortKind {
  P_NULL,
  P_FLA,
  P_FLB,
  P_EXA,
  P_EXB,
  P_EAGA,
  P_EAGB,
  P_PRX,
  P_BR,
  P_AND_PORTS,  // EAGA&EAGB等のANDでグループ化されたものを表す
  P_OR_PORTS,   // FLA|FLB等のORでグループ化されたものを表す
};

/// uOPが使用するリソース設定
enum UOpResKind {
  NORES,       // 使用リソース無
  EXA,         // EXA
  EXB,         // EXB
  EAGA,        // EAGA
  EAGB,        // EAGB
  FLA,         // FLA
  FLB,         // FLB
  PRX,         // PRX
  BR,          // BR
  EXx,         // EX*
  EAGx,        // EAG*
  FLx,         // FL*
  EXxoEAGx,    // EX*|EAG*
  EAGAsEXA,    // EAGA;EXA
  FLAsEAGx,    // FLA;EAG*
  EXAcEAGx,    // EXA,EAG*
  EXAcBR,      // EXA,BR
  EAGAcEXA,    // EAGA,EXA
  EAGAcPRX,    // EAGA,PRX
  EAGAcFLA,    // EAGA,FLA
  EAGBcBR,     // EAGB,BR
  EAGBcEXAcBR, // EAGB,EXA,BR
  PRXcFLA,     // PRX,FLA
  EAGxcEXA,    // EAG*,EXA
  EAGxcFLA,    // EAG*,FLA
  
  PiEAGA4oPiEAGB4,          // Pipe(EAGA,4)|Pipe(EAGB,4)
  PiEAGA4oPiEAGB4cPiFLA4,   // (Pipe(EAGA,4)|Pipe(EAGB,4));Pipe(FLA,4)

  EXApEXA,    // EXA+EXA
  EXApPRX,    // EXA+PRX
  EXBpEXB,    // EXB+EXB
  FLApFLA,    // FLA+FLA
  EXxpEXx,    // EX*+EX*
  FLxpFLx,    // EX*+EX*
  
  EXApEXAoEXBpEXB,  // (EXA+EXA)|(EXB+EXB)
  FLApNULLsEAGx,    // FLA+NULL;EAG*
  EXApNULLpFLA,     // EXA+NULL+FLA
  FLApNULLpEAGx,    // FLA+NULL+EAG*
  PRXpNULLpFLA,     // PRX+NULL+FLA
  PRXpNULLpEXA,     // PRX+NULL+EXA
  
  EXApNULLpEAGxpNULLpFLA,     // EXA+NULL+EAG*+NULL+FLA
  EXApNULLpFLApPiEAGAB4,      // EXA+NULL+FLA+Pipe((EAGA&EAGB),4)
  EXApNULLpFLApPiEAGAB2,      // EXA+NULL+FLA+Pipe((EAGA&EAGB),2)
  EXApNULLpFLApFLApPiEAGAB8,  // EXA+NULL+FLA+FLA+Pipe((EAGA&EAGB),8)
  
  FLApPiEAGAB4,      // FLA+Pipe((EAGA&EAGB),4)
  FLApPiEAGAB2,      // FLA+Pipe((EAGA&EAGB),2)
  FLApFLApPiEAGAB8,  // FLA+FLA+Pipe((EAGA&EAGB),8)
  FLApFLApPiEAGAB2   // FLA+FLA+Pipe((EAGA&EAGB),2)
};

/// Cycle設定
enum CycleKind {
  C0,
  C1,
  C2,
  C3,
  C4,
  C5,
  C6,
  C8,
  C9,
  C10,
  C11,
  C12,
  C20,
  C29,
  C33,
  C38,
  C43,
  C49,
  C52,
  C60,
  C70,
  C80,
  C92,
  C98,
  C114,
  C134,
  C154,
  C178,
  C1cC1,
  C1cNA,
  C1cNAcNA,
  C4cC4,
  NAcNA,
  C1sC13,
  C5sC1,
  C8sC1,
  C1pC1,
  C1pC3,
  C1pC4,
  C1pC8,
  C1pC11,
  C2pC1,
  C1pC3pC4,
  C1pC3pC6,
  C1pC3pC9,
  C1pC3pCNA,
  C3pC2pC1,
  C3pC5pC4,
  C6pC1pC18,
  C1pC3pC6pC1pC18,
  C9pC1sC15,
  C6pC1sC18,
  PiC11n4,
  C4pPiC11n4,
  C4pPiNAn2,
  C4pPiNAn4,
  C4pC4pPiNAn2,
  C1pC4pPi11n8,
  C1pC4pPiNAn8,
  C1pC1pC4pPiC11n8,
  C1pC3pC4pPiC11n4,
  C1pC3pC4pPiNAn4,
  C1pC3pC4pPiNAn2,
  C1pC3pC1pC4pPiC11n8,
  C1pC3pC1pC4pPiNAn8,
  PiNAn4cPiNAn4,
  nC9_C25,
  nC9_C26,
  nC9_C41,
  nC9_C42,
  NA  = 300,
  NA2 = 301, // Pipe(NA,2)
  NA4 = 302, // Pipe(NA,4)
  NA8 = 303  // Pipe(NA,8)
};

/// uOP間の依存を表す
enum UOpDepKind {
  D0 = 0,     // 依存無し
  D1 = 1,     // 1つ前のuopと依存
  D2 = 2,     // 2つ前のuopと依存
  D3 = 3,     // 3つ前のuopと依存
  D4 = 4,     // 4つ前のuopと依存
  _D1,        // uop内の2つ目のportが1つ前のuopと依存
  _D4,        // uop内の2つ目のportが4つ前のuopと依存
  __D1,       // uop内の3つ目のportが1つ前のuopと依存
  D1cD2       // 1つ前と2つ前のuopと依存
};

/// uOP内の各ポートの前後の関係を表す
enum PortRelKind {
  NO,         // 無し
  DEP_AND,    // ';' を表す
  NODEP_AND,  // ',' を表す
  SEQ,        // '+' を表す
  SEQ_SAME    // '+' を表し、前後のPortが同じであることも示す
};

const std::initializer_list<A64FXInstResKV> ResKV = {
  //// V8 //////////////////////////////////
  // v8 load only
  {"RES_V8_LD_00",
    {EAGx},
    {C5},
    {D0}},
  {"RES_V8_LD_01",
    {EAGA},
    {C5},
    {D0}},
  {"RES_V8_LD_02",
    {EAGB},
    {C5},
    {D0}},
  {"RES_V8_LD_03",
    {EAGx, EAGx},
    {C5, C5},
    {D0, D0}},
  {"RES_V8_LD_04",
    {EAGx, EXxoEAGx},
    {C5, C1},
    {D0, D0}},
  {"RES_V8_LD_05",
    {EAGx, EAGA, EAGA},
    {C1, C5, C5},
    {D0, D1, D2}},
  {"RES_V8_LD_06",
    {EAGx, EAGx, EXxoEAGx},
    {C5, C5, C1},
    {D0, D0, D0}},

  // v8 store only
  {"RES_V8_ST_00",
    {EAGxcEXA},
    {NAcNA},
    {D0}},
  {"RES_V8_ST_01",
    {EAGxcEXA, EXxoEAGx},
    {NAcNA, C1},
    {D0, D0}},
  {"RES_V8_ST_02",
    {EAGxcEXA, EAGxcEXA},
    {NAcNA, NAcNA},
    {D0, D0}},
  {"RES_V8_ST_03",
    {EXAcEAGx, EXAcEAGx},
    {NAcNA, NAcNA},
    {D0, D0}},
  {"RES_V8_ST_04",
    {EAGx, EAGAsEXA, EXA},
    {C1, C8sC1, NA},
    {D0, D0, D2}},
  {"RES_V8_ST_05",
    {EAGxcEXA, EAGxcEXA, EXxoEAGx},
    {NAcNA, NAcNA, C1},
    {D0, D0, D0}},
  {"RES_V8_ST_06",
    {EAGx, EAGAsEXA, EXA, EAGx, EAGAsEXA, EXA, EAGx},
    {C1, C8sC1, C1, C1, C8sC1, C1, C1},
    {D0, _D1, D0, D2, _D4, D0, D2}},

  // v8 load/store
  {"RES_V8_LDST_00",
    {EAGx, EAGA, EXA, EXA},
    {C1, C5, C1, NA},
    {D0, D1, D1, D1}},
  {"RES_V8_LDST_01",
    {EAGx, EAGA, EXApEXA, EXA},
    {C1, C5, C1pC1, NA},
    {D0, D1, _D1, D1}},

  // v8 prefetch
  {"RES_V8_PF_00",
    {EAGx},
    {NA},
    {D0}},
  {"RES_V8_PF_01",
    {EAGB},
    {NA},
    {D0}},
  
  // v8 swap
  {"RES_V8_SWP_00",
    {EAGAcEXA},
    {NAcNA},
    {D0}},
  {"RES_V8_SWP_01",
    {EAGx, EAGAsEXA, EXA},
    {C1, C5sC1, C1},
    {D0, D0, D2}},
  {"RES_V8_SWP_02",
    {EAGx, EAGAsEXA, EXA, EAGx, EAGAsEXA, EXA, EAGx},
    {C1, C5sC1, C1, C1, C5sC1, C1, C1},
    {D0, _D1, D0, D2, _D4, D0, D2}},

  // v8 branch
  {"RES_V8_BR_00",
    {BR},
    {NA},
    {D0}},
  {"RES_V8_BR_01",
    {EAGBcBR},
    {C1cC1},
    {D0}},
  {"RES_V8_BR_02",
    {EAGBcEXAcBR},
    {C1cNAcNA},
    {D0}},
  {"RES_V8_BR_03",
    {EXAcBR},
    {C1cNA},
    {D0}},

  // v8 op
  {"RES_V8_OP_00",
    {EAGB},
    {C1},
    {D0}},
  {"RES_V8_OP_01",
    {EXx},
    {C1},
    {D0}},
  {"RES_V8_OP_02",
    {EXx},
    {C2},
    {D0}},
  {"RES_V8_OP_03",
    {EXA},
    {C5},
    {D0}},
  {"RES_V8_OP_04",
    {EXB},
    {C10},
    {D0}},
  {"RES_V8_OP_05",
    {EXB},
    {C12},
    {D0}},
  {"RES_V8_OP_06",
    {EXB},
    {C20},
    {D0}},
  {"RES_V8_OP_07",
    {EXB},
    {nC9_C25},
    {D0}},
  {"RES_V8_OP_08",
    {EXB},
    {nC9_C26},
    {D0}},
  {"RES_V8_OP_09",
    {EXB},
    {nC9_C41},
    {D0}},
  {"RES_V8_OP_10",
    {EXB},
    {nC9_C42},
    {D0}},
  {"RES_V8_OP_11",
    {EXxoEAGx},
    {C1},
    {D0}},
  {"RES_V8_OP_12",
    {EXxpEXx},
    {C2pC1},
    {D0}},
  {"RES_V8_OP_13",
    {EXApEXAoEXBpEXB},
    {C1pC1},
    {D0}},
  {"RES_V8_OP_14",
    {EXApEXAoEXBpEXB},
    {C2pC1},
    {D0}},
  {"RES_V8_OP_15",
    {EXA, EXA},
    {C5, C1},
    {D0, D1}},
  {"RES_V8_OP_16",
    {EXx, EXx, EXx},
    {C2, C2, C1},
    {D0, D0, D1cD2}},
  {"RES_V8_OP_17",
    {EXx, EXx, EXx, EXx},
    {C2, C1, C1, C1},
    {D0, D1, D0, D1cD2}},
  
  // v8 misc
  {"RES_V8_MISC_00",
    {EXA},
    {C1},
    {D0}},
  {"RES_V8_MISC_01",
    {NORES},
    {C0},
    {D0}},
  {"RES_V8_MISC_02",
    {NORES},
    {NA},
    {D0}},
  {"RES_V8_MISC_03",
    {NORES, EAGA},
    {NA, NA},
    {D0, D0}},
  {"RES_V8_MISC_04",
    {NORES, NORES},
    {NA, NA},
    {D0, D0}},
  {"RES_V8_MISC_05",
    {NORES, NORES, NORES, NORES, NORES, NORES},
    {NA, NA, NA, NA, NA, NA},
    {D0, D0, D0, D0, D0, D0}},

  //// simdfp /////////////////////////////
  // simdfp load only
  {"RES_SIMDFP_LD_00",
    {EAGx},
    {C8},
    {D0}},
  {"RES_SIMDFP_LD_01",
    {EAGx},
    {C11},
    {D0}},
  {"RES_SIMDFP_LD_02",
    {EAGB},
    {C8},
    {D0}},
  {"RES_SIMDFP_LD_03",
    {EAGx, EAGx},
    {C8, C1},
    {D0, D0}},
  {"RES_SIMDFP_LD_04",
    {EAGx, EAGx},
    {C8, C8},
    {D0, D0}},
  {"RES_SIMDFP_LD_05",
    {EAGx, EAGx},
    {C11, C1},
    {D0, D0}},
  {"RES_SIMDFP_LD_06",
    {EAGx, EAGx},
    {C11, C11},
    {D0, D0}},
  {"RES_SIMDFP_LD_07",
    {EAGx, EXxoEAGx},
    {C8, C1},
    {D0, D0}},
  {"RES_SIMDFP_LD_08",
    {EAGx, EAGx, EXxoEAGx},
    {C8, C8, C1},
    {D0, D0, D0}},
  {"RES_SIMDFP_LD_09",
    {EAGx, EAGx, EAGx},
    {C11, C11, C1},
    {D0, D0, D0}},
  {"RES_SIMDFP_LD_10",
    {EAGx, EAGx, EAGx},
    {C11, C11, C11},
    {D0, D0, D0}},
  {"RES_SIMDFP_LD_11",
    {EAGx, EAGx, EAGx},
    {C8, C8, C1},
    {D0, D0, D0}},
  {"RES_SIMDFP_LD_12",
    {EAGx, EAGx, EAGx},
    {C8, C8, C8},
    {D0, D0, D0}},
  {"RES_SIMDFP_LD_13",
    {EAGx, EAGx, EAGx, EAGx},
    {C11, C11, C11, C1},
    {D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_14",
    {EAGx, EAGx, EAGx, EAGx},
    {C11, C11, C11, C11},
    {D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_15",
    {EAGx, EAGx, EAGx, EAGx},
    {C8, C8, C8, C1},
    {D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_16",
    {EAGx, EAGx, EAGx, EAGx},
    {C8, C8, C8, C8},
    {D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_17",
    {EAGx, EAGx, EAGx, EAGx, EAGx},
    {C11, C11, C11, C11, C1},
    {D0, D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_18",
    {EAGx, EAGx, EAGx, EAGx, EAGx},
    {C8, C8, C8, C8, C1},
    {D0, D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_19",
    {EAGx, FLA},
    {C8, C6},
    {D0, D0}},
  {"RES_SIMDFP_LD_20",
    {EAGx, FLA, EAGx},
    {C8, C6, C1},
    {D0, D0, D0}},
  {"RES_SIMDFP_LD_21",
    {EAGx, FLA, EAGx, FLA},
    {C8, C6, C8, C6},
    {D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_22",
    {EAGx, FLA, EAGx, FLA, EAGx},
    {C8, C6, C8, C6, C1},
    {D0, D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_23",
    {EAGx, FLA, EAGx, FLA, EAGx, FLA},
    {C8, C6, C8, C6, C8, C6},
    {D0, D0, D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_24",
    {EAGx, FLA, EAGx, FLA, EAGx, FLA, EAGx},
    {C8, C6, C8, C6, C8, C6, C1},
    {D0, D0, D0, D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_25",
    {EAGx, FLA, EAGx, FLA, EAGx, FLA, EAGx, FLA},
    {C8, C6, C8, C6, C8, C6, C8, C6},
    {D0, D0, D0, D0, D0, D0, D0, D0}},
  {"RES_SIMDFP_LD_26",
    {EAGx, FLA, EAGx, FLA, EAGx, FLA, EAGx, FLA, EAGx},
    {C8, C6, C8, C6, C8, C6, C8, C6, C1},
    {D0, D0, D0, D0, D0, D0, D0, D0, D0}},

  // simdfp store only
  {"RES_SIMDFP_ST_00",
    {EAGxcFLA},
    {NAcNA},
    {D0}},
  {"RES_SIMDFP_ST_01",
    {EAGxcFLA, EAGx},
    {NAcNA, C1},
    {D0, D0}},
  {"RES_SIMDFP_ST_02",
    {EAGxcFLA, EXxoEAGx},
    {NAcNA, C1},
    {D0, D0}},
  {"RES_SIMDFP_ST_03",
    {EAGxcFLA, EAGxcFLA},
    {NAcNA, NAcNA},
    {D0, D0}},
  {"RES_SIMDFP_ST_04",
    {EAGxcFLA, EAGxcFLA, EAGx},
    {NAcNA, NAcNA, C1},
    {D0, D0, D0}},
  {"RES_SIMDFP_ST_05",
    {EAGxcFLA, EAGxcFLA, EXxoEAGx},
    {NAcNA, NAcNA, C1},
    {D0, D0, D0}},
  {"RES_SIMDFP_ST_06",
    {EAGxcFLA, EAGxcFLA, EAGxcFLA},
    {NAcNA, NAcNA, NAcNA},
    {D0, D0, D0}},
  {"RES_SIMDFP_ST_07",
    {EAGxcFLA, EAGxcFLA, EAGxcFLA, EAGx},
    {NAcNA, NAcNA, NAcNA, C1},
    {D0, D0, D0, D0}},
  {"RES_SIMDFP_ST_08",
    {EAGxcFLA, EAGxcFLA, EAGxcFLA, EAGxcFLA},
    {NAcNA, NAcNA, NAcNA, NAcNA},
    {D0, D0, D0, D0}},
  {"RES_SIMDFP_ST_09",
    {EAGxcFLA, EAGxcFLA, EAGxcFLA, EAGxcFLA, EAGx},
    {NAcNA, NAcNA, NAcNA, NAcNA, C1},
    {D0, D0, D0, D0, D0}},
  
  // simdfp op
  {"RES_SIMDFP_OP_00",
    {FLx},
    {C4},
    {D0}},
  {"RES_SIMDFP_OP_01",
    {FLx},
    {C9},
    {D0}},
  {"RES_SIMDFP_OP_02",
    {FLA},
    {C4},
    {D0}},
  {"RES_SIMDFP_OP_03",
    {FLA},
    {C6},
    {D0}},
  {"RES_SIMDFP_OP_04",
    {FLA},
    {C8},
    {D0}},
  {"RES_SIMDFP_OP_05",
    {FLA},
    {C9},
    {D0}},
  {"RES_SIMDFP_OP_06",
    {FLA},
    {C29},
    {D0}},
  {"RES_SIMDFP_OP_07",
    {FLA},
    {C38},
    {D0}},
  {"RES_SIMDFP_OP_08",
    {FLA},
    {C43},
    {D0}},
  {"RES_SIMDFP_OP_09",
    {FLB},
    {C4},
    {D0}},
  {"RES_SIMDFP_OP_10",
    {FLB},
    {C6},
    {D0}},
  {"RES_SIMDFP_OP_11",
    {FLAsEAGx},
    {C1sC13},
    {D0}},
  {"RES_SIMDFP_OP_12",
    {FLApFLA},
    {C1pC8},
    {D0}},
  {"RES_SIMDFP_OP_13",
    {FLApFLA},
    {C1pC11},
    {D0}},
  {"RES_SIMDFP_OP_14",
    {FLxpFLx},
    {C1pC4},
    {D0}},
  {"RES_SIMDFP_OP_15",
    {FLApNULLpEAGx},
    {C6pC1pC18},
    {D0}},
  {"RES_SIMDFP_OP_16",
    {FLApNULLsEAGx},
    {C6pC1sC18},
    {D0}},
  {"RES_SIMDFP_OP_17",
    {FLApNULLsEAGx},
    {C9pC1sC15},
    {D0}},
  {"RES_SIMDFP_OP_18",
    {EXApNULLpFLA},
    {C1pC3pC6},
    {D0}},
  {"RES_SIMDFP_OP_19",
    {EXApNULLpFLA},
    {C1pC3pC9},
    {D0}},
  {"RES_SIMDFP_OP_20",
    {FLx, FLx},
    {C4, C4},
    {D0, D1}},
  {"RES_SIMDFP_OP_21",
    {FLx, FLx},
    {C9, C4},
    {D0, D1}},
  {"RES_SIMDFP_OP_22",
    {FLx, FLA},
    {C9, C6},
    {D0, D1}},
  {"RES_SIMDFP_OP_23",
    {FLx, FLB},
    {C4, C6},
    {D0, D1}},
  {"RES_SIMDFP_OP_24",
    {FLA, FLx},
    {C6, C4},
    {D0, D1}},
  {"RES_SIMDFP_OP_25",
    {FLA, FLx},
    {C6, C9},
    {D0, D1}},
  {"RES_SIMDFP_OP_26",
    {FLA, FLA},
    {C6, C8},
    {D0, D1}},
  {"RES_SIMDFP_OP_27",
    {FLA, FLB},
    {C6, C9},
    {D0, D1}},
  {"RES_SIMDFP_OP_28",
    {FLA, FLApFLA},
    {C6, C1pC8},
    {D0, _D1}},
  {"RES_SIMDFP_OP_29",
    {FLB, FLx},
    {C6, C4},
    {D0, D1}},
  {"RES_SIMDFP_OP_30",
    {FLB, FLx},
    {C6, C9},
    {D0, D1}},
  {"RES_SIMDFP_OP_31",
    {FLx, FLx, FLx},
    {C4, C4, C4},
    {D0, D1, D1}},
  {"RES_SIMDFP_OP_32",
    {FLA, FLA, FLx},
    {C6, C6, C4},
    {D0, D0, D1cD2}},
  {"RES_SIMDFP_OP_33",
    {FLA, FLA, FLx},
    {C6, C6, C9},
    {D0, D0, D1cD2}},
  {"RES_SIMDFP_OP_34",
    {FLA, FLx, FLx},
    {C6, C9, C4},
    {D0, D1, D1}},
  {"RES_SIMDFP_OP_35",
    {FLx, FLx, FLB},
    {C4, C4, C6},
    {D0, D1, D1}},
  {"RES_SIMDFP_OP_36",
    {FLB, FLA, FLA},
    {C6, C6, C8},
    {D0, D0, D1cD2}},
  {"RES_SIMDFP_OP_37",
    {FLB, FLA, FLA, FLx},
    {C6, C6, C8, C4},
    {D0, D0, D1cD2, D1}},
  {"RES_SIMDFP_OP_38",
    {FLB, FLA, FLx},
    {C6, C6, C9},
    {D0, D0, D1cD2}},
  {"RES_SIMDFP_OP_39",
    {FLB, FLB, FLx},
    {C6, C6, C4},
    {D0, D0, D1cD2}},
  {"RES_SIMDFP_OP_40",
    {FLB, FLB, FLx},
    {C6, C6, C9},
    {D0, D0, D1cD2}},
  {"RES_SIMDFP_OP_41",
    {FLB, FLB, FLA},
    {C6, C6, C8},
    {D0, D0, D1cD2}},
  {"RES_SIMDFP_OP_42",
    {FLB, FLx, FLx},
    {C6, C4, C4},
    {D0, D1, D1}},
  {"RES_SIMDFP_OP_43",
    {FLx, FLA, FLB},
    {C4, C4, C6},
    {D0, D1, D1}},
  {"RES_SIMDFP_OP_44",
    {FLx, FLA, FLx},
    {C4, C4, C4},
    {D0, D0, D1cD2}},
  {"RES_SIMDFP_OP_45",
    {FLB, FLB, FLA, FLA},
    {C6, C6, C8, C4},
    {D0, D0, D1cD2, D1}},
  {"RES_SIMDFP_OP_46",
    {FLB, FLB, FLA, FLx},
    {C6, C6, C8, C4},
    {D0, D0, D1cD2, D1}},
  {"RES_SIMDFP_OP_47",
    {FLB, FLA, FLx, FLx},
    {C6, C6, C9, C4},
    {D0, D0, D1cD2, D1}},
  {"RES_SIMDFP_OP_48",
    {FLB, FLB, FLx, FLx},
    {C6, C6, C4, C4},
    {D0, D0, D1cD2, D1}},
  {"RES_SIMDFP_OP_49",
    {FLB, FLB, FLx, FLx},
    {C6, C6, C9, C4},
    {D0, D0, D1cD2, D1}},
  {"RES_SIMDFP_OP_50",
    {FLB, FLB, FLx, FLB, FLx},
    {C6, C6, C4, C6, C4},
    {D0, D0, D1cD2, D0, D1cD2}},
  {"RES_SIMDFP_OP_51",
    {FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2}},
  {"RES_SIMDFP_OP_52",
    {FLx, FLA, FLx, FLx, FLx, FLx},
    {C4, C6, C4, C4, C4, C4},
    {D0, D1, D1, D1cD2, D1, D1}},
  {"RES_SIMDFP_OP_53",
    {FLx, FLA, FLx, FLx, FLx, FLx},
    {C4, C6, C4, C4, C4, C4},
    {D0, D1, D1cD2, D1, D1, D1}},
  {"RES_SIMDFP_OP_54",
    {FLx, FLx, FLA, FLx, FLx, FLx},
    {C4, C4, C6, C4, C4, C4},
    {D0, D1, D1, D1cD2, D1, D1}},
  {"RES_SIMDFP_OP_55",
    {FLB, FLB, FLx, FLB, FLx, FLB, FLx},
    {C6, C6, C4, C6, C4, C6, C4},
    {D0, D0, D1cD2, D0, D1cD2, D0, D1cD2}},
  {"RES_SIMDFP_OP_56",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C4, C6, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SIMDFP_OP_57",
    {FLB, FLB, FLx, FLB, FLx, FLB, FLx, FLB, FLx},
    {C6, C6, C4, C6, C4, C6, C4, C6, C4},
    {D0, D0, D1cD2, D0, D1cD2, D0, D1cD2, D0, D1cD2}},

  //// sve /////////////////////////////
  // sve load only
  {"RES_SVE_LD_00",
    {EAGA},
    {C11},
    {D0}},
  {"RES_SVE_LD_01",
    {EAGx},
    {C11},
    {D0}},
  {"RES_SVE_LD_02",
    {EAGx, EAGx},
    {C11, C11},
    {D0, D0}},
  {"RES_SVE_LD_03",
    {EAGx, EAGx, EAGx},
    {C1, C11, C11},
    {D0, D1, D2}},
  {"RES_SVE_LD_04",
    {EAGx, EAGx, EAGx},
    {C11, C11, C11},
    {D0, D0, D0}},
  {"RES_SVE_LD_05",
    {EAGx, EAGx, EAGx, EAGx},
    {C11, C11, C11, C11},
    {D0, D0, D0, D0}},
  {"RES_SVE_LD_06",
    {EAGx, EAGx, EAGx, EAGx},
    {C1, C11, C11, C11},
    {D0, D1, D2, D3}},
  {"RES_SVE_LD_07",
    {EAGx, EAGx, EAGx, EAGx, EAGx},
    {C1, C11, C11, C11, C11},
    {D0, D1, D2, D3, D4}},
  {"RES_SVE_LD_08",
    {EAGx, PiEAGA4oPiEAGB4, PiEAGA4oPiEAGB4},
    {C1, PiC11n4, PiC11n4},
    {D0, D1, D2}},
  {"RES_SVE_LD_09",
    {EAGx, PiEAGA4oPiEAGB4, PiEAGA4oPiEAGB4, PiEAGA4oPiEAGB4},
    {C1, PiC11n4, PiC11n4, PiC11n4},
    {D0, D1, D2, D3}},
  {"RES_SVE_LD_10",
    {EAGx, PiEAGA4oPiEAGB4, PiEAGA4oPiEAGB4, PiEAGA4oPiEAGB4, PiEAGA4oPiEAGB4},
    {C1, PiC11n4, PiC11n4, PiC11n4, PiC11n4},
    {D0, D1, D2, D3, D4}},
  {"RES_SVE_LD_11",
    {EXApNULLpFLApFLApPiEAGAB8},
    {C1pC3pC1pC4pPiC11n8},
    {D0}},
  {"RES_SVE_LD_12",
    {EXApNULLpFLApPiEAGAB4},
    {C1pC3pC4pPiC11n4},
    {D0}},
  {"RES_SVE_LD_13",
    {FLApFLApPiEAGAB8},
    {C1pC1pC4pPiC11n8},
    {D0}},
  {"RES_SVE_LD_14",
    {FLApFLApPiEAGAB8},
    {C1pC4pPi11n8},
    {D0}},
  {"RES_SVE_LD_15",
    {FLApPiEAGAB4},
    {C4pPiC11n4},
    {D0}},
  
  // sve store only
  {"RES_SVE_ST_00",
    {EAGAcFLA},
    {NAcNA},
    {D0}},
  {"RES_SVE_ST_01",
    {EAGAcPRX},
    {NAcNA},
    {D0}},
  {"RES_SVE_ST_02",
    {EAGx, EAGxcFLA, EAGxcFLA},
    {C1, NAcNA, NAcNA},
    {D0, D1, D2}},
  {"RES_SVE_ST_03",
    {EAGx, EAGxcFLA, EAGxcFLA, EAGxcFLA},
    {C1, NAcNA, NAcNA, NAcNA},
    {D0, D1, D2, D3}},
  {"RES_SVE_ST_04",
    {EAGx, EAGxcFLA, EAGxcFLA, EAGxcFLA, EAGxcFLA},
    {C1, NAcNA, NAcNA, NAcNA, NAcNA},
    {D0, D1, D2, D3, D4}},
  {"RES_SVE_ST_05",
    {EAGx, PiEAGA4oPiEAGB4cPiFLA4, PiEAGA4oPiEAGB4cPiFLA4},
    {C1, PiNAn4cPiNAn4, PiNAn4cPiNAn4},
    {D0, D1, D2}},
  {"RES_SVE_ST_06",
    {EAGx, PiEAGA4oPiEAGB4cPiFLA4, PiEAGA4oPiEAGB4cPiFLA4, PiEAGA4oPiEAGB4cPiFLA4},
    {C1, PiNAn4cPiNAn4, PiNAn4cPiNAn4, PiNAn4cPiNAn4},
    {D0, D1, D2, D3}},
  {"RES_SVE_ST_07",
    {EAGx, PiEAGA4oPiEAGB4cPiFLA4, PiEAGA4oPiEAGB4cPiFLA4, PiEAGA4oPiEAGB4cPiFLA4, 
    PiEAGA4oPiEAGB4cPiFLA4},
    {C1, PiNAn4cPiNAn4, PiNAn4cPiNAn4, PiNAn4cPiNAn4, PiNAn4cPiNAn4},
    {D0, D1, D2, D3, D4}},
  {"RES_SVE_ST_08",
    {EAGxcFLA},
    {NAcNA},
    {D0}},
  {"RES_SVE_ST_09",
    {EAGxcFLA, EAGxcFLA},
    {NAcNA, NAcNA},
    {D0, D0}},
  {"RES_SVE_ST_10",
    {EAGxcFLA, EAGxcFLA, EAGxcFLA},
    {NAcNA, NAcNA, NAcNA},
    {D0, D0, D0}},
  {"RES_SVE_ST_11",
    {EAGxcFLA, EAGxcFLA, EAGxcFLA, EAGxcFLA},
    {NAcNA, NAcNA, NAcNA, NAcNA},
    {D0, D0, D0, D0}},
  {"RES_SVE_ST_12",
    {EXApNULLpFLApPiEAGAB2, EXApNULLpFLA, EXApNULLpFLApPiEAGAB2, EXApNULLpFLA},
    {C1pC3pC4pPiNAn2, C1pC3pCNA, C1pC3pC4pPiNAn2, C1pC3pCNA},
    {D0, D0, D0, D0}},
  {"RES_SVE_ST_13",
    {EXApNULLpFLApPiEAGAB2, EXApNULLpFLA, EXApNULLpFLApPiEAGAB2, EXApNULLpFLA, 
    EXApNULLpFLApPiEAGAB2, EXApNULLpFLA, EXApNULLpFLApPiEAGAB2, EXApNULLpFLA},
    {C1pC3pC4pPiNAn2, C1pC3pCNA, C1pC3pC4pPiNAn2, C1pC3pCNA, C1pC3pC4pPiNAn2, 
    C1pC3pCNA, C1pC3pC4pPiNAn2, C1pC3pCNA},
    {D0, D0, D0, D0, D0, D0, D0, D0}},
  {"RES_SVE_ST_14",
    {FLApFLApPiEAGAB2, FLA, FLApFLApPiEAGAB2, FLA, FLApFLApPiEAGAB2, FLA, 
    FLApFLApPiEAGAB2, FLA},
    {C4pC4pPiNAn2, NA, C4pC4pPiNAn2, NA, C4pC4pPiNAn2, NA, C4pC4pPiNAn2, NA},
    {D0, D0, D0, D0, D0, D0, D0, D0}},
  {"RES_SVE_ST_15",
    {FLApPiEAGAB2, FLA, FLApPiEAGAB2, FLA},
    {C4pPiNAn2, NA, C4pPiNAn2, NA},
    {D0, D0, D0, D0}},
  {"RES_SVE_ST_16",
    {FLApPiEAGAB2, FLA, FLApPiEAGAB2, FLA, FLApPiEAGAB2, FLA, FLApPiEAGAB2, FLA},
    {C4pPiNAn2, NA, C4pPiNAn2, NA, C4pPiNAn2, NA, C4pPiNAn2, NA},
    {D0, D0, D0, D0, D0, D0, D0, D0}},

  // sve load/store
  // sve prefetch
  {"RES_SVE_PF_00",
    {EAGx},
    {NA},
    {D0}},
  {"RES_SVE_PF_01",
    {EXApNULLpFLApFLApPiEAGAB8},
    {C1pC3pC1pC4pPiNAn8},
    {D0}},
  {"RES_SVE_PF_02",
    {EXApNULLpFLApPiEAGAB4},
    {C1pC3pC4pPiNAn4},
    {D0}},
  {"RES_SVE_PF_03",
    {FLApFLApPiEAGAB8},
    {C1pC4pPiNAn8},
    {D0}},
  {"RES_SVE_PF_04",
    {FLApPiEAGAB4},
    {C4pPiNAn4},
    {D0}},
  
  // sve op
  {"RES_SVE_OP_00",
    {EXApNULLpEAGxpNULLpFLA},
    {C1pC3pC6pC1pC18},
    {D0}},
  {"RES_SVE_OP_01",
    {EXApNULLpFLA},
    {C1pC3pC4},
    {D0}},
  {"RES_SVE_OP_02",
    {EXApNULLpFLA},
    {C1pC3pC6},
    {D0}},
  {"RES_SVE_OP_03",
    {EXApNULLpFLA},
    {C1pC3pC9},
    {D0}},
  {"RES_SVE_OP_04",
    {EXApNULLpFLA, EXApNULLpFLA},
    {C1pC3pC4, C1pC3pC9},
    {D0, __D1}},
  {"RES_SVE_OP_05",
    {EXApNULLpFLA, EXApNULLpFLA},
    {C1pC3pC4, C1pC3pC9},
    {D0, __D1}},
  {"RES_SVE_OP_06",
    {EXApNULLpFLA, EXApNULLpFLA, FLB},
    {C1pC3pC4, C1pC3pC4, C9},
    {D0, D0, D1cD2}},
  {"RES_SVE_OP_07",
    {EXApNULLpFLA, FLA},
    {C1pC3pC4, C9},
    {D0, D1}},
  {"RES_SVE_OP_08",
    {EXx},
    {C1},
    {D0}},
  {"RES_SVE_OP_09",
    {FLx},
    {C4},
    {D0}},
  {"RES_SVE_OP_10",
    {FLx},
    {C9},
    {D0}},
  {"RES_SVE_OP_11",
    {FLA},
    {C4},
    {D0}},
  {"RES_SVE_OP_12",
    {FLA},
    {C6},
    {D0}},
  {"RES_SVE_OP_13",
    {FLA},
    {C29},
    {D0}},
  {"RES_SVE_OP_14",
    {FLA},
    {C33},
    {D0}},
  {"RES_SVE_OP_15",
    {FLA},
    {C38},
    {D0}},
  {"RES_SVE_OP_16",
    {FLA},
    {C43},
    {D0}},
  {"RES_SVE_OP_17",
    {FLA},
    {C49},
    {D0}},
  {"RES_SVE_OP_18",
    {FLA},
    {C52},
    {D0}},
  {"RES_SVE_OP_19",
    {FLA},
    {C60},
    {D0}},
  {"RES_SVE_OP_20",
    {FLA},
    {C70},
    {D0}},
  {"RES_SVE_OP_21",
    {FLA},
    {C80},
    {D0}},
  {"RES_SVE_OP_22",
    {FLA},
    {C92},
    {D0}},
  {"RES_SVE_OP_23",
    {FLA},
    {C98},
    {D0}},
  {"RES_SVE_OP_24",
    {FLA},
    {C114},
    {D0}},
  {"RES_SVE_OP_25",
    {FLA},
    {C134},
    {D0}},
  {"RES_SVE_OP_26",
    {FLA},
    {C154},
    {D0}},
  {"RES_SVE_OP_27",
    {FLA},
    {C178},
    {D0}},
  {"RES_SVE_OP_28",
    {FLB},
    {C4},
    {D0}},
  {"RES_SVE_OP_29",
    {EXApPRX},
    {C1pC3},
    {D0}},
  {"RES_SVE_OP_30",
    {EXxpEXx},
    {C1pC1},
    {D0}},
  {"RES_SVE_OP_31",
    {FLA, FLA},
    {C4, C9},
    {D0, D1}},
  {"RES_SVE_OP_32",
    {FLA, FLA, FLx},
    {C6, C6, C9},
    {D0, D0, D1cD2}},
  {"RES_SVE_OP_33",
    {FLA, FLB},
    {C6, C9},
    {D0, D1}},
  {"RES_SVE_OP_34",
    {FLA, FLx},
    {C4, C4},
    {D0, D1}},
  {"RES_SVE_OP_35",
    {FLApFLA},
    {C1pC4},
    {D0}},
  {"RES_SVE_OP_36",
    {FLApNULLpEAGx},
    {C6pC1pC18},
    {D0}},
  {"RES_SVE_OP_37",
    {FLx, FLA, FLx},
    {C4, C6, C4},
    {D0, D1, D1cD2}},
  {"RES_SVE_OP_38",
    {FLx, FLA, FLx},
    {C4, C6, C9},
    {D0, D0, D1cD2}},
  {"RES_SVE_OP_39",
    {FLx, FLA, FLx},
    {C9, C6, C9},
    {D0, D0, D1cD2}},
  {"RES_SVE_OP_40",
    {FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_41",
    {FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C9, C6, C9},
    {D0, D0, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_42",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C4, C6, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_43",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C9, C6, C9, C6, C9},
    {D0, D0, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_44",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C9, C6, C9, C6, C9, C6, C9},
    {D0, D0, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_45",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C4, C6, C4, C6, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_46",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C9, C6, C9, C6, C9, C6, C9},
    {D0, D0, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_47",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C4, C6, C4, C6, C4, C6, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_48",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C4, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9},
    {D0, D0, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_49",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9},
    {D0, D0, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_50",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, 
    FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, 
    C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9},
    {D0, D0, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, 
    D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, 
    D1cD2}},
  {"RES_SVE_OP_51",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, 
    FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, 
    FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, 
    FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, 
    C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, 
    C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, C9, C6, 
    C9, C6, C9},
    {D0, D0, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, 
    D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, 
    D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, 
    D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, 
    D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_52",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLx},
    {C4, C6, C4, C6, C4, C6, C4, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1}},
  {"RES_SVE_OP_53",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLx, FLx},
    {C4, C6, C4, C6, C4, C6, C4, C4, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1}},
  {"RES_SVE_OP_54",
    {FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLx, FLx, FLx},
    {C4, C6, C4, C6, C4, C6, C4, C4, C4, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1, D1}},
  {"RES_SVE_OP_55",
    {FLx, FLx, FLx, FLA, FLx},
    {C4, C4, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_56",
    {FLx, FLx, FLx, FLA, FLx, FLA, FLx},
    {C4, C4, C4, C6, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_57",
    {FLx, FLx, FLx, FLA, FLx, FLA, FLx, FLA, FLx},
    {C4, C4, C4, C6, C4, C6, C4, C6, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2}},
  {"RES_SVE_OP_58",
    {FLx, FLx, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLx},
    {C4, C4, C4, C6, C4, C6, C4, C6, C4, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1}},
  {"RES_SVE_OP_59",
    {FLx, FLx, FLx, FLA, FLx, FLA, FLx, FLA, FLx, FLx, FLx},
    {C4, C4, C4, C6, C4, C6, C4, C6, C4, C4, C4},
    {D0, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1cD2, D1, D1}},

  // sve predicate
  {"RES_SVE_PRED_00",
    {PRX},
    {C3},
    {D0}},
  {"RES_SVE_PRED_01",
    {PRXcFLA},
    {C4cC4},
    {D0}},
  {"RES_SVE_PRED_02",
    {PRXpNULLpEXA},
    {C3pC2pC1},
    {D0}},
  {"RES_SVE_PRED_03",
    {PRXpNULLpFLA},
    {C3pC5pC4},
    {D0}},
  {"RES_SVE_PRED_04",
    {PRXpNULLpEXA, EXB},
    {C3pC2pC1, C1},
    {D0, D1}},
  {"RES_SVE_PRED_05",
    {PRXpNULLpEXA, EXBpEXB},
    {C3pC2pC1, C1pC1},
    {D0, _D1}},

  // sve misc
  {"RES_SVE_MISC_00",
    {NORES},
    {NA},
    {D0}},
  {"RES_SVE_MISC_01",
    {NORES, PRX},
    {NA, C3},
    {D0, D0}}
};

const std::initializer_list<A64FXCycleKV> CycleKV = {
  {C0, {0}},
  {C1, {1}},
  {C2, {2}},
  {C3, {3}},
  {C4, {4}},
  {C5, {5}},
  {C6, {6}},
  {C8, {8}},
  {C9, {9}},
  {C10, {10}},
  {C11, {11}},
  {C12, {12}},
  {C20, {20}},
  {C29, {29}},
  {C33, {33}},
  {C38, {38}},
  {C43, {43}},
  {C49, {49}},
  {C52, {52}},
  {C60, {60}},
  {C70, {70}},
  {C80, {80}},
  {C92, {92}},
  {C98, {98}},
  {C114, {114}},
  {C134, {134}},
  {C154, {154}},
  {C178, {178}},
  {NA, {NA}},
  {C1cC1, {1,1}},
  {C1cNA, {1,NA}},
  {C1cNAcNA, {1,NA,NA}},
  {C4cC4, {4,4}},
  {NAcNA, {NA,NA}},
  {C1sC13, {1,13}},
  {C5sC1, {5,1}},
  {C8sC1, {8,1}},
  {C1pC1, {1,1}},
  {C1pC3, {1,3}},
  {C1pC4, {1,4}},
  {C1pC8, {1,8}},
  {C1pC11, {1,11}},
  {C2pC1, {2,1}},
  {C1pC3pC4, {1,3,4}},
  {C1pC3pC6, {1,3,6}},
  {C1pC3pC9, {1,3,9}},
  {C1pC3pCNA, {1,3,NA}},
  {C3pC2pC1, {3,2,1}},
  {C3pC5pC4, {3,5,4}},
  {C6pC1pC18, {6,1,18}},
  {C1pC3pC6pC1pC18, {1,3,6,1,18}},
  {C9pC1sC15, {9,1,15}},
  {C6pC1sC18, {6,1,18}},
  {PiC11n4, {14}},
  {C4pPiC11n4, {4,14}},
  {C4pPiNAn2, {4,NA2}},
  {C4pPiNAn4, {4,NA4}},
  {C4pC4pPiNAn2, {4,4,NA2}},
  {C1pC4pPi11n8, {1,4,18}},
  {C1pC4pPiNAn8, {1,4,NA8}},
  {C1pC1pC4pPiC11n8, {1,1,4,18}},
  {C1pC3pC4pPiC11n4, {1,3,4,14}},
  {C1pC3pC4pPiNAn4, {1,3,4,NA4}},
  {C1pC3pC4pPiNAn2, {1,3,4,NA2}},
  {C1pC3pC1pC4pPiC11n8, {1,3,1,4,18}},
  {C1pC3pC1pC4pPiNAn8, {1,3,1,4,NA8}},
  {PiNAn4cPiNAn4, {NA4,NA4}},
  {nC9_C25, {22}},
  {nC9_C26, {23}},
  {nC9_C41, {38}},
  {nC9_C42, {39}}
};

const std::initializer_list<A64FXInstInfoKV> InstInfoKV = {
  {AArch64::ABSv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::ABSv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::ABSv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::ABSv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::ABSv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::ABSv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::ABSv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::ABSv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::ADDHNv2i64_v2i32,"RES_SIMDFP_OP_23"},
  {AArch64::ADDHNv2i64_v4i32,"RES_SIMDFP_OP_23"},
  {AArch64::ADDHNv4i32_v4i16,"RES_SIMDFP_OP_23"},
  {AArch64::ADDHNv4i32_v8i16,"RES_SIMDFP_OP_23"},
  {AArch64::ADDHNv8i16_v16i8,"RES_SIMDFP_OP_23"},
  {AArch64::ADDHNv8i16_v8i8,"RES_SIMDFP_OP_23"},
  {AArch64::ADDPv16i8,"RES_SIMDFP_OP_32"},
  {AArch64::ADDPv2i32,"RES_SIMDFP_OP_32"},
  {AArch64::ADDPv2i64,"RES_SIMDFP_OP_32"},
  {AArch64::ADDPv2i64p,"RES_SIMDFP_OP_32"},
  {AArch64::ADDPv4i16,"RES_SIMDFP_OP_32"},
  {AArch64::ADDPv4i32,"RES_SIMDFP_OP_32"},
  {AArch64::ADDPv8i16,"RES_SIMDFP_OP_32"},
  {AArch64::ADDPv8i8,"RES_SIMDFP_OP_32"},
  {AArch64::ADRP,"RES_V8_OP_00"},
  {AArch64::ADDVv16i8v,"RES_SIMDFP_OP_54"},
  {AArch64::ADDVv4i16v,"RES_SIMDFP_OP_54"},
  {AArch64::ADDVv4i32v,"RES_SIMDFP_OP_54"},
  {AArch64::ADDVv8i16v,"RES_SIMDFP_OP_54"},
  {AArch64::ADDVv8i8v,"RES_SIMDFP_OP_54"},
  {AArch64::ADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::ADDv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::ADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::ADDv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::ADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::ADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::ADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::ADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::AESDrr,"RES_SIMDFP_OP_04"},
  {AArch64::AESErr,"RES_SIMDFP_OP_04"},
  {AArch64::AESIMCrr,"RES_SIMDFP_OP_04"},
  {AArch64::AESIMCrrTied,"RES_SIMDFP_OP_04"},
  {AArch64::AESMCrr,"RES_SIMDFP_OP_04"},
  {AArch64::AESMCrrTied,"RES_SIMDFP_OP_04"},
  {AArch64::ANDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::ANDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::BICv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::BICv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::BICv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::BICv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::BICv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::BICv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::BIFv16i8,"RES_SIMDFP_OP_14"},
  {AArch64::BIFv8i8,"RES_SIMDFP_OP_14"},
  {AArch64::BITv16i8,"RES_SIMDFP_OP_14"},
  {AArch64::BITv8i8,"RES_SIMDFP_OP_14"},
  {AArch64::BSLv16i8,"RES_SIMDFP_OP_14"},
  {AArch64::BSLv8i8,"RES_SIMDFP_OP_14"},
  {AArch64::BSPv16i8,"RES_SIMDFP_OP_14"},
  {AArch64::BSPv8i8,"RES_SIMDFP_OP_14"},
  {AArch64::CLSv16i8,"RES_SIMDFP_OP_02"},
  {AArch64::CLSv2i32,"RES_SIMDFP_OP_03"},
  {AArch64::CLSv4i16,"RES_SIMDFP_OP_04"},
  {AArch64::CLSv4i32,"RES_SIMDFP_OP_05"},
  {AArch64::CLSv8i16,"RES_SIMDFP_OP_06"},
  {AArch64::CLSv8i8,"RES_SIMDFP_OP_07"},
  {AArch64::CLZv16i8,"RES_SIMDFP_OP_08"},
  {AArch64::CLZv2i32,"RES_SIMDFP_OP_09"},
  {AArch64::CLZv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::CLZv4i32,"RES_SIMDFP_OP_11"},
  {AArch64::CLZv8i16,"RES_SIMDFP_OP_12"},
  {AArch64::CLZv8i8,"RES_SIMDFP_OP_13"},
  {AArch64::CMEQv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::CMEQv16i8rz,"RES_SIMDFP_OP_01"},
  {AArch64::CMEQv1i64,"RES_SIMDFP_OP_02"},
  {AArch64::CMEQv1i64rz,"RES_SIMDFP_OP_03"},
  {AArch64::CMEQv2i32,"RES_SIMDFP_OP_04"},
  {AArch64::CMEQv2i32rz,"RES_SIMDFP_OP_05"},
  {AArch64::CMEQv2i64,"RES_SIMDFP_OP_06"},
  {AArch64::CMEQv2i64rz,"RES_SIMDFP_OP_07"},
  {AArch64::CMEQv4i16,"RES_SIMDFP_OP_08"},
  {AArch64::CMEQv4i16rz,"RES_SIMDFP_OP_09"},
  {AArch64::CMEQv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::CMEQv4i32rz,"RES_SIMDFP_OP_11"},
  {AArch64::CMEQv8i16,"RES_SIMDFP_OP_12"},
  {AArch64::CMEQv8i16rz,"RES_SIMDFP_OP_13"},
  {AArch64::CMEQv8i8,"RES_SIMDFP_OP_14"},
  {AArch64::CMEQv8i8rz,"RES_SIMDFP_OP_15"},
  {AArch64::CMGEv16i8,"RES_SIMDFP_OP_16"},
  {AArch64::CMGEv16i8rz,"RES_SIMDFP_OP_17"},
  {AArch64::CMGEv1i64,"RES_SIMDFP_OP_18"},
  {AArch64::CMGEv1i64rz,"RES_SIMDFP_OP_19"},
  {AArch64::CMGEv2i32,"RES_SIMDFP_OP_20"},
  {AArch64::CMGEv2i32rz,"RES_SIMDFP_OP_21"},
  {AArch64::CMGEv2i64,"RES_SIMDFP_OP_22"},
  {AArch64::CMGEv2i64rz,"RES_SIMDFP_OP_23"},
  {AArch64::CMGEv4i16,"RES_SIMDFP_OP_24"},
  {AArch64::CMGEv4i16rz,"RES_SIMDFP_OP_25"},
  {AArch64::CMGEv4i32,"RES_SIMDFP_OP_26"},
  {AArch64::CMGEv4i32rz,"RES_SIMDFP_OP_27"},
  {AArch64::CMGEv8i16,"RES_SIMDFP_OP_28"},
  {AArch64::CMGEv8i16rz,"RES_SIMDFP_OP_29"},
  {AArch64::CMGEv8i8,"RES_SIMDFP_OP_30"},
  {AArch64::CMGEv8i8rz,"RES_SIMDFP_OP_31"},
  {AArch64::CMGTv16i8,"RES_SIMDFP_OP_32"},
  {AArch64::CMGTv16i8rz,"RES_SIMDFP_OP_33"},
  {AArch64::CMGTv1i64,"RES_SIMDFP_OP_34"},
  {AArch64::CMGTv1i64rz,"RES_SIMDFP_OP_35"},
  {AArch64::CMGTv2i32,"RES_SIMDFP_OP_36"},
  {AArch64::CMGTv2i32rz,"RES_SIMDFP_OP_37"},
  {AArch64::CMGTv2i64,"RES_SIMDFP_OP_38"},
  {AArch64::CMGTv2i64rz,"RES_SIMDFP_OP_39"},
  {AArch64::CMGTv4i16,"RES_SIMDFP_OP_40"},
  {AArch64::CMGTv4i16rz,"RES_SIMDFP_OP_41"},
  {AArch64::CMGTv4i32,"RES_SIMDFP_OP_42"},
  {AArch64::CMGTv4i32rz,"RES_SIMDFP_OP_43"},
  {AArch64::CMGTv8i16,"RES_SIMDFP_OP_44"},
  {AArch64::CMGTv8i16rz,"RES_SIMDFP_OP_45"},
  {AArch64::CMGTv8i8,"RES_SIMDFP_OP_46"},
  {AArch64::CMGTv8i8rz,"RES_SIMDFP_OP_47"},
  {AArch64::CMHIv16i8,"RES_SIMDFP_OP_48"},
  {AArch64::CMHIv1i64,"RES_SIMDFP_OP_49"},
  {AArch64::CMHIv2i32,"RES_SIMDFP_OP_50"},
  {AArch64::CMHIv2i64,"RES_SIMDFP_OP_51"},
  {AArch64::CMHIv4i16,"RES_SIMDFP_OP_52"},
  {AArch64::CMHIv4i32,"RES_SIMDFP_OP_53"},
  {AArch64::CMHIv8i16,"RES_SIMDFP_OP_54"},
  {AArch64::CMHIv8i8,"RES_SIMDFP_OP_55"},
  {AArch64::CMHSv16i8,"RES_SIMDFP_OP_56"},
  {AArch64::CMHSv1i64,"RES_SIMDFP_OP_57"},
  {AArch64::CMHSv2i32,"RES_SIMDFP_OP_58"},
  {AArch64::CMHSv2i64,"RES_SIMDFP_OP_59"},
  {AArch64::CMHSv4i16,"RES_SIMDFP_OP_60"},
  {AArch64::CMHSv4i32,"RES_SIMDFP_OP_61"},
  {AArch64::CMHSv8i16,"RES_SIMDFP_OP_62"},
  {AArch64::CMHSv8i8,"RES_SIMDFP_OP_63"},
  {AArch64::CMLEv16i8rz,"RES_SIMDFP_OP_64"},
  {AArch64::CMLEv1i64rz,"RES_SIMDFP_OP_65"},
  {AArch64::CMLEv2i32rz,"RES_SIMDFP_OP_66"},
  {AArch64::CMLEv2i64rz,"RES_SIMDFP_OP_67"},
  {AArch64::CMLEv4i16rz,"RES_SIMDFP_OP_68"},
  {AArch64::CMLEv4i32rz,"RES_SIMDFP_OP_69"},
  {AArch64::CMLEv8i16rz,"RES_SIMDFP_OP_70"},
  {AArch64::CMLEv8i8rz,"RES_SIMDFP_OP_71"},
  {AArch64::CMLTv16i8rz,"RES_SIMDFP_OP_72"},
  {AArch64::CMLTv1i64rz,"RES_SIMDFP_OP_73"},
  {AArch64::CMLTv2i32rz,"RES_SIMDFP_OP_74"},
  {AArch64::CMLTv2i64rz,"RES_SIMDFP_OP_75"},
  {AArch64::CMLTv4i16rz,"RES_SIMDFP_OP_76"},
  {AArch64::CMLTv4i32rz,"RES_SIMDFP_OP_77"},
  {AArch64::CMLTv8i16rz,"RES_SIMDFP_OP_78"},
  {AArch64::CMLTv8i8rz,"RES_SIMDFP_OP_79"},
  {AArch64::CMTSTv16i8,"RES_SIMDFP_OP_80"},
  {AArch64::CMTSTv1i64,"RES_SIMDFP_OP_81"},
  {AArch64::CMTSTv2i32,"RES_SIMDFP_OP_82"},
  {AArch64::CMTSTv2i64,"RES_SIMDFP_OP_83"},
  {AArch64::CMTSTv4i16,"RES_SIMDFP_OP_84"},
  {AArch64::CMTSTv4i32,"RES_SIMDFP_OP_85"},
  {AArch64::CMTSTv8i16,"RES_SIMDFP_OP_86"},
  {AArch64::CMTSTv8i8,"RES_SIMDFP_OP_87"},
  {AArch64::CNTv16i8,"RES_SIMDFP_OP_09"},
  {AArch64::CNTv8i8,"RES_SIMDFP_OP_09"},
  {AArch64::DUPv16i8gpr,"RES_SIMDFP_OP_18"},
  {AArch64::DUPv16i8lane,"RES_SIMDFP_OP_03"},
  {AArch64::DUPv2i32gpr,"RES_SIMDFP_OP_18"},
  {AArch64::DUPv2i32lane,"RES_SIMDFP_OP_03"},
  {AArch64::DUPv2i64gpr,"RES_SIMDFP_OP_18"},
  {AArch64::DUPv2i64lane,"RES_SIMDFP_OP_03"},
  {AArch64::DUPv4i16gpr,"RES_SIMDFP_OP_18"},
  {AArch64::DUPv4i16lane,"RES_SIMDFP_OP_03"},
  {AArch64::DUPv4i32gpr,"RES_SIMDFP_OP_18"},
  {AArch64::DUPv4i32lane,"RES_SIMDFP_OP_03"},
  {AArch64::DUPv8i16gpr,"RES_SIMDFP_OP_18"},
  {AArch64::DUPv8i16lane,"RES_SIMDFP_OP_03"},
  {AArch64::DUPv8i8gpr,"RES_SIMDFP_OP_18"},
  {AArch64::DUPv8i8lane,"RES_SIMDFP_OP_03"},
  {AArch64::EORv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::EORv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::EXTv16i8,"RES_SIMDFP_OP_03"},
  {AArch64::EXTv8i8,"RES_SIMDFP_OP_03"},
  {AArch64::FABDv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FABDv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FABDv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FABDv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FABDv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FABD16,"RES_SIMDFP_OP_01"},
  {AArch64::FABD32,"RES_SIMDFP_OP_01"},
  {AArch64::FABD64,"RES_SIMDFP_OP_01"},
  {AArch64::FABSv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FABSv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FABSv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FABSv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FABSv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FABSDr,"RES_SIMDFP_OP_00"},
  {AArch64::FABSHr,"RES_SIMDFP_OP_00"},
  {AArch64::FABSSr,"RES_SIMDFP_OP_00"},
  {AArch64::FACGEv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FACGEv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FACGEv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FACGEv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FACGEv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FACGE16,"RES_SIMDFP_OP_00"},
  {AArch64::FACGE32,"RES_SIMDFP_OP_00"},
  {AArch64::FACGE64,"RES_SIMDFP_OP_00"},
  {AArch64::FACGTv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FACGTv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FACGTv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FACGTv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FACGTv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FACGT16,"RES_SIMDFP_OP_00"},
  {AArch64::FACGT32,"RES_SIMDFP_OP_00"},
  {AArch64::FACGT64,"RES_SIMDFP_OP_00"},
  {AArch64::FADDPv2f32,"RES_SIMDFP_OP_33"},
  {AArch64::FADDPv2f64,"RES_SIMDFP_OP_33"},
  {AArch64::FADDPv2i16p,"RES_SIMDFP_OP_25"},
  {AArch64::FADDPv2i32p,"RES_SIMDFP_OP_25"},
  {AArch64::FADDPv2i64p,"RES_SIMDFP_OP_25"},
  {AArch64::FADDPv4f16,"RES_SIMDFP_OP_33"},
  {AArch64::FADDPv4f32,"RES_SIMDFP_OP_33"},
  {AArch64::FADDPv8f16,"RES_SIMDFP_OP_33"},
  {AArch64::FADDv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FADDv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FADDv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FADDv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FADDv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FADDDrr,"RES_SIMDFP_OP_01"},
  {AArch64::FADDHrr,"RES_SIMDFP_OP_01"},
  {AArch64::FADDSrr,"RES_SIMDFP_OP_01"},
  {AArch64::FCADDv2f32,"RES_SIMDFP_OP_27"},
  {AArch64::FCADDv2f64,"RES_SIMDFP_OP_27"},
  {AArch64::FCADDv4f16,"RES_SIMDFP_OP_27"},
  {AArch64::FCADDv4f32,"RES_SIMDFP_OP_27"},
  {AArch64::FCADDv8f16,"RES_SIMDFP_OP_27"},
  {AArch64::FCCMPDrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCCMPEDrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCCMPEHrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCCMPESrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCCMPHrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCCMPSrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv1i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv1i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv1i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv2i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv2i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv4i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv4i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQv8i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv1i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv1i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv1i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv2i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv2i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv4i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv4i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGEv8i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv1i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv1i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv1i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv2i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv2i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv4i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv4i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGTv8i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLAv2f32,"RES_SIMDFP_OP_33"},
  {AArch64::FCMLAv2f64,"RES_SIMDFP_OP_33"},
  {AArch64::FCMLAv4f16,"RES_SIMDFP_OP_33"},
  {AArch64::FCMLAv4f16_indexed,"RES_SIMDFP_OP_33"},
  {AArch64::FCMLAv4f32,"RES_SIMDFP_OP_33"},
  {AArch64::FCMLAv4f32_indexed,"RES_SIMDFP_OP_33"},
  {AArch64::FCMLAv8f16,"RES_SIMDFP_OP_33"},
  {AArch64::FCMLAv8f16_indexed,"RES_SIMDFP_OP_33"},
  {AArch64::FCMLEv1i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLEv1i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLEv1i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLEv2i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLEv2i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLEv4i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLEv4i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLEv8i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLTv1i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLTv1i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLTv1i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLTv2i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLTv2i64rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLTv4i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLTv4i32rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMLTv8i16rz,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQ16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQ32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMEQ64,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGE16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGE32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGE64,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGT16,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGT32,"RES_SIMDFP_OP_00"},
  {AArch64::FCMGT64,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPDri,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPDrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPEDri,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPEDrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPEHri,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPEHrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPESri,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPESrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPHri,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPHrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPSri,"RES_SIMDFP_OP_00"},
  {AArch64::FCMPSrr,"RES_SIMDFP_OP_00"},
  {AArch64::F128CSEL,"RES_SIMDFP_OP_00"},
  {AArch64::FCSELDrrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCSELHrrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCSELSrrr,"RES_SIMDFP_OP_00"},
  {AArch64::FCVTDHr,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTDSr,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTHDr,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTHSr,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTASUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTASUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTASUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTASUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTASUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTASUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTAUUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTAUUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTAUUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTAUUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTAUUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTAUUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTASv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTASv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTASv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTASv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTASv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTASv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTASv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTASv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTAUv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTAUv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTAUv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTAUv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTAUv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTAUv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTAUv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTAUv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTLv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::FCVTLv4i16,"RES_SIMDFP_OP_30"},
  {AArch64::FCVTLv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::FCVTLv8i16,"RES_SIMDFP_OP_30"},
  {AArch64::FCVTMSUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMSUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMSUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMSUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMSUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMSUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMUUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMUUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMUUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMUUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMUUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMUUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTMSv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMSv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMSv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMSv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMSv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMSv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMSv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMSv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMUv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMUv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMUv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMUv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMUv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMUv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMUv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTMUv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNSUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNSUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNSUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNSUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNSUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNSUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNUUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNUUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNUUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNUUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNUUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNUUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTNSv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNSv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNSv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNSv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNSv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNSv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNSv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNSv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNUv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNUv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNUv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNUv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNUv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNUv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNUv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNUv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTNv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::FCVTNv4i16,"RES_SIMDFP_OP_30"},
  {AArch64::FCVTNv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::FCVTNv8i16,"RES_SIMDFP_OP_30"},
  {AArch64::FCVTPSUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPSUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPSUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPSUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPSUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPSUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPUUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPUUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPUUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPUUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPUUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPUUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTPSv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPSv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPSv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPSv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPSv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPSv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPSv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPSv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPUv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPUv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPUv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPUv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPUv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPUv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPUv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTPUv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTSDr,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTSHr,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTXNv1i64,"RES_SIMDFP_OP_22"},
  {AArch64::FCVTXNv2f32,"RES_SIMDFP_OP_22"},
  {AArch64::FCVTXNv4f32,"RES_SIMDFP_OP_22"},
  {AArch64::FCVTZSSWDri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSSWHri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSSWSri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSSXDri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSSXHri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSSXSri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv2i32_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv2i64_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv4i16_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv4i32_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSv8i16_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZSd,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSh,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZSs,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUv1f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv2i32_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv2i64_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv4i16_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv4i32_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUv8i16_shift,"RES_SIMDFP_OP_01"},
  {AArch64::FCVTZUSWDri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUSWHri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUSWSri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUSXDri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUSXHri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUSXSri,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUUWDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUUWHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUUWSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUUXDr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUUXHr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUUXSr,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUd,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUh,"RES_SIMDFP_OP_17"},
  {AArch64::FCVTZUs,"RES_SIMDFP_OP_17"},
  {AArch64::FDIVv2f32,"RES_SIMDFP_OP_06"},
  {AArch64::FDIVv2f64,"RES_SIMDFP_OP_08"},
  {AArch64::FDIVv4f16,"RES_SIMDFP_OP_07"},
  {AArch64::FDIVv4f32,"RES_SIMDFP_OP_06"},
  {AArch64::FDIVv8f16,"RES_SIMDFP_OP_07"},
  {AArch64::FDIVDrr,"RES_SIMDFP_OP_08"},
  {AArch64::FDIVHrr,"RES_SIMDFP_OP_07"},
  {AArch64::FDIVSrr,"RES_SIMDFP_OP_06"},
  {AArch64::FMADDDrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMADDHrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMADDSrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMAXNMPv2f32,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXNMPv2f64,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXNMPv2i16p,"RES_SIMDFP_OP_24"},
  {AArch64::FMAXNMPv2i32p,"RES_SIMDFP_OP_24"},
  {AArch64::FMAXNMPv2i64p,"RES_SIMDFP_OP_24"},
  {AArch64::FMAXNMPv4f16,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXNMPv4f32,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXNMPv8f16,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXNMVv4i16v,"RES_SIMDFP_OP_56"},
  {AArch64::FMAXNMVv4i32v,"RES_SIMDFP_OP_51"},
  {AArch64::FMAXNMVv8i16v,"RES_SIMDFP_OP_56"},
  {AArch64::FMAXNMv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXNMv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXNMv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXNMv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXNMv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXNMDrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXNMHrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXNMSrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXPv2f32,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXPv2f64,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXPv2i16p,"RES_SIMDFP_OP_24"},
  {AArch64::FMAXPv2i32p,"RES_SIMDFP_OP_24"},
  {AArch64::FMAXPv2i64p,"RES_SIMDFP_OP_24"},
  {AArch64::FMAXPv4f16,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXPv4f32,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXPv8f16,"RES_SIMDFP_OP_32"},
  {AArch64::FMAXVv4i16v,"RES_SIMDFP_OP_56"},
  {AArch64::FMAXVv4i32v,"RES_SIMDFP_OP_51"},
  {AArch64::FMAXVv8i16v,"RES_SIMDFP_OP_56"},
  {AArch64::FMAXDrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXHrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXSrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMAXv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMPv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMPv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMPv2i16p,"RES_SIMDFP_OP_24"},
  {AArch64::FMINNMPv2i32p,"RES_SIMDFP_OP_24"},
  {AArch64::FMINNMPv2i64p,"RES_SIMDFP_OP_24"},
  {AArch64::FMINNMPv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMPv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMPv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMVv4i16v,"RES_SIMDFP_OP_56"},
  {AArch64::FMINNMVv4i32v,"RES_SIMDFP_OP_51"},
  {AArch64::FMINNMVv8i16v,"RES_SIMDFP_OP_56"},
  {AArch64::FMINNMv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMDrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMHrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMINNMSrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMINPv2f32,"RES_SIMDFP_OP_32"},
  {AArch64::FMINPv2f64,"RES_SIMDFP_OP_32"},
  {AArch64::FMINPv2i16p,"RES_SIMDFP_OP_24"},
  {AArch64::FMINPv2i32p,"RES_SIMDFP_OP_24"},
  {AArch64::FMINPv2i64p,"RES_SIMDFP_OP_24"},
  {AArch64::FMINPv4f16,"RES_SIMDFP_OP_32"},
  {AArch64::FMINPv4f32,"RES_SIMDFP_OP_32"},
  {AArch64::FMINPv8f16,"RES_SIMDFP_OP_32"},
  {AArch64::FMINVv4i16v,"RES_SIMDFP_OP_56"},
  {AArch64::FMINVv4i32v,"RES_SIMDFP_OP_51"},
  {AArch64::FMINVv8i16v,"RES_SIMDFP_OP_56"},
  {AArch64::FMINDrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMINHrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMINSrr,"RES_SIMDFP_OP_00"},
  {AArch64::FMINv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMINv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FMINv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FMINv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FMINv8f16,"RES_SIMDFP_OP_00"},
  // {AArch64::FMLAL2lanev4f16,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLAL2lanev8f16,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLAL2v4f16,"RES_SIMDFP_OP_01"},
  // {AArch64::FMLAL2v8f16,"RES_SIMDFP_OP_01"},
  // {AArch64::FMLALlanev4f16,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLALlanev8f16,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLALv4f16,"RES_SIMDFP_OP_01"},
  // {AArch64::FMLALv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMLAv1i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLAv1i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLAv1i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLAv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FMLAv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FMLAv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLAv2i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLAv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMLAv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FMLAv4i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLAv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLAv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMLAv8i16_indexed,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLSL2lanev4f16,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLSL2lanev8f16,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLSL2v4f16,"RES_SIMDFP_OP_01"},
  // {AArch64::FMLSL2v8f16,"RES_SIMDFP_OP_01"},
  // {AArch64::FMLSLlanev4f16,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLSLlanev8f16,"RES_SIMDFP_OP_25"},
  // {AArch64::FMLSLv4f16,"RES_SIMDFP_OP_01"},
  // {AArch64::FMLSLv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMLSv1i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLSv1i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLSv1i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLSv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FMLSv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FMLSv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLSv2i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLSv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMLSv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FMLSv4i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLSv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMLSv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMLSv8i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMOVD0,"RES_SIMDFP_OP_00"},
  {AArch64::FMOVDXHighr,"RES_SIMDFP_OP_16"},
  {AArch64::FMOVDi,"RES_SIMDFP_OP_02"},
  {AArch64::FMOVDr,"RES_SIMDFP_OP_11"},
  {AArch64::FMOVH0,"RES_SIMDFP_OP_00"},
  {AArch64::FMOVHi,"RES_SIMDFP_OP_02"},
  {AArch64::FMOVHr,"RES_SIMDFP_OP_11"},
  {AArch64::FMOVS0,"RES_SIMDFP_OP_00"},
  {AArch64::FMOVSi,"RES_SIMDFP_OP_02"},
  {AArch64::FMOVSr,"RES_SIMDFP_OP_11"},
  {AArch64::FMOVWHr,"RES_SIMDFP_OP_18"},
  {AArch64::FMOVWSr,"RES_SIMDFP_OP_18"},
  {AArch64::FMOVXDHighr,"RES_SIMDFP_OP_16"},
  {AArch64::FMOVXDr,"RES_SIMDFP_OP_18"},
  {AArch64::FMOVXHr,"RES_SIMDFP_OP_18"},
  {AArch64::FMOVv2f32_ns,"RES_SIMDFP_OP_02"},
  {AArch64::FMOVv2f64_ns,"RES_SIMDFP_OP_02"},
  {AArch64::FMOVv4f16_ns,"RES_SIMDFP_OP_02"},
  {AArch64::FMOVv4f32_ns,"RES_SIMDFP_OP_02"},
  {AArch64::FMOVv8f16_ns,"RES_SIMDFP_OP_02"},
  {AArch64::FMSUBDrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMSUBHrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMSUBSrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMULXv1i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULXv1i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULXv1i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULXv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FMULXv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FMULXv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULXv2i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULXv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMULXv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FMULXv4i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULXv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULXv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMULXv8i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULv1i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULv1i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULv1i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FMULv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FMULv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULv2i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMULv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FMULv4i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FMULv8i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::FMULDrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMULHrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMULSrr,"RES_SIMDFP_OP_01"},
  {AArch64::FMULX16,"RES_SIMDFP_OP_01"},
  {AArch64::FMULX32,"RES_SIMDFP_OP_01"},
  {AArch64::FMULX64,"RES_SIMDFP_OP_01"},
  {AArch64::FNEGv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FNEGv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FNEGv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FNEGv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FNEGv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FNEGDr,"RES_SIMDFP_OP_00"},
  {AArch64::FNEGHr,"RES_SIMDFP_OP_00"},
  {AArch64::FNEGSr,"RES_SIMDFP_OP_00"},
  {AArch64::FNMADDDrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FNMADDHrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FNMADDSrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FNMSUBDrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FNMSUBHrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FNMSUBSrrr,"RES_SIMDFP_OP_01"},
  {AArch64::FNMULDrr,"RES_SIMDFP_OP_01"},
  {AArch64::FNMULHrr,"RES_SIMDFP_OP_01"},
  {AArch64::FNMULSrr,"RES_SIMDFP_OP_01"},
  {AArch64::FRECPS16,"RES_SIMDFP_OP_05"},
  {AArch64::FRECPS32,"RES_SIMDFP_OP_05"},
  {AArch64::FRECPS64,"RES_SIMDFP_OP_05"},
  {AArch64::FRECPEv1f16,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPEv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPEv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPEv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPEv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPEv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPEv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPEv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPSv2f32,"RES_SIMDFP_OP_05"},
  {AArch64::FRECPSv2f64,"RES_SIMDFP_OP_05"},
  {AArch64::FRECPSv4f16,"RES_SIMDFP_OP_05"},
  {AArch64::FRECPSv4f32,"RES_SIMDFP_OP_05"},
  {AArch64::FRECPSv8f16,"RES_SIMDFP_OP_05"},
  {AArch64::FRECPXv1f16,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPXv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::FRECPXv1i64,"RES_SIMDFP_OP_00"},
  // {AArch64::FRINT32Xv2f32,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32Xv2f64,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32Xv4f32,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32Zv2f32,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32Zv2f64,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32Zv4f32,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64Xv2f32,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64Xv2f64,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64Xv4f32,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64Zv2f32,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64Zv2f64,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64Zv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTAv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTAv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTAv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTAv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTAv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTIv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTIv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTIv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTIv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTIv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTMv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTMv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTMv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTMv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTMv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTNv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTNv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTNv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTNv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTNv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTPv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTPv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTPv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTPv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTPv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTXv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTXv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTXv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTXv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTXv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTZv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTZv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTZv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTZv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTZv8f16,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32XDr,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32XSr,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32ZDr,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT32ZSr,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64XDr,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64XSr,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64ZDr,"RES_SIMDFP_OP_01"},
  // {AArch64::FRINT64ZSr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTADr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTAHr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTASr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTIDr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTIHr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTISr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTMDr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTMHr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTMSr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTNDr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTNHr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTNSr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTPDr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTPHr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTPSr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTXDr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTXHr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTXSr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTZDr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTZHr,"RES_SIMDFP_OP_01"},
  {AArch64::FRINTZSr,"RES_SIMDFP_OP_01"},
  {AArch64::FRSQRTEv1f16,"RES_SIMDFP_OP_00"},
  {AArch64::FRSQRTEv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::FRSQRTEv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::FRSQRTEv2f32,"RES_SIMDFP_OP_00"},
  {AArch64::FRSQRTEv2f64,"RES_SIMDFP_OP_00"},
  {AArch64::FRSQRTEv4f16,"RES_SIMDFP_OP_00"},
  {AArch64::FRSQRTEv4f32,"RES_SIMDFP_OP_00"},
  {AArch64::FRSQRTEv8f16,"RES_SIMDFP_OP_00"},
  {AArch64::FRSQRTSv2f32,"RES_SIMDFP_OP_05"},
  {AArch64::FRSQRTSv2f64,"RES_SIMDFP_OP_05"},
  {AArch64::FRSQRTSv4f16,"RES_SIMDFP_OP_05"},
  {AArch64::FRSQRTSv4f32,"RES_SIMDFP_OP_05"},
  {AArch64::FRSQRTSv8f16,"RES_SIMDFP_OP_05"},
  {AArch64::FRSQRTS16,"RES_SIMDFP_OP_05"},
  {AArch64::FRSQRTS32,"RES_SIMDFP_OP_05"},
  {AArch64::FRSQRTS64,"RES_SIMDFP_OP_05"},
  {AArch64::FSQRTv2f32,"RES_SIMDFP_OP_06"},
  {AArch64::FSQRTv2f64,"RES_SIMDFP_OP_08"},
  {AArch64::FSQRTv4f16,"RES_SIMDFP_OP_07"},
  {AArch64::FSQRTv4f32,"RES_SIMDFP_OP_06"},
  {AArch64::FSQRTv8f16,"RES_SIMDFP_OP_07"},
  {AArch64::FSQRTDr,"RES_SIMDFP_OP_08"},
  {AArch64::FSQRTHr,"RES_SIMDFP_OP_07"},
  {AArch64::FSQRTSr,"RES_SIMDFP_OP_06"},
  {AArch64::FSUBv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::FSUBv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::FSUBv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::FSUBv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::FSUBv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::FSUBDrr,"RES_SIMDFP_OP_01"},
  {AArch64::FSUBHrr,"RES_SIMDFP_OP_01"},
  {AArch64::FSUBSrr,"RES_SIMDFP_OP_01"},
  {AArch64::INSvi16gpr,"RES_SIMDFP_OP_18"},
  {AArch64::INSvi16lane,"RES_SIMDFP_OP_03"},
  {AArch64::INSvi32gpr,"RES_SIMDFP_OP_18"},
  {AArch64::INSvi32lane,"RES_SIMDFP_OP_03"},
  {AArch64::INSvi64gpr,"RES_SIMDFP_OP_18"},
  {AArch64::INSvi64lane,"RES_SIMDFP_OP_03"},
  {AArch64::INSvi8gpr,"RES_SIMDFP_OP_18"},
  {AArch64::INSvi8lane,"RES_SIMDFP_OP_03"},
  {AArch64::LD1Fourv16b,"RES_SIMDFP_LD_14"},
  {AArch64::LD1Fourv16b_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD1Fourv1d,"RES_SIMDFP_LD_16"},
  {AArch64::LD1Fourv1d_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD1Fourv2d,"RES_SIMDFP_LD_16"},
  {AArch64::LD1Fourv2d_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD1Fourv2s,"RES_SIMDFP_LD_16"},
  {AArch64::LD1Fourv2s_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD1Fourv4h,"RES_SIMDFP_LD_16"},
  {AArch64::LD1Fourv4h_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD1Fourv4s,"RES_SIMDFP_LD_14"},
  {AArch64::LD1Fourv4s_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD1Fourv8b,"RES_SIMDFP_LD_16"},
  {AArch64::LD1Fourv8b_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD1Fourv8h,"RES_SIMDFP_LD_14"},
  {AArch64::LD1Fourv8h_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD1Onev16b,"RES_SIMDFP_LD_01"},
  {AArch64::LD1Onev16b_POST,"RES_SIMDFP_LD_05"},
  {AArch64::LD1Onev1d,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Onev1d_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Onev2d,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Onev2d_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Onev2s,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Onev2s_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Onev4h,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Onev4h_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Onev4s,"RES_SIMDFP_LD_01"},
  {AArch64::LD1Onev4s_POST,"RES_SIMDFP_LD_05"},
  {AArch64::LD1Onev8b,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Onev8b_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Onev8h,"RES_SIMDFP_LD_01"},
  {AArch64::LD1Onev8h_POST,"RES_SIMDFP_LD_05"},
  {AArch64::LD1RQ_W,"RES_SIMDFP_LD_00"},
  {AArch64::LD1RQ_W_IMM,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Rv16b,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Rv16b_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Rv1d,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Rv1d_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Rv2d,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Rv2d_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Rv2s,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Rv2s_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Rv4h,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Rv4h_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Rv4s,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Rv4s_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Rv8b,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Rv8b_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Rv8h,"RES_SIMDFP_LD_00"},
  {AArch64::LD1Rv8h_POST,"RES_SIMDFP_LD_03"},
  {AArch64::LD1Threev16b,"RES_SIMDFP_LD_10"},
  {AArch64::LD1Threev16b_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD1Threev1d,"RES_SIMDFP_LD_12"},
  {AArch64::LD1Threev1d_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD1Threev2d,"RES_SIMDFP_LD_12"},
  {AArch64::LD1Threev2d_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD1Threev2s,"RES_SIMDFP_LD_12"},
  {AArch64::LD1Threev2s_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD1Threev4h,"RES_SIMDFP_LD_12"},
  {AArch64::LD1Threev4h_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD1Threev4s,"RES_SIMDFP_LD_10"},
  {AArch64::LD1Threev4s_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD1Threev8b,"RES_SIMDFP_LD_12"},
  {AArch64::LD1Threev8b_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD1Threev8h,"RES_SIMDFP_LD_10"},
  {AArch64::LD1Threev8h_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD1Twov16b,"RES_SIMDFP_LD_06"},
  {AArch64::LD1Twov16b_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD1Twov1d,"RES_SIMDFP_LD_04"},
  {AArch64::LD1Twov1d_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD1Twov2d,"RES_SIMDFP_LD_04"},
  {AArch64::LD1Twov2d_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD1Twov2s,"RES_SIMDFP_LD_04"},
  {AArch64::LD1Twov2s_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD1Twov4h,"RES_SIMDFP_LD_04"},
  {AArch64::LD1Twov4h_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD1Twov4s,"RES_SIMDFP_LD_06"},
  {AArch64::LD1Twov4s_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD1Twov8b,"RES_SIMDFP_LD_04"},
  {AArch64::LD1Twov8b_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD1Twov8h,"RES_SIMDFP_LD_06"},
  {AArch64::LD1Twov8h_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD1i16,"RES_SIMDFP_LD_19"},
  {AArch64::LD1i16_POST,"RES_SIMDFP_LD_20"},
  {AArch64::LD1i32,"RES_SIMDFP_LD_19"},
  {AArch64::LD1i32_POST,"RES_SIMDFP_LD_20"},
  {AArch64::LD1i64,"RES_SIMDFP_LD_19"},
  {AArch64::LD1i64_POST,"RES_SIMDFP_LD_20"},
  {AArch64::LD1i8,"RES_SIMDFP_LD_19"},
  {AArch64::LD1i8_POST,"RES_SIMDFP_LD_20"},
  {AArch64::LD2Rv16b,"RES_SIMDFP_LD_04"},
  {AArch64::LD2Rv16b_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD2Rv1d,"RES_SIMDFP_LD_04"},
  {AArch64::LD2Rv1d_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD2Rv2d,"RES_SIMDFP_LD_04"},
  {AArch64::LD2Rv2d_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD2Rv2s,"RES_SIMDFP_LD_04"},
  {AArch64::LD2Rv2s_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD2Rv4h,"RES_SIMDFP_LD_04"},
  {AArch64::LD2Rv4h_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD2Rv4s,"RES_SIMDFP_LD_04"},
  {AArch64::LD2Rv4s_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD2Rv8b,"RES_SIMDFP_LD_04"},
  {AArch64::LD2Rv8b_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD2Rv8h,"RES_SIMDFP_LD_04"},
  {AArch64::LD2Rv8h_POST,"RES_SIMDFP_LD_11"},
  {AArch64::LD2Twov16b,"RES_SIMDFP_LD_06"},
  {AArch64::LD2Twov16b_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD2Twov2d,"RES_SIMDFP_LD_06"},
  {AArch64::LD2Twov2d_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD2Twov2s,"RES_SIMDFP_LD_06"},
  {AArch64::LD2Twov2s_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD2Twov4h,"RES_SIMDFP_LD_06"},
  {AArch64::LD2Twov4h_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD2Twov4s,"RES_SIMDFP_LD_06"},
  {AArch64::LD2Twov4s_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD2Twov8b,"RES_SIMDFP_LD_06"},
  {AArch64::LD2Twov8b_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD2Twov8h,"RES_SIMDFP_LD_06"},
  {AArch64::LD2Twov8h_POST,"RES_SIMDFP_LD_09"},
  {AArch64::LD2i16,"RES_SIMDFP_LD_21"},
  {AArch64::LD2i16_POST,"RES_SIMDFP_LD_22"},
  {AArch64::LD2i32,"RES_SIMDFP_LD_21"},
  {AArch64::LD2i32_POST,"RES_SIMDFP_LD_22"},
  {AArch64::LD2i64,"RES_SIMDFP_LD_21"},
  {AArch64::LD2i64_POST,"RES_SIMDFP_LD_22"},
  {AArch64::LD2i8,"RES_SIMDFP_LD_21"},
  {AArch64::LD2i8_POST,"RES_SIMDFP_LD_22"},
  {AArch64::LD3Rv16b,"RES_SIMDFP_LD_21"},
  {AArch64::LD3Rv16b_POST,"RES_SIMDFP_LD_22"},
  {AArch64::LD3Rv1d,"RES_SIMDFP_LD_12"},
  {AArch64::LD3Rv1d_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD3Rv2d,"RES_SIMDFP_LD_12"},
  {AArch64::LD3Rv2d_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD3Rv2s,"RES_SIMDFP_LD_12"},
  {AArch64::LD3Rv2s_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD3Rv4h,"RES_SIMDFP_LD_12"},
  {AArch64::LD3Rv4h_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD3Rv4s,"RES_SIMDFP_LD_12"},
  {AArch64::LD3Rv4s_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD3Rv8b,"RES_SIMDFP_LD_12"},
  {AArch64::LD3Rv8b_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD3Rv8h,"RES_SIMDFP_LD_12"},
  {AArch64::LD3Rv8h_POST,"RES_SIMDFP_LD_15"},
  {AArch64::LD3Threev16b,"RES_SIMDFP_LD_10"},
  {AArch64::LD3Threev16b_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD3Threev2d,"RES_SIMDFP_LD_10"},
  {AArch64::LD3Threev2d_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD3Threev2s,"RES_SIMDFP_LD_10"},
  {AArch64::LD3Threev2s_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD3Threev4h,"RES_SIMDFP_LD_10"},
  {AArch64::LD3Threev4h_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD3Threev4s,"RES_SIMDFP_LD_10"},
  {AArch64::LD3Threev4s_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD3Threev8b,"RES_SIMDFP_LD_10"},
  {AArch64::LD3Threev8b_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD3Threev8h,"RES_SIMDFP_LD_10"},
  {AArch64::LD3Threev8h_POST,"RES_SIMDFP_LD_13"},
  {AArch64::LD3i16,"RES_SIMDFP_LD_23"},
  {AArch64::LD3i16_POST,"RES_SIMDFP_LD_24"},
  {AArch64::LD3i32,"RES_SIMDFP_LD_23"},
  {AArch64::LD3i32_POST,"RES_SIMDFP_LD_24"},
  {AArch64::LD3i64,"RES_SIMDFP_LD_23"},
  {AArch64::LD3i64_POST,"RES_SIMDFP_LD_24"},
  {AArch64::LD3i8,"RES_SIMDFP_LD_23"},
  {AArch64::LD3i8_POST,"RES_SIMDFP_LD_24"},
  {AArch64::LD4Fourv16b,"RES_SIMDFP_LD_14"},
  {AArch64::LD4Fourv16b_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD4Fourv2d,"RES_SIMDFP_LD_14"},
  {AArch64::LD4Fourv2d_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD4Fourv2s,"RES_SIMDFP_LD_14"},
  {AArch64::LD4Fourv2s_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD4Fourv4h,"RES_SIMDFP_LD_14"},
  {AArch64::LD4Fourv4h_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD4Fourv4s,"RES_SIMDFP_LD_14"},
  {AArch64::LD4Fourv4s_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD4Fourv8b,"RES_SIMDFP_LD_14"},
  {AArch64::LD4Fourv8b_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD4Fourv8h,"RES_SIMDFP_LD_14"},
  {AArch64::LD4Fourv8h_POST,"RES_SIMDFP_LD_17"},
  {AArch64::LD4Rv16b,"RES_SIMDFP_LD_16"},
  {AArch64::LD4Rv16b_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD4Rv1d,"RES_SIMDFP_LD_16"},
  {AArch64::LD4Rv1d_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD4Rv2d,"RES_SIMDFP_LD_16"},
  {AArch64::LD4Rv2d_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD4Rv2s,"RES_SIMDFP_LD_16"},
  {AArch64::LD4Rv2s_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD4Rv4h,"RES_SIMDFP_LD_16"},
  {AArch64::LD4Rv4h_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD4Rv4s,"RES_SIMDFP_LD_16"},
  {AArch64::LD4Rv4s_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD4Rv8b,"RES_SIMDFP_LD_16"},
  {AArch64::LD4Rv8b_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD4Rv8h,"RES_SIMDFP_LD_16"},
  {AArch64::LD4Rv8h_POST,"RES_SIMDFP_LD_18"},
  {AArch64::LD4i16,"RES_SIMDFP_LD_25"},
  {AArch64::LD4i16_POST,"RES_SIMDFP_LD_26"},
  {AArch64::LD4i32,"RES_SIMDFP_LD_25"},
  {AArch64::LD4i32_POST,"RES_SIMDFP_LD_26"},
  {AArch64::LD4i64,"RES_SIMDFP_LD_25"},
  {AArch64::LD4i64_POST,"RES_SIMDFP_LD_26"},
  {AArch64::LD4i8,"RES_SIMDFP_LD_25"},
  {AArch64::LD4i8_POST,"RES_SIMDFP_LD_26"},
  {AArch64::LDNPDi,"RES_SIMDFP_LD_04"},
  {AArch64::LDNPQi,"RES_SIMDFP_LD_04"},
  {AArch64::LDNPSi,"RES_SIMDFP_LD_04"},
  {AArch64::LDPDi,"RES_SIMDFP_LD_04"},
  {AArch64::LDPDpost,"RES_SIMDFP_LD_08"},
  {AArch64::LDPDpre,"RES_SIMDFP_LD_08"},
  {AArch64::LDPQi,"RES_SIMDFP_LD_04"},
  {AArch64::LDPQpost,"RES_SIMDFP_LD_08"},
  {AArch64::LDPQpre,"RES_SIMDFP_LD_08"},
  {AArch64::LDPSi,"RES_SIMDFP_LD_04"},
  {AArch64::LDPSpost,"RES_SIMDFP_LD_08"},
  {AArch64::LDPSpre,"RES_SIMDFP_LD_08"},
  {AArch64::LDRBpost,"RES_SIMDFP_LD_07"},
  {AArch64::LDRBpre,"RES_SIMDFP_LD_07"},
  {AArch64::LDRBroW,"RES_SIMDFP_LD_00"},
  {AArch64::LDRBroX,"RES_SIMDFP_LD_00"},
  {AArch64::LDRBui,"RES_SIMDFP_LD_00"},
  {AArch64::LDRHpost,"RES_SIMDFP_LD_07"},
  {AArch64::LDRHpre,"RES_SIMDFP_LD_07"},
  {AArch64::LDRHroW,"RES_SIMDFP_LD_00"},
  {AArch64::LDRHroX,"RES_SIMDFP_LD_00"},
  {AArch64::LDRHui,"RES_SIMDFP_LD_00"},
  {AArch64::LDRDl,"RES_SIMDFP_LD_02"},
  {AArch64::LDRDpost,"RES_SIMDFP_LD_07"},
  {AArch64::LDRDpre,"RES_SIMDFP_LD_07"},
  {AArch64::LDRDroW,"RES_SIMDFP_LD_00"},
  {AArch64::LDRDroX,"RES_SIMDFP_LD_00"},
  {AArch64::LDRDui,"RES_SIMDFP_LD_00"},
  {AArch64::LDRQl,"RES_SIMDFP_LD_02"},
  {AArch64::LDRQpost,"RES_SIMDFP_LD_07"},
  {AArch64::LDRQpre,"RES_SIMDFP_LD_07"},
  {AArch64::LDRQroW,"RES_SIMDFP_LD_00"},
  {AArch64::LDRQroX,"RES_SIMDFP_LD_00"},
  {AArch64::LDRQui,"RES_SIMDFP_LD_00"},
  {AArch64::LDRSl,"RES_SIMDFP_LD_02"},
  {AArch64::LDRSpost,"RES_SIMDFP_LD_07"},
  {AArch64::LDRSpre,"RES_SIMDFP_LD_07"},
  {AArch64::LDRSroW,"RES_SIMDFP_LD_00"},
  {AArch64::LDRSroX,"RES_SIMDFP_LD_00"},
  {AArch64::LDRSui,"RES_SIMDFP_LD_00"},
  {AArch64::LDURBi,"RES_SIMDFP_LD_00"},
  {AArch64::LDURDi,"RES_SIMDFP_LD_00"},
  {AArch64::LDURHi,"RES_SIMDFP_LD_00"},
  {AArch64::LDURQi,"RES_SIMDFP_LD_00"},
  {AArch64::LDURSi,"RES_SIMDFP_LD_00"},
  {AArch64::MLAv16i8,"RES_SIMDFP_OP_01"},
  {AArch64::MLAv2i32,"RES_SIMDFP_OP_01"},
  {AArch64::MLAv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MLAv4i16,"RES_SIMDFP_OP_01"},
  {AArch64::MLAv4i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MLAv4i32,"RES_SIMDFP_OP_01"},
  {AArch64::MLAv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MLAv8i16,"RES_SIMDFP_OP_01"},
  {AArch64::MLAv8i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MLAv8i8,"RES_SIMDFP_OP_01"},
  {AArch64::MLSv16i8,"RES_SIMDFP_OP_01"},
  {AArch64::MLSv2i32,"RES_SIMDFP_OP_01"},
  {AArch64::MLSv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MLSv4i16,"RES_SIMDFP_OP_01"},
  {AArch64::MLSv4i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MLSv4i32,"RES_SIMDFP_OP_01"},
  {AArch64::MLSv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MLSv8i16,"RES_SIMDFP_OP_01"},
  {AArch64::MLSv8i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MLSv8i8,"RES_SIMDFP_OP_01"},
  {AArch64::MOVIv16b_ns,"RES_SIMDFP_OP_02"},
  {AArch64::MOVIv2d_ns,"RES_SIMDFP_OP_02"},
  {AArch64::MOVIv2i32,"RES_SIMDFP_OP_02"},
  {AArch64::MOVIv2s_msl,"RES_SIMDFP_OP_02"},
  {AArch64::MOVIv4i16,"RES_SIMDFP_OP_02"},
  {AArch64::MOVIv4i32,"RES_SIMDFP_OP_02"},
  {AArch64::MOVIv4s_msl,"RES_SIMDFP_OP_02"},
  {AArch64::MOVIv8b_ns,"RES_SIMDFP_OP_02"},
  {AArch64::MOVIv8i16,"RES_SIMDFP_OP_02"},
  {AArch64::MOVID,"RES_SIMDFP_OP_02"},
  {AArch64::MULv16i8,"RES_SIMDFP_OP_01"},
  {AArch64::MULv2i32,"RES_SIMDFP_OP_01"},
  {AArch64::MULv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MULv4i16,"RES_SIMDFP_OP_01"},
  {AArch64::MULv4i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MULv4i32,"RES_SIMDFP_OP_01"},
  {AArch64::MULv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MULv8i16,"RES_SIMDFP_OP_01"},
  {AArch64::MULv8i16_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::MULv8i8,"RES_SIMDFP_OP_01"},
  {AArch64::MVNIv2i32,"RES_SIMDFP_OP_02"},
  {AArch64::MVNIv2s_msl,"RES_SIMDFP_OP_02"},
  {AArch64::MVNIv4i16,"RES_SIMDFP_OP_02"},
  {AArch64::MVNIv4i32,"RES_SIMDFP_OP_02"},
  {AArch64::MVNIv4s_msl,"RES_SIMDFP_OP_02"},
  {AArch64::MVNIv8i16,"RES_SIMDFP_OP_02"},
  {AArch64::NEGv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::NEGv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::NEGv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::NEGv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::NEGv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::NEGv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::NEGv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::NEGv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::NOTv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::NOTv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::ORNv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::ORNv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::ORRv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::ORRv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::ORRv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::ORRv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::ORRv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::ORRv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::PMULLv16i8,"RES_SIMDFP_OP_04"},
  {AArch64::PMULLv1i64,"RES_SIMDFP_OP_04"},
  {AArch64::PMULLv2i64,"RES_SIMDFP_OP_04"},
  {AArch64::PMULLv8i8,"RES_SIMDFP_OP_04"},
  {AArch64::PMULv16i8,"RES_SIMDFP_OP_04"},
  {AArch64::PMULv8i8,"RES_SIMDFP_OP_04"},
  {AArch64::RADDHNv2i64_v2i32,"RES_SIMDFP_OP_35"},
  {AArch64::RADDHNv2i64_v4i32,"RES_SIMDFP_OP_35"},
  {AArch64::RADDHNv4i32_v4i16,"RES_SIMDFP_OP_35"},
  {AArch64::RADDHNv4i32_v8i16,"RES_SIMDFP_OP_35"},
  {AArch64::RADDHNv8i16_v16i8,"RES_SIMDFP_OP_35"},
  {AArch64::RADDHNv8i16_v8i8,"RES_SIMDFP_OP_35"},
  {AArch64::RBITv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::RBITv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::REV16v16i8,"RES_SIMDFP_OP_00"},
  {AArch64::REV16v8i8,"RES_SIMDFP_OP_00"},
  {AArch64::REV32v16i8,"RES_SIMDFP_OP_00"},
  {AArch64::REV32v4i16,"RES_SIMDFP_OP_00"},
  {AArch64::REV32v8i16,"RES_SIMDFP_OP_00"},
  {AArch64::REV32v8i8,"RES_SIMDFP_OP_00"},
  {AArch64::REV64v16i8,"RES_SIMDFP_OP_00"},
  {AArch64::REV64v2i32,"RES_SIMDFP_OP_00"},
  {AArch64::REV64v4i16,"RES_SIMDFP_OP_00"},
  {AArch64::REV64v4i32,"RES_SIMDFP_OP_00"},
  {AArch64::REV64v8i16,"RES_SIMDFP_OP_00"},
  {AArch64::REV64v8i8,"RES_SIMDFP_OP_00"},
  {AArch64::RSHRNv16i8_shift,"RES_SIMDFP_OP_35"},
  {AArch64::RSHRNv2i32_shift,"RES_SIMDFP_OP_35"},
  {AArch64::RSHRNv4i16_shift,"RES_SIMDFP_OP_35"},
  {AArch64::RSHRNv4i32_shift,"RES_SIMDFP_OP_35"},
  {AArch64::RSHRNv8i16_shift,"RES_SIMDFP_OP_35"},
  {AArch64::RSHRNv8i8_shift,"RES_SIMDFP_OP_35"},
  {AArch64::RSUBHNv2i64_v2i32,"RES_SIMDFP_OP_43"},
  {AArch64::RSUBHNv2i64_v4i32,"RES_SIMDFP_OP_43"},
  {AArch64::RSUBHNv4i32_v4i16,"RES_SIMDFP_OP_43"},
  {AArch64::RSUBHNv4i32_v8i16,"RES_SIMDFP_OP_43"},
  {AArch64::RSUBHNv8i16_v16i8,"RES_SIMDFP_OP_43"},
  {AArch64::RSUBHNv8i16_v8i8,"RES_SIMDFP_OP_43"},
  {AArch64::SABALv16i8_v8i16,"RES_SIMDFP_OP_48"},
  {AArch64::SABALv2i32_v2i64,"RES_SIMDFP_OP_48"},
  {AArch64::SABALv4i16_v4i32,"RES_SIMDFP_OP_48"},
  {AArch64::SABALv4i32_v2i64,"RES_SIMDFP_OP_48"},
  {AArch64::SABALv8i16_v4i32,"RES_SIMDFP_OP_48"},
  {AArch64::SABALv8i8_v8i16,"RES_SIMDFP_OP_48"},
  {AArch64::SABAv16i8,"RES_SIMDFP_OP_20"},
  {AArch64::SABAv2i32,"RES_SIMDFP_OP_20"},
  {AArch64::SABAv4i16,"RES_SIMDFP_OP_20"},
  {AArch64::SABAv4i32,"RES_SIMDFP_OP_20"},
  {AArch64::SABAv8i16,"RES_SIMDFP_OP_20"},
  {AArch64::SABAv8i8,"RES_SIMDFP_OP_20"},
  {AArch64::SABDLv16i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::SABDLv2i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::SABDLv4i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::SABDLv4i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::SABDLv8i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::SABDLv8i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::SABDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SABDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SABDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SABDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SABDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SABDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SADALPv16i8_v8i16,"RES_SIMDFP_OP_42"},
  {AArch64::SADALPv2i32_v1i64,"RES_SIMDFP_OP_42"},
  {AArch64::SADALPv4i16_v2i32,"RES_SIMDFP_OP_42"},
  {AArch64::SADALPv4i32_v2i64,"RES_SIMDFP_OP_42"},
  {AArch64::SADALPv8i16_v4i32,"RES_SIMDFP_OP_42"},
  {AArch64::SADALPv8i8_v4i16,"RES_SIMDFP_OP_42"},
  {AArch64::SADDLPv16i8_v8i16,"RES_SIMDFP_OP_42"},
  {AArch64::SADDLPv2i32_v1i64,"RES_SIMDFP_OP_42"},
  {AArch64::SADDLPv4i16_v2i32,"RES_SIMDFP_OP_42"},
  {AArch64::SADDLPv4i32_v2i64,"RES_SIMDFP_OP_42"},
  {AArch64::SADDLPv8i16_v4i32,"RES_SIMDFP_OP_42"},
  {AArch64::SADDLPv8i8_v4i16,"RES_SIMDFP_OP_42"},
  {AArch64::SADDLVv16i8v,"RES_SIMDFP_OP_54"},
  {AArch64::SADDLVv4i16v,"RES_SIMDFP_OP_54"},
  {AArch64::SADDLVv4i32v,"RES_SIMDFP_OP_54"},
  {AArch64::SADDLVv8i16v,"RES_SIMDFP_OP_54"},
  {AArch64::SADDLVv8i8v,"RES_SIMDFP_OP_54"},
  {AArch64::SADDLv16i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::SADDLv2i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::SADDLv4i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::SADDLv4i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::SADDLv8i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::SADDLv8i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::SADDWv16i8_v8i16,"RES_SIMDFP_OP_29"},
  {AArch64::SADDWv2i32_v2i64,"RES_SIMDFP_OP_29"},
  {AArch64::SADDWv4i16_v4i32,"RES_SIMDFP_OP_29"},
  {AArch64::SADDWv4i32_v2i64,"RES_SIMDFP_OP_29"},
  {AArch64::SADDWv8i16_v4i32,"RES_SIMDFP_OP_29"},
  {AArch64::SADDWv8i8_v8i16,"RES_SIMDFP_OP_29"},
  {AArch64::SCVTFSWDri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFSWHri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFSWSri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFSXDri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFSXHri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFSXSri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFUWDri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFUWHri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFUWSri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFUXDri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFUXHri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFUXSri,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFd,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFh,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFs,"RES_SIMDFP_OP_19"},
  {AArch64::SCVTFv1i16,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv2i32_shift,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv2i64_shift,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv4i16_shift,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv4i32_shift,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::SCVTFv8i16_shift,"RES_SIMDFP_OP_01"},
  {AArch64::SHA1Crrr,"RES_SIMDFP_OP_13"},
  {AArch64::SHA1Hrr,"RES_SIMDFP_OP_04"},
  {AArch64::SHA1Mrrr,"RES_SIMDFP_OP_13"},
  {AArch64::SHA1Prrr,"RES_SIMDFP_OP_13"},
  {AArch64::SHA1SU0rrr,"RES_SIMDFP_OP_12"},
  {AArch64::SHA1SU1rr,"RES_SIMDFP_OP_04"},
  {AArch64::SHA256H2rrr,"RES_SIMDFP_OP_13"},
  {AArch64::SHA256Hrrr,"RES_SIMDFP_OP_13"},
  {AArch64::SHA256SU0rr,"RES_SIMDFP_OP_04"},
  {AArch64::SHA256SU1rrr,"RES_SIMDFP_OP_12"},
  {AArch64::SHA512H,"RES_SIMDFP_OP_00"},
  {AArch64::SHA512H2,"RES_SIMDFP_OP_00"},
  {AArch64::SHA512SU0,"RES_SIMDFP_OP_00"},
  {AArch64::SHA512SU1,"RES_SIMDFP_OP_00"},
  {AArch64::SHLd,"RES_SIMDFP_OP_00"},
  {AArch64::SLId,"RES_SIMDFP_OP_44"},
  {AArch64::SDOTlanev16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SDOTlanev8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SDOTv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SDOTv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SHADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SHADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SHADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SHADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SHADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SHADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SHLLv16i8,"RES_SIMDFP_OP_29"},
  {AArch64::SHLLv2i32,"RES_SIMDFP_OP_29"},
  {AArch64::SHLLv4i16,"RES_SIMDFP_OP_29"},
  {AArch64::SHLLv4i32,"RES_SIMDFP_OP_29"},
  {AArch64::SHLLv8i16,"RES_SIMDFP_OP_29"},
  {AArch64::SHLLv8i8,"RES_SIMDFP_OP_29"},
  {AArch64::SHLv16i8_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SHLv2i32_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SHLv2i64_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SHLv4i16_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SHLv4i32_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SHLv8i16_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SHLv8i8_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SHRNv16i8_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SHRNv2i32_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SHRNv4i16_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SHRNv4i32_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SHRNv8i16_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SHRNv8i8_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SHSUBv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SHSUBv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SHSUBv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SHSUBv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SHSUBv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SHSUBv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SLIv16i8_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SLIv2i32_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SLIv2i64_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SLIv4i16_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SLIv4i32_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SLIv8i16_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SLIv8i8_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SMAXPv16i8,"RES_SIMDFP_OP_32"},
  {AArch64::SMAXPv2i32,"RES_SIMDFP_OP_32"},
  {AArch64::SMAXPv4i16,"RES_SIMDFP_OP_32"},
  {AArch64::SMAXPv4i32,"RES_SIMDFP_OP_32"},
  {AArch64::SMAXPv8i16,"RES_SIMDFP_OP_32"},
  {AArch64::SMAXPv8i8,"RES_SIMDFP_OP_32"},
  {AArch64::SMAXVv16i8v,"RES_SIMDFP_OP_53"},
  {AArch64::SMAXVv4i16v,"RES_SIMDFP_OP_53"},
  {AArch64::SMAXVv4i32v,"RES_SIMDFP_OP_53"},
  {AArch64::SMAXVv8i16v,"RES_SIMDFP_OP_53"},
  {AArch64::SMAXVv8i8v,"RES_SIMDFP_OP_53"},
  {AArch64::SMAXv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SMAXv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SMAXv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SMAXv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SMAXv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SMAXv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SMINPv16i8,"RES_SIMDFP_OP_32"},
  {AArch64::SMINPv2i32,"RES_SIMDFP_OP_32"},
  {AArch64::SMINPv4i16,"RES_SIMDFP_OP_32"},
  {AArch64::SMINPv4i32,"RES_SIMDFP_OP_32"},
  {AArch64::SMINPv8i16,"RES_SIMDFP_OP_32"},
  {AArch64::SMINPv8i8,"RES_SIMDFP_OP_32"},
  {AArch64::SMINVv16i8v,"RES_SIMDFP_OP_53"},
  {AArch64::SMINVv4i16v,"RES_SIMDFP_OP_53"},
  {AArch64::SMINVv4i32v,"RES_SIMDFP_OP_53"},
  {AArch64::SMINVv8i16v,"RES_SIMDFP_OP_53"},
  {AArch64::SMINVv8i8v,"RES_SIMDFP_OP_53"},
  {AArch64::SMINv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SMINv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SMINv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SMINv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SMINv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SMINv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SMLALv16i8_v8i16,"RES_SIMDFP_OP_38"},
  {AArch64::SMLALv2i32_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::SMLALv2i32_v2i64,"RES_SIMDFP_OP_46"},
  {AArch64::SMLALv4i16_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::SMLALv4i16_v4i32,"RES_SIMDFP_OP_46"},
  {AArch64::SMLALv4i32_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::SMLALv4i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::SMLALv8i16_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::SMLALv8i16_v4i32,"RES_SIMDFP_OP_40"},
  {AArch64::SMLALv8i8_v8i16,"RES_SIMDFP_OP_46"},
  {AArch64::SMLSLv16i8_v8i16,"RES_SIMDFP_OP_38"},
  {AArch64::SMLSLv2i32_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::SMLSLv2i32_v2i64,"RES_SIMDFP_OP_46"},
  {AArch64::SMLSLv4i16_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::SMLSLv4i16_v4i32,"RES_SIMDFP_OP_46"},
  {AArch64::SMLSLv4i32_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::SMLSLv4i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::SMLSLv8i16_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::SMLSLv8i16_v4i32,"RES_SIMDFP_OP_40"},
  {AArch64::SMLSLv8i8_v8i16,"RES_SIMDFP_OP_46"},
  {AArch64::SMOVvi16to32,"RES_SIMDFP_OP_15"},
  {AArch64::SMOVvi16to64,"RES_SIMDFP_OP_15"},
  {AArch64::SMOVvi32to64,"RES_SIMDFP_OP_15"},
  {AArch64::SMOVvi8to32,"RES_SIMDFP_OP_15"},
  {AArch64::SMOVvi8to64,"RES_SIMDFP_OP_15"},
  {AArch64::SMULLv16i8_v8i16,"RES_SIMDFP_OP_41"},
  {AArch64::SMULLv2i32_indexed,"RES_SIMDFP_OP_36"},
  {AArch64::SMULLv2i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::SMULLv4i16_indexed,"RES_SIMDFP_OP_36"},
  {AArch64::SMULLv4i16_v4i32,"RES_SIMDFP_OP_41"},
  {AArch64::SMULLv4i32_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::SMULLv4i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::SMULLv8i16_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::SMULLv8i16_v4i32,"RES_SIMDFP_OP_41"},
  {AArch64::SMULLv8i8_v8i16,"RES_SIMDFP_OP_41"},
  {AArch64::SQABSv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv1i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv1i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQABSv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv1i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv1i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQDMLALv1i32_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::SQDMLALv1i64_indexed,"RES_SIMDFP_OP_34"},
  {AArch64::SQDMLALv2i32_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::SQDMLALv2i32_v2i64,"RES_SIMDFP_OP_49"},
  {AArch64::SQDMLALv4i16_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::SQDMLALv4i16_v4i32,"RES_SIMDFP_OP_45"},
  {AArch64::SQDMLALv4i32_indexed,"RES_SIMDFP_OP_47"},
  {AArch64::SQDMLALv4i32_v2i64,"RES_SIMDFP_OP_49"},
  {AArch64::SQDMLALv8i16_indexed,"RES_SIMDFP_OP_47"},
  {AArch64::SQDMLALv8i16_v4i32,"RES_SIMDFP_OP_45"},
  {AArch64::SQDMLSLv1i32_indexed,"RES_SIMDFP_OP_45"},
  {AArch64::SQDMLSLv1i64_indexed,"RES_SIMDFP_OP_21"},
  {AArch64::SQDMLSLv2i32_indexed,"RES_SIMDFP_OP_45"},
  {AArch64::SQDMLSLv2i32_v2i64,"RES_SIMDFP_OP_49"},
  {AArch64::SQDMLSLv4i16_indexed,"RES_SIMDFP_OP_45"},
  {AArch64::SQDMLSLv4i16_v4i32,"RES_SIMDFP_OP_45"},
  {AArch64::SQDMLSLv4i32_indexed,"RES_SIMDFP_OP_49"},
  {AArch64::SQDMLSLv4i32_v2i64,"RES_SIMDFP_OP_49"},
  {AArch64::SQDMLSLv8i16_indexed,"RES_SIMDFP_OP_49"},
  {AArch64::SQDMLSLv8i16_v4i32,"RES_SIMDFP_OP_45"},
  {AArch64::SQDMULHv1i16,"RES_SIMDFP_OP_04"},
  {AArch64::SQDMULHv1i16_indexed,"RES_SIMDFP_OP_26"},
  {AArch64::SQDMULHv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQDMULHv1i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQDMULHv2i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQDMULHv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQDMULHv4i16,"RES_SIMDFP_OP_04"},
  {AArch64::SQDMULHv4i16_indexed,"RES_SIMDFP_OP_26"},
  {AArch64::SQDMULHv4i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQDMULHv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQDMULHv8i16,"RES_SIMDFP_OP_04"},
  {AArch64::SQDMULHv8i16_indexed,"RES_SIMDFP_OP_26"},
  {AArch64::SQDMULLv1i32_indexed,"RES_SIMDFP_OP_36"},
  {AArch64::SQDMULLv1i64_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQDMULLv2i32_indexed,"RES_SIMDFP_OP_36"},
  {AArch64::SQDMULLv2i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::SQDMULLv4i16_indexed,"RES_SIMDFP_OP_36"},
  {AArch64::SQDMULLv4i16_v4i32,"RES_SIMDFP_OP_41"},
  {AArch64::SQDMULLv4i32_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::SQDMULLv4i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::SQDMULLv8i16_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::SQDMULLv8i16_v4i32,"RES_SIMDFP_OP_41"},
  {AArch64::SQNEGv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv1i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv1i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQNEGv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQRDMLAHv1i16,"RES_SIMDFP_OP_12"},
  {AArch64::SQRDMLAHv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMLAHv2i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMLAHv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQRDMLAHv4i16,"RES_SIMDFP_OP_12"},
  {AArch64::SQRDMLAHv4i16_indexed,"RES_SIMDFP_OP_28"},
  {AArch64::SQRDMLAHv4i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMLAHv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQRDMLAHv8i16,"RES_SIMDFP_OP_12"},
  {AArch64::SQRDMLAHv8i16_indexed,"RES_SIMDFP_OP_28"},
  {AArch64::SQRDMLSHv1i16,"RES_SIMDFP_OP_12"},
  {AArch64::SQRDMLSHv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMLSHv2i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMLSHv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQRDMLSHv4i16,"RES_SIMDFP_OP_12"},
  {AArch64::SQRDMLSHv4i16_indexed,"RES_SIMDFP_OP_28"},
  {AArch64::SQRDMLSHv4i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMLSHv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQRDMLSHv8i16,"RES_SIMDFP_OP_12"},
  {AArch64::SQRDMLSHv8i16_indexed,"RES_SIMDFP_OP_28"},
  {AArch64::SQRDMULHv1i16,"RES_SIMDFP_OP_04"},
  {AArch64::SQRDMULHv1i16_indexed,"RES_SIMDFP_OP_26"},
  {AArch64::SQRDMULHv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMULHv1i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQRDMULHv2i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMULHv2i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQRDMULHv4i16,"RES_SIMDFP_OP_04"},
  {AArch64::SQRDMULHv4i16_indexed,"RES_SIMDFP_OP_26"},
  {AArch64::SQRDMULHv4i32,"RES_SIMDFP_OP_01"},
  {AArch64::SQRDMULHv4i32_indexed,"RES_SIMDFP_OP_25"},
  {AArch64::SQRDMULHv8i16,"RES_SIMDFP_OP_04"},
  {AArch64::SQRDMULHv8i16_indexed,"RES_SIMDFP_OP_26"},
  {AArch64::SQRSHLv16i8,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv1i16,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv1i32,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv1i64,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv1i8,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv2i32,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv2i64,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv4i16,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv4i32,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv8i16,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHLv8i8,"RES_SIMDFP_OP_29"},
  {AArch64::SQRSHRNv16i8_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRNv2i32_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRNv4i16_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRNv4i32_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRNv8i16_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRNv8i8_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRUNv16i8_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRUNv2i32_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRUNv4i16_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRUNv4i32_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRUNv8i16_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQRSHRUNv8i8_shift,"RES_SIMDFP_OP_35"},
  {AArch64::SQSHLUv16i8_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLUv2i32_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLUv2i64_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLUv4i16_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLUv4i32_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLUv8i16_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLUv8i8_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv16i8,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv16i8_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv1i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv1i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv1i64,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv1i8,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv2i32_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv2i64,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv2i64_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv4i16_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv4i32_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv8i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv8i16_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv8i8,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHLv8i8_shift,"RES_SIMDFP_OP_10"},
  {AArch64::SQSHRNv16i8_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRNv2i32_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRNv4i16_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRNv4i32_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRNv8i16_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRNv8i8_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRUNv16i8_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRUNv2i32_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRUNv4i16_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRUNv4i32_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRUNv8i16_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSHRUNv8i8_shift,"RES_SIMDFP_OP_23"},
  {AArch64::SQSUBv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv1i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv1i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SQSUBv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SQXTNv16i8,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTNv1i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTNv1i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTNv1i8,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTNv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTNv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTNv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTNv8i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTNv8i8,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv16i8,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv1i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv1i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv1i8,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv8i16,"RES_SIMDFP_OP_10"},
  {AArch64::SQXTUNv8i8,"RES_SIMDFP_OP_10"},
  {AArch64::SRHADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SRHADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SRHADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SRHADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SRHADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SRHADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SRIv16i8_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SRIv2i32_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SRIv2i64_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SRIv4i16_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SRIv4i32_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SRIv8i16_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SRIv8i8_shift,"RES_SIMDFP_OP_44"},
  {AArch64::SRSHLv16i8,"RES_SIMDFP_OP_29"},
  {AArch64::SRSHLv1i64,"RES_SIMDFP_OP_29"},
  {AArch64::SRSHLv2i32,"RES_SIMDFP_OP_29"},
  {AArch64::SRSHLv2i64,"RES_SIMDFP_OP_29"},
  {AArch64::SRSHLv4i16,"RES_SIMDFP_OP_29"},
  {AArch64::SRSHLv4i32,"RES_SIMDFP_OP_29"},
  {AArch64::SRSHLv8i16,"RES_SIMDFP_OP_29"},
  {AArch64::SRSHLv8i8,"RES_SIMDFP_OP_29"},
  {AArch64::SRSHRv16i8_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SRSHRv2i32_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SRSHRv2i64_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SRSHRv4i16_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SRSHRv4i32_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SRSHRv8i16_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SRSHRv8i8_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SRSRAv16i8_shift,"RES_SIMDFP_OP_31"},
  {AArch64::SRSRAv2i32_shift,"RES_SIMDFP_OP_31"},
  {AArch64::SRSRAv2i64_shift,"RES_SIMDFP_OP_31"},
  {AArch64::SRSRAv4i16_shift,"RES_SIMDFP_OP_31"},
  {AArch64::SRSRAv4i32_shift,"RES_SIMDFP_OP_31"},
  {AArch64::SRSRAv8i16_shift,"RES_SIMDFP_OP_31"},
  {AArch64::SRSRAv8i8_shift,"RES_SIMDFP_OP_31"},
  {AArch64::SSHLLv16i8_shift,"RES_SIMDFP_OP_29"},
  {AArch64::SSHLLv2i32_shift,"RES_SIMDFP_OP_29"},
  {AArch64::SSHLLv4i16_shift,"RES_SIMDFP_OP_29"},
  {AArch64::SSHLLv4i32_shift,"RES_SIMDFP_OP_29"},
  {AArch64::SSHLLv8i16_shift,"RES_SIMDFP_OP_29"},
  {AArch64::SSHLLv8i8_shift,"RES_SIMDFP_OP_29"},
  {AArch64::SSHLv16i8,"RES_SIMDFP_OP_10"},
  {AArch64::SSHLv1i64,"RES_SIMDFP_OP_10"},
  {AArch64::SSHLv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::SSHLv2i64,"RES_SIMDFP_OP_10"},
  {AArch64::SSHLv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::SSHLv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::SSHLv8i16,"RES_SIMDFP_OP_10"},
  {AArch64::SSHLv8i8,"RES_SIMDFP_OP_10"},
  {AArch64::SSHRv16i8_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SSHRv2i32_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SSHRv2i64_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SSHRv4i16_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SSHRv4i32_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SSHRv8i16_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SSHRv8i8_shift,"RES_SIMDFP_OP_00"},
  {AArch64::SSRAv16i8_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SSRAv2i32_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SSRAv2i64_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SSRAv4i16_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SSRAv4i32_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SSRAv8i16_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SSRAv8i8_shift,"RES_SIMDFP_OP_20"},
  {AArch64::SSUBLv16i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::SSUBLv2i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::SSUBLv4i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::SSUBLv4i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::SSUBLv8i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::SSUBLv8i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::SSUBWv16i8_v8i16,"RES_SIMDFP_OP_29"},
  {AArch64::SSUBWv2i32_v2i64,"RES_SIMDFP_OP_29"},
  {AArch64::SSUBWv4i16_v4i32,"RES_SIMDFP_OP_29"},
  {AArch64::SSUBWv4i32_v2i64,"RES_SIMDFP_OP_29"},
  {AArch64::SSUBWv8i16_v4i32,"RES_SIMDFP_OP_29"},
  {AArch64::SSUBWv8i8_v8i16,"RES_SIMDFP_OP_29"},
  {AArch64::ST1Fourv16b,"RES_SIMDFP_ST_08"},
  {AArch64::ST1Fourv16b_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST1Fourv1d,"RES_SIMDFP_ST_08"},
  {AArch64::ST1Fourv1d_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST1Fourv2d,"RES_SIMDFP_ST_08"},
  {AArch64::ST1Fourv2d_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST1Fourv2s,"RES_SIMDFP_ST_08"},
  {AArch64::ST1Fourv2s_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST1Fourv4h,"RES_SIMDFP_ST_08"},
  {AArch64::ST1Fourv4h_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST1Fourv4s,"RES_SIMDFP_ST_08"},
  {AArch64::ST1Fourv4s_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST1Fourv8b,"RES_SIMDFP_ST_08"},
  {AArch64::ST1Fourv8b_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST1Fourv8h,"RES_SIMDFP_ST_08"},
  {AArch64::ST1Fourv8h_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST1Onev16b,"RES_SIMDFP_ST_00"},
  {AArch64::ST1Onev16b_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1Onev1d,"RES_SIMDFP_ST_00"},
  {AArch64::ST1Onev1d_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1Onev2d,"RES_SIMDFP_ST_00"},
  {AArch64::ST1Onev2d_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1Onev2s,"RES_SIMDFP_ST_00"},
  {AArch64::ST1Onev2s_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1Onev4h,"RES_SIMDFP_ST_00"},
  {AArch64::ST1Onev4h_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1Onev4s,"RES_SIMDFP_ST_00"},
  {AArch64::ST1Onev4s_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1Onev8b,"RES_SIMDFP_ST_00"},
  {AArch64::ST1Onev8b_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1Onev8h,"RES_SIMDFP_ST_00"},
  {AArch64::ST1Onev8h_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1Threev16b,"RES_SIMDFP_ST_06"},
  {AArch64::ST1Threev16b_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST1Threev1d,"RES_SIMDFP_ST_06"},
  {AArch64::ST1Threev1d_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST1Threev2d,"RES_SIMDFP_ST_06"},
  {AArch64::ST1Threev2d_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST1Threev2s,"RES_SIMDFP_ST_06"},
  {AArch64::ST1Threev2s_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST1Threev4h,"RES_SIMDFP_ST_06"},
  {AArch64::ST1Threev4h_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST1Threev4s,"RES_SIMDFP_ST_06"},
  {AArch64::ST1Threev4s_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST1Threev8b,"RES_SIMDFP_ST_06"},
  {AArch64::ST1Threev8b_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST1Threev8h,"RES_SIMDFP_ST_06"},
  {AArch64::ST1Threev8h_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST1Twov16b,"RES_SIMDFP_ST_03"},
  {AArch64::ST1Twov16b_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST1Twov1d,"RES_SIMDFP_ST_03"},
  {AArch64::ST1Twov1d_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST1Twov2d,"RES_SIMDFP_ST_03"},
  {AArch64::ST1Twov2d_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST1Twov2s,"RES_SIMDFP_ST_03"},
  {AArch64::ST1Twov2s_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST1Twov4h,"RES_SIMDFP_ST_03"},
  {AArch64::ST1Twov4h_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST1Twov4s,"RES_SIMDFP_ST_03"},
  {AArch64::ST1Twov4s_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST1Twov8b,"RES_SIMDFP_ST_03"},
  {AArch64::ST1Twov8b_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST1Twov8h,"RES_SIMDFP_ST_03"},
  {AArch64::ST1Twov8h_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST1i16,"RES_SIMDFP_ST_00"},
  {AArch64::ST1i16_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1i32,"RES_SIMDFP_ST_00"},
  {AArch64::ST1i32_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1i64,"RES_SIMDFP_ST_00"},
  {AArch64::ST1i64_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST1i8,"RES_SIMDFP_ST_00"},
  {AArch64::ST1i8_POST,"RES_SIMDFP_ST_01"},
  {AArch64::ST2Twov16b,"RES_SIMDFP_ST_03"},
  {AArch64::ST2Twov16b_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2Twov2d,"RES_SIMDFP_ST_03"},
  {AArch64::ST2Twov2d_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2Twov2s,"RES_SIMDFP_ST_03"},
  {AArch64::ST2Twov2s_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2Twov4h,"RES_SIMDFP_ST_03"},
  {AArch64::ST2Twov4h_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2Twov4s,"RES_SIMDFP_ST_03"},
  {AArch64::ST2Twov4s_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2Twov8b,"RES_SIMDFP_ST_03"},
  {AArch64::ST2Twov8b_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2Twov8h,"RES_SIMDFP_ST_03"},
  {AArch64::ST2Twov8h_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2i16,"RES_SIMDFP_ST_03"},
  {AArch64::ST2i16_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2i32,"RES_SIMDFP_ST_03"},
  {AArch64::ST2i32_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2i64,"RES_SIMDFP_ST_03"},
  {AArch64::ST2i64_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST2i8,"RES_SIMDFP_ST_03"},
  {AArch64::ST2i8_POST,"RES_SIMDFP_ST_04"},
  {AArch64::ST3Threev16b,"RES_SIMDFP_ST_06"},
  {AArch64::ST3Threev16b_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3Threev2d,"RES_SIMDFP_ST_06"},
  {AArch64::ST3Threev2d_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3Threev2s,"RES_SIMDFP_ST_06"},
  {AArch64::ST3Threev2s_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3Threev4h,"RES_SIMDFP_ST_06"},
  {AArch64::ST3Threev4h_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3Threev4s,"RES_SIMDFP_ST_06"},
  {AArch64::ST3Threev4s_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3Threev8b,"RES_SIMDFP_ST_06"},
  {AArch64::ST3Threev8b_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3Threev8h,"RES_SIMDFP_ST_06"},
  {AArch64::ST3Threev8h_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3i16,"RES_SIMDFP_ST_06"},
  {AArch64::ST3i16_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3i32,"RES_SIMDFP_ST_06"},
  {AArch64::ST3i32_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3i64,"RES_SIMDFP_ST_06"},
  {AArch64::ST3i64_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST3i8,"RES_SIMDFP_ST_06"},
  {AArch64::ST3i8_POST,"RES_SIMDFP_ST_07"},
  {AArch64::ST4Fourv16b,"RES_SIMDFP_ST_08"},
  {AArch64::ST4Fourv16b_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4Fourv2d,"RES_SIMDFP_ST_08"},
  {AArch64::ST4Fourv2d_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4Fourv2s,"RES_SIMDFP_ST_08"},
  {AArch64::ST4Fourv2s_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4Fourv4h,"RES_SIMDFP_ST_08"},
  {AArch64::ST4Fourv4h_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4Fourv4s,"RES_SIMDFP_ST_08"},
  {AArch64::ST4Fourv4s_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4Fourv8b,"RES_SIMDFP_ST_08"},
  {AArch64::ST4Fourv8b_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4Fourv8h,"RES_SIMDFP_ST_08"},
  {AArch64::ST4Fourv8h_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4i16,"RES_SIMDFP_ST_08"},
  {AArch64::ST4i16_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4i32,"RES_SIMDFP_ST_08"},
  {AArch64::ST4i32_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4i64,"RES_SIMDFP_ST_08"},
  {AArch64::ST4i64_POST,"RES_SIMDFP_ST_09"},
  {AArch64::ST4i8,"RES_SIMDFP_ST_08"},
  {AArch64::ST4i8_POST,"RES_SIMDFP_ST_09"},
  {AArch64::STRDpost,"RES_SIMDFP_ST_02"},
  {AArch64::STRDpre,"RES_SIMDFP_ST_02"},
  {AArch64::STRDroW,"RES_SIMDFP_ST_00"},
  {AArch64::STRDroX,"RES_SIMDFP_ST_00"},
  {AArch64::STRDui,"RES_SIMDFP_ST_00"},
  {AArch64::STRQpost,"RES_SIMDFP_ST_02"},
  {AArch64::STRQpre,"RES_SIMDFP_ST_02"},
  {AArch64::STRQroW,"RES_SIMDFP_ST_00"},
  {AArch64::STRQroX,"RES_SIMDFP_ST_00"},
  {AArch64::STRQui,"RES_SIMDFP_ST_00"},
  {AArch64::STRSpost,"RES_SIMDFP_ST_02"},
  {AArch64::STRSpre,"RES_SIMDFP_ST_02"},
  {AArch64::STRSroW,"RES_SIMDFP_ST_00"},
  {AArch64::STRSroX,"RES_SIMDFP_ST_00"},
  {AArch64::STRSui,"RES_SIMDFP_ST_00"},
  {AArch64::STNPDi,"RES_SIMDFP_ST_03"},
  {AArch64::STNPQi,"RES_SIMDFP_ST_03"},
  {AArch64::STNPSi,"RES_SIMDFP_ST_03"},
  {AArch64::STPDi,"RES_SIMDFP_ST_03"},
  {AArch64::STPDpost,"RES_SIMDFP_ST_05"},
  {AArch64::STPDpre,"RES_SIMDFP_ST_05"},
  {AArch64::STPQi,"RES_SIMDFP_ST_03"},
  {AArch64::STPQpost,"RES_SIMDFP_ST_05"},
  {AArch64::STPQpre,"RES_SIMDFP_ST_05"},
  {AArch64::STPSi,"RES_SIMDFP_ST_03"},
  {AArch64::STPSpost,"RES_SIMDFP_ST_05"},
  {AArch64::STPSpre,"RES_SIMDFP_ST_05"},
  {AArch64::STURBi,"RES_SIMDFP_ST_00"},
  {AArch64::STURDi,"RES_SIMDFP_ST_00"},
  {AArch64::STURHi,"RES_SIMDFP_ST_00"},
  {AArch64::STURQi,"RES_SIMDFP_ST_00"},
  {AArch64::STURSi,"RES_SIMDFP_ST_00"},
  {AArch64::SUBHNv2i64_v2i32,"RES_SIMDFP_OP_23"},
  {AArch64::SUBHNv2i64_v4i32,"RES_SIMDFP_OP_23"},
  {AArch64::SUBHNv4i32_v4i16,"RES_SIMDFP_OP_23"},
  {AArch64::SUBHNv4i32_v8i16,"RES_SIMDFP_OP_23"},
  {AArch64::SUBHNv8i16_v16i8,"RES_SIMDFP_OP_23"},
  {AArch64::SUBHNv8i16_v8i8,"RES_SIMDFP_OP_23"},
  {AArch64::SUBv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SUBv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::SUBv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SUBv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::SUBv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SUBv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SUBv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SUBv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv1i16,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv1i8,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::SUQADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::TBLv16i8Four,"RES_SIMDFP_OP_55"},
  {AArch64::TBLv16i8One,"RES_SIMDFP_OP_10"},
  {AArch64::TBLv16i8Three,"RES_SIMDFP_OP_50"},
  {AArch64::TBLv16i8Two,"RES_SIMDFP_OP_39"},
  {AArch64::TBLv8i8Four,"RES_SIMDFP_OP_55"},
  {AArch64::TBLv8i8One,"RES_SIMDFP_OP_10"},
  {AArch64::TBLv8i8Three,"RES_SIMDFP_OP_50"},
  {AArch64::TBLv8i8Two,"RES_SIMDFP_OP_39"},
  {AArch64::TBXv16i8Four,"RES_SIMDFP_OP_57"},
  {AArch64::TBXv16i8One,"RES_SIMDFP_OP_39"},
  {AArch64::TBXv16i8Three,"RES_SIMDFP_OP_55"},
  {AArch64::TBXv16i8Two,"RES_SIMDFP_OP_50"},
  {AArch64::TBXv8i8Four,"RES_SIMDFP_OP_57"},
  {AArch64::TBXv8i8One,"RES_SIMDFP_OP_39"},
  {AArch64::TBXv8i8Three,"RES_SIMDFP_OP_55"},
  {AArch64::TBXv8i8Two,"RES_SIMDFP_OP_50"},
  {AArch64::TRN1v16i8,"RES_SIMDFP_OP_03"},
  {AArch64::TRN1v2i32,"RES_SIMDFP_OP_03"},
  {AArch64::TRN1v2i64,"RES_SIMDFP_OP_03"},
  {AArch64::TRN1v4i16,"RES_SIMDFP_OP_03"},
  {AArch64::TRN1v4i32,"RES_SIMDFP_OP_03"},
  {AArch64::TRN1v8i16,"RES_SIMDFP_OP_03"},
  {AArch64::TRN1v8i8,"RES_SIMDFP_OP_03"},
  {AArch64::TRN2v16i8,"RES_SIMDFP_OP_03"},
  {AArch64::TRN2v2i32,"RES_SIMDFP_OP_03"},
  {AArch64::TRN2v2i64,"RES_SIMDFP_OP_03"},
  {AArch64::TRN2v4i16,"RES_SIMDFP_OP_03"},
  {AArch64::TRN2v4i32,"RES_SIMDFP_OP_03"},
  {AArch64::TRN2v8i16,"RES_SIMDFP_OP_03"},
  {AArch64::TRN2v8i8,"RES_SIMDFP_OP_03"},
  {AArch64::UABALv16i8_v8i16,"RES_SIMDFP_OP_48"},
  {AArch64::UABALv2i32_v2i64,"RES_SIMDFP_OP_48"},
  {AArch64::UABALv4i16_v4i32,"RES_SIMDFP_OP_48"},
  {AArch64::UABALv4i32_v2i64,"RES_SIMDFP_OP_48"},
  {AArch64::UABALv8i16_v4i32,"RES_SIMDFP_OP_48"},
  {AArch64::UABALv8i8_v8i16,"RES_SIMDFP_OP_48"},
  {AArch64::UABAv16i8,"RES_SIMDFP_OP_20"},
  {AArch64::UABAv2i32,"RES_SIMDFP_OP_20"},
  {AArch64::UABAv4i16,"RES_SIMDFP_OP_20"},
  {AArch64::UABAv4i32,"RES_SIMDFP_OP_20"},
  {AArch64::UABAv8i16,"RES_SIMDFP_OP_20"},
  {AArch64::UABAv8i8,"RES_SIMDFP_OP_20"},
  {AArch64::UABDLv16i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::UABDLv2i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::UABDLv4i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::UABDLv4i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::UABDLv8i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::UABDLv8i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::UABDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UABDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::UABDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::UABDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::UABDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::UABDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UADALPv16i8_v8i16,"RES_SIMDFP_OP_10"},
  {AArch64::UADALPv2i32_v1i64,"RES_SIMDFP_OP_10"},
  {AArch64::UADALPv4i16_v2i32,"RES_SIMDFP_OP_10"},
  {AArch64::UADALPv4i32_v2i64,"RES_SIMDFP_OP_42"},
  {AArch64::UADALPv8i16_v4i32,"RES_SIMDFP_OP_10"},
  {AArch64::UADALPv8i8_v4i16,"RES_SIMDFP_OP_10"},
  {AArch64::UADDLPv16i8_v8i16,"RES_SIMDFP_OP_10"},
  {AArch64::UADDLPv2i32_v1i64,"RES_SIMDFP_OP_42"},
  {AArch64::UADDLPv4i16_v2i32,"RES_SIMDFP_OP_10"},
  {AArch64::UADDLPv4i32_v2i64,"RES_SIMDFP_OP_42"},
  {AArch64::UADDLPv8i16_v4i32,"RES_SIMDFP_OP_10"},
  {AArch64::UADDLPv8i8_v4i16,"RES_SIMDFP_OP_10"},
  {AArch64::UADDLVv16i8v,"RES_SIMDFP_OP_54"},
  {AArch64::UADDLVv4i16v,"RES_SIMDFP_OP_54"},
  {AArch64::UADDLVv4i32v,"RES_SIMDFP_OP_54"},
  {AArch64::UADDLVv8i16v,"RES_SIMDFP_OP_54"},
  {AArch64::UADDLVv8i8v,"RES_SIMDFP_OP_54"},
  {AArch64::UADDLv16i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::UADDLv2i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::UADDLv4i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::UADDLv4i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::UADDLv8i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::UADDLv8i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::UADDWv16i8_v8i16,"RES_SIMDFP_OP_29"},
  {AArch64::UADDWv2i32_v2i64,"RES_SIMDFP_OP_29"},
  {AArch64::UADDWv4i16_v4i32,"RES_SIMDFP_OP_29"},
  {AArch64::UADDWv4i32_v2i64,"RES_SIMDFP_OP_29"},
  {AArch64::UADDWv8i16_v4i32,"RES_SIMDFP_OP_29"},
  {AArch64::UADDWv8i8_v8i16,"RES_SIMDFP_OP_29"},
  {AArch64::UCVTFv1i16,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv1i32,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv1i64,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv2f32,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv2f64,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv2i32_shift,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv2i64_shift,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv4f16,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv4f32,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv4i16_shift,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv4i32_shift,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv8f16,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFv8i16_shift,"RES_SIMDFP_OP_01"},
  {AArch64::UCVTFSWDri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFSWHri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFSWSri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFSXDri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFSXHri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFSXSri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFUWDri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFUWHri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFUWSri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFUXDri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFUXHri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFUXSri,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFd,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFh,"RES_SIMDFP_OP_19"},
  {AArch64::UCVTFs,"RES_SIMDFP_OP_19"},
  {AArch64::UDOTlanev16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UDOTlanev8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UDOTv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UDOTv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UHADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UHADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::UHADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::UHADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::UHADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::UHADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UHSUBv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UHSUBv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::UHSUBv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::UHSUBv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::UHSUBv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::UHSUBv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UMAXPv16i8,"RES_SIMDFP_OP_32"},
  {AArch64::UMAXPv2i32,"RES_SIMDFP_OP_32"},
  {AArch64::UMAXPv4i16,"RES_SIMDFP_OP_32"},
  {AArch64::UMAXPv4i32,"RES_SIMDFP_OP_32"},
  {AArch64::UMAXPv8i16,"RES_SIMDFP_OP_32"},
  {AArch64::UMAXPv8i8,"RES_SIMDFP_OP_32"},
  {AArch64::UMAXVv16i8v,"RES_SIMDFP_OP_52"},
  {AArch64::UMAXVv4i16v,"RES_SIMDFP_OP_52"},
  {AArch64::UMAXVv4i32v,"RES_SIMDFP_OP_52"},
  {AArch64::UMAXVv8i16v,"RES_SIMDFP_OP_52"},
  {AArch64::UMAXVv8i8v,"RES_SIMDFP_OP_52"},
  {AArch64::UMAXv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UMAXv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::UMAXv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::UMAXv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::UMAXv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::UMAXv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UMINPv16i8,"RES_SIMDFP_OP_32"},
  {AArch64::UMINPv2i32,"RES_SIMDFP_OP_32"},
  {AArch64::UMINPv4i16,"RES_SIMDFP_OP_32"},
  {AArch64::UMINPv4i32,"RES_SIMDFP_OP_32"},
  {AArch64::UMINPv8i16,"RES_SIMDFP_OP_32"},
  {AArch64::UMINPv8i8,"RES_SIMDFP_OP_32"},
  {AArch64::UMINVv16i8v,"RES_SIMDFP_OP_52"},
  {AArch64::UMINVv4i16v,"RES_SIMDFP_OP_52"},
  {AArch64::UMINVv4i32v,"RES_SIMDFP_OP_52"},
  {AArch64::UMINVv8i16v,"RES_SIMDFP_OP_52"},
  {AArch64::UMINVv8i8v,"RES_SIMDFP_OP_52"},
  {AArch64::UMINv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UMINv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::UMINv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::UMINv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::UMINv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::UMINv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UMLALv16i8_v8i16,"RES_SIMDFP_OP_38"},
  {AArch64::UMLALv2i32_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::UMLALv2i32_v2i64,"RES_SIMDFP_OP_46"},
  {AArch64::UMLALv4i16_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::UMLALv4i16_v4i32,"RES_SIMDFP_OP_46"},
  {AArch64::UMLALv4i32_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::UMLALv4i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::UMLALv8i16_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::UMLALv8i16_v4i32,"RES_SIMDFP_OP_40"},
  {AArch64::UMLALv8i8_v8i16,"RES_SIMDFP_OP_46"},
  {AArch64::UMLSLv16i8_v8i16,"RES_SIMDFP_OP_38"},
  {AArch64::UMLSLv2i32_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::UMLSLv2i32_v2i64,"RES_SIMDFP_OP_46"},
  {AArch64::UMLSLv4i16_indexed,"RES_SIMDFP_OP_37"},
  {AArch64::UMLSLv4i16_v4i32,"RES_SIMDFP_OP_46"},
  {AArch64::UMLSLv4i32_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::UMLSLv4i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::UMLSLv8i16_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::UMLSLv8i16_v4i32,"RES_SIMDFP_OP_40"},
  {AArch64::UMLSLv8i8_v8i16,"RES_SIMDFP_OP_46"},
  {AArch64::UMOVvi16,"RES_SIMDFP_OP_15"},
  {AArch64::UMOVvi32,"RES_SIMDFP_OP_15"},
  {AArch64::UMOVvi64,"RES_SIMDFP_OP_15"},
  {AArch64::UMOVvi8,"RES_SIMDFP_OP_15"},
  {AArch64::UMULLv16i8_v8i16,"RES_SIMDFP_OP_41"},
  {AArch64::UMULLv2i32_indexed,"RES_SIMDFP_OP_36"},
  {AArch64::UMULLv2i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::UMULLv4i16_indexed,"RES_SIMDFP_OP_36"},
  {AArch64::UMULLv4i16_v4i32,"RES_SIMDFP_OP_41"},
  {AArch64::UMULLv4i32_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::UMULLv4i32_v2i64,"RES_SIMDFP_OP_40"},
  {AArch64::UMULLv8i16_indexed,"RES_SIMDFP_OP_38"},
  {AArch64::UMULLv8i16_v4i32,"RES_SIMDFP_OP_41"},
  {AArch64::UMULLv8i8_v8i16,"RES_SIMDFP_OP_41"},
  {AArch64::UQADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv1i16,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv1i8,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::UQADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UQRSHLv16i8,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv1i16,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv1i32,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv1i64,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv1i8,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv2i32,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv2i64,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv4i16,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv4i32,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv8i16,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHLv8i8,"RES_SIMDFP_OP_29"},
  {AArch64::UQRSHRNv16i8_shift,"RES_SIMDFP_OP_35"},
  {AArch64::UQRSHRNv2i32_shift,"RES_SIMDFP_OP_35"},
  {AArch64::UQRSHRNv4i16_shift,"RES_SIMDFP_OP_35"},
  {AArch64::UQRSHRNv4i32_shift,"RES_SIMDFP_OP_35"},
  {AArch64::UQRSHRNv8i16_shift,"RES_SIMDFP_OP_35"},
  {AArch64::UQRSHRNv8i8_shift,"RES_SIMDFP_OP_35"},
  {AArch64::UQRSHRNb,"RES_SIMDFP_OP_35"},
  {AArch64::UQRSHRNh,"RES_SIMDFP_OP_35"},
  {AArch64::UQRSHRNs,"RES_SIMDFP_OP_35"},
  {AArch64::UQSHLv16i8,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv16i8_shift,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv1i16,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv1i32,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv1i64,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv1i8,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv2i32_shift,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv2i64,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv2i64_shift,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv4i16_shift,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv4i32_shift,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv8i16,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv8i16_shift,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv8i8,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLv8i8_shift,"RES_SIMDFP_OP_10"},
  {AArch64::UQSHLb,"RES_SIMDFP_OP_29"},
  {AArch64::UQSHLd,"RES_SIMDFP_OP_29"},
  {AArch64::UQSHLh,"RES_SIMDFP_OP_29"},
  {AArch64::UQSHLs,"RES_SIMDFP_OP_29"},
  {AArch64::UQSHRNv16i8_shift,"RES_SIMDFP_OP_23"},
  {AArch64::UQSHRNv2i32_shift,"RES_SIMDFP_OP_23"},
  {AArch64::UQSHRNv4i16_shift,"RES_SIMDFP_OP_23"},
  {AArch64::UQSHRNv4i32_shift,"RES_SIMDFP_OP_23"},
  {AArch64::UQSHRNv8i16_shift,"RES_SIMDFP_OP_23"},
  {AArch64::UQSHRNv8i8_shift,"RES_SIMDFP_OP_23"},
  {AArch64::UQSHRNb,"RES_SIMDFP_OP_23"},
  {AArch64::UQSHRNh,"RES_SIMDFP_OP_23"},
  {AArch64::UQSHRNs,"RES_SIMDFP_OP_23"},
  {AArch64::URSHRd,"RES_SIMDFP_OP_20"},
  {AArch64::URSRAd,"RES_SIMDFP_OP_31"},
  {AArch64::USHRd,"RES_SIMDFP_OP_00"},
  {AArch64::USRAd,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv1i16,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv1i8,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::UQSUBv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::UQXTNv16i8,"RES_SIMDFP_OP_10"},
  {AArch64::UQXTNv1i16,"RES_SIMDFP_OP_10"},
  {AArch64::UQXTNv1i32,"RES_SIMDFP_OP_10"},
  {AArch64::UQXTNv1i8,"RES_SIMDFP_OP_10"},
  {AArch64::UQXTNv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::UQXTNv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::UQXTNv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::UQXTNv8i16,"RES_SIMDFP_OP_10"},
  {AArch64::UQXTNv8i8,"RES_SIMDFP_OP_10"},
  {AArch64::URECPEv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::URECPEv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::URHADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::URHADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::URHADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::URHADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::URHADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::URHADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::URSHLv16i8,"RES_SIMDFP_OP_29"},
  {AArch64::URSHLv1i64,"RES_SIMDFP_OP_29"},
  {AArch64::URSHLv2i32,"RES_SIMDFP_OP_29"},
  {AArch64::URSHLv2i64,"RES_SIMDFP_OP_29"},
  {AArch64::URSHLv4i16,"RES_SIMDFP_OP_29"},
  {AArch64::URSHLv4i32,"RES_SIMDFP_OP_29"},
  {AArch64::URSHLv8i16,"RES_SIMDFP_OP_29"},
  {AArch64::URSHLv8i8,"RES_SIMDFP_OP_29"},
  {AArch64::URSHRv16i8_shift,"RES_SIMDFP_OP_20"},
  {AArch64::URSHRv2i32_shift,"RES_SIMDFP_OP_20"},
  {AArch64::URSHRv2i64_shift,"RES_SIMDFP_OP_20"},
  {AArch64::URSHRv4i16_shift,"RES_SIMDFP_OP_20"},
  {AArch64::URSHRv4i32_shift,"RES_SIMDFP_OP_20"},
  {AArch64::URSHRv8i16_shift,"RES_SIMDFP_OP_20"},
  {AArch64::URSHRv8i8_shift,"RES_SIMDFP_OP_20"},
  {AArch64::URSQRTEv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::URSQRTEv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::URSRAv16i8_shift,"RES_SIMDFP_OP_31"},
  {AArch64::URSRAv2i32_shift,"RES_SIMDFP_OP_31"},
  {AArch64::URSRAv2i64_shift,"RES_SIMDFP_OP_31"},
  {AArch64::URSRAv4i16_shift,"RES_SIMDFP_OP_31"},
  {AArch64::URSRAv4i32_shift,"RES_SIMDFP_OP_31"},
  {AArch64::URSRAv8i16_shift,"RES_SIMDFP_OP_31"},
  {AArch64::URSRAv8i8_shift,"RES_SIMDFP_OP_31"},
  {AArch64::USHLLv16i8_shift,"RES_SIMDFP_OP_29"},
  {AArch64::USHLLv2i32_shift,"RES_SIMDFP_OP_29"},
  {AArch64::USHLLv4i16_shift,"RES_SIMDFP_OP_29"},
  {AArch64::USHLLv4i32_shift,"RES_SIMDFP_OP_29"},
  {AArch64::USHLLv8i16_shift,"RES_SIMDFP_OP_29"},
  {AArch64::USHLLv8i8_shift,"RES_SIMDFP_OP_29"},
  {AArch64::USHLv16i8,"RES_SIMDFP_OP_10"},
  {AArch64::USHLv1i64,"RES_SIMDFP_OP_10"},
  {AArch64::USHLv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::USHLv2i64,"RES_SIMDFP_OP_10"},
  {AArch64::USHLv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::USHLv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::USHLv8i16,"RES_SIMDFP_OP_10"},
  {AArch64::USHLv8i8,"RES_SIMDFP_OP_10"},
  {AArch64::USHRv16i8_shift,"RES_SIMDFP_OP_00"},
  {AArch64::USHRv2i32_shift,"RES_SIMDFP_OP_00"},
  {AArch64::USHRv2i64_shift,"RES_SIMDFP_OP_00"},
  {AArch64::USHRv4i16_shift,"RES_SIMDFP_OP_00"},
  {AArch64::USHRv4i32_shift,"RES_SIMDFP_OP_00"},
  {AArch64::USHRv8i16_shift,"RES_SIMDFP_OP_00"},
  {AArch64::USHRv8i8_shift,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv16i8,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv1i16,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv1i32,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv1i64,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv1i8,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv2i32,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv2i64,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv4i16,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv4i32,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv8i16,"RES_SIMDFP_OP_00"},
  {AArch64::USQADDv8i8,"RES_SIMDFP_OP_00"},
  {AArch64::USRAv16i8_shift,"RES_SIMDFP_OP_20"},
  {AArch64::USRAv2i32_shift,"RES_SIMDFP_OP_20"},
  {AArch64::USRAv2i64_shift,"RES_SIMDFP_OP_20"},
  {AArch64::USRAv4i16_shift,"RES_SIMDFP_OP_20"},
  {AArch64::USRAv4i32_shift,"RES_SIMDFP_OP_20"},
  {AArch64::USRAv8i16_shift,"RES_SIMDFP_OP_20"},
  {AArch64::USRAv8i8_shift,"RES_SIMDFP_OP_20"},
  {AArch64::USUBLv16i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::USUBLv2i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::USUBLv4i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::USUBLv4i32_v2i64,"RES_SIMDFP_OP_39"},
  {AArch64::USUBLv8i16_v4i32,"RES_SIMDFP_OP_39"},
  {AArch64::USUBLv8i8_v8i16,"RES_SIMDFP_OP_39"},
  {AArch64::USUBWv16i8_v8i16,"RES_SIMDFP_OP_29"},
  {AArch64::USUBWv2i32_v2i64,"RES_SIMDFP_OP_29"},
  {AArch64::USUBWv4i16_v4i32,"RES_SIMDFP_OP_29"},
  {AArch64::USUBWv4i32_v2i64,"RES_SIMDFP_OP_29"},
  {AArch64::USUBWv8i16_v4i32,"RES_SIMDFP_OP_29"},
  {AArch64::USUBWv8i8_v8i16,"RES_SIMDFP_OP_29"},
  {AArch64::UZP1v16i8,"RES_SIMDFP_OP_03"},
  {AArch64::UZP1v2i32,"RES_SIMDFP_OP_03"},
  {AArch64::UZP1v2i64,"RES_SIMDFP_OP_03"},
  {AArch64::UZP1v4i16,"RES_SIMDFP_OP_03"},
  {AArch64::UZP1v4i32,"RES_SIMDFP_OP_03"},
  {AArch64::UZP1v8i16,"RES_SIMDFP_OP_03"},
  {AArch64::UZP1v8i8,"RES_SIMDFP_OP_03"},
  {AArch64::UZP2v16i8,"RES_SIMDFP_OP_03"},
  {AArch64::UZP2v2i32,"RES_SIMDFP_OP_03"},
  {AArch64::UZP2v2i64,"RES_SIMDFP_OP_03"},
  {AArch64::UZP2v4i16,"RES_SIMDFP_OP_03"},
  {AArch64::UZP2v4i32,"RES_SIMDFP_OP_03"},
  {AArch64::UZP2v8i16,"RES_SIMDFP_OP_03"},
  {AArch64::UZP2v8i8,"RES_SIMDFP_OP_03"},
  {AArch64::XTNv16i8,"RES_SIMDFP_OP_10"},
  {AArch64::XTNv2i32,"RES_SIMDFP_OP_10"},
  {AArch64::XTNv4i16,"RES_SIMDFP_OP_10"},
  {AArch64::XTNv4i32,"RES_SIMDFP_OP_10"},
  {AArch64::XTNv8i16,"RES_SIMDFP_OP_10"},
  {AArch64::XTNv8i8,"RES_SIMDFP_OP_10"},
  {AArch64::ZIP1v16i8,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP1v2i32,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP1v2i64,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP1v4i16,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP1v4i32,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP1v8i16,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP1v8i8,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP2v16i8,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP2v2i32,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP2v2i64,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP2v4i16,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP2v4i32,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP2v8i16,"RES_SIMDFP_OP_03"},
  {AArch64::ZIP2v8i8,"RES_SIMDFP_OP_03"},
  {AArch64::ABS_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::ABS_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::ABS_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::ABS_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::ADD_ZI_B,"RES_SVE_OP_09"},
  {AArch64::ADD_ZI_D,"RES_SVE_OP_09"},
  {AArch64::ADD_ZI_H,"RES_SVE_OP_09"},
  {AArch64::ADD_ZI_S,"RES_SVE_OP_09"},
  {AArch64::ADD_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::ADD_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::ADD_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::ADD_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::ADD_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::ADD_ZZZ_D,"RES_SVE_OP_09"},
  {AArch64::ADD_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::ADD_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::ADDPL_XXI,"RES_SVE_OP_08"},
  {AArch64::ADDVL_XXI,"RES_SVE_OP_08"},
  {AArch64::ADR_LSL_ZZZ_D_0,"RES_SVE_OP_11"},
  {AArch64::ADR_LSL_ZZZ_D_1,"RES_SVE_OP_11"},
  {AArch64::ADR_LSL_ZZZ_D_2,"RES_SVE_OP_11"},
  {AArch64::ADR_LSL_ZZZ_D_3,"RES_SVE_OP_11"},
  {AArch64::ADR_LSL_ZZZ_S_0,"RES_SVE_OP_11"},
  {AArch64::ADR_LSL_ZZZ_S_1,"RES_SVE_OP_11"},
  {AArch64::ADR_LSL_ZZZ_S_2,"RES_SVE_OP_11"},
  {AArch64::ADR_LSL_ZZZ_S_3,"RES_SVE_OP_11"},
  {AArch64::ADR_SXTW_ZZZ_D_0,"RES_SVE_OP_11"},
  {AArch64::ADR_SXTW_ZZZ_D_1,"RES_SVE_OP_11"},
  {AArch64::ADR_SXTW_ZZZ_D_2,"RES_SVE_OP_11"},
  {AArch64::ADR_SXTW_ZZZ_D_3,"RES_SVE_OP_11"},
  {AArch64::ADR_UXTW_ZZZ_D_0,"RES_SVE_OP_11"},
  {AArch64::ADR_UXTW_ZZZ_D_1,"RES_SVE_OP_11"},
  {AArch64::ADR_UXTW_ZZZ_D_2,"RES_SVE_OP_11"},
  {AArch64::ADR_UXTW_ZZZ_D_3,"RES_SVE_OP_11"},
  {AArch64::ANDS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::ANDV_VPZ_B,"RES_SVE_OP_54"},
  {AArch64::ANDV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::ANDV_VPZ_H,"RES_SVE_OP_53"},
  {AArch64::ANDV_VPZ_S,"RES_SVE_OP_52"},
  {AArch64::AND_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::AND_ZI,"RES_SVE_OP_11"},
  {AArch64::AND_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::AND_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::AND_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::AND_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::AND_ZZZ,"RES_SVE_OP_09"},
  {AArch64::ASRD_ZPmI_B,"RES_SVE_OP_34"},
  {AArch64::ASRD_ZPmI_D,"RES_SVE_OP_34"},
  {AArch64::ASRD_ZPmI_H,"RES_SVE_OP_34"},
  {AArch64::ASRD_ZPmI_S,"RES_SVE_OP_34"},
  {AArch64::ASRR_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::ASRR_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::ASRR_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::ASRR_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::ASR_WIDE_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::ASR_WIDE_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::ASR_WIDE_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::ASR_WIDE_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::ASR_WIDE_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::ASR_WIDE_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::ASR_ZPmI_B,"RES_SVE_OP_09"},
  {AArch64::ASR_ZPmI_D,"RES_SVE_OP_09"},
  {AArch64::ASR_ZPmI_H,"RES_SVE_OP_09"},
  {AArch64::ASR_ZPmI_S,"RES_SVE_OP_09"},
  {AArch64::ASR_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::ASR_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::ASR_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::ASR_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::ASR_ZZI_B,"RES_SVE_OP_09"},
  {AArch64::ASR_ZZI_D,"RES_SVE_OP_09"},
  {AArch64::ASR_ZZI_H,"RES_SVE_OP_09"},
  {AArch64::ASR_ZZI_S,"RES_SVE_OP_09"},
  {AArch64::BICS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::BIC_PPzPP,"RES_SVE_OP_09"},
  {AArch64::BIC_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::BIC_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::BIC_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::BIC_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::BIC_ZZZ,"RES_SVE_OP_09"},
  {AArch64::BRKAS_PPzP,"RES_SVE_PRED_00"},
  {AArch64::BRKA_PPmP,"RES_SVE_PRED_00"},
  {AArch64::BRKA_PPzP,"RES_SVE_PRED_00"},
  {AArch64::BRKBS_PPzP,"RES_SVE_PRED_00"},
  {AArch64::BRKB_PPmP,"RES_SVE_PRED_00"},
  {AArch64::BRKB_PPzP,"RES_SVE_PRED_00"},
  {AArch64::BRKNS_PPzP,"RES_SVE_PRED_00"},
  {AArch64::BRKN_PPzP,"RES_SVE_PRED_00"},
  {AArch64::BRKPAS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::BRKPA_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::BRKPBS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::BRKPB_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::CLASTA_RPZ_B,"RES_SVE_OP_00"},
  {AArch64::CLASTA_RPZ_D,"RES_SVE_OP_00"},
  {AArch64::CLASTA_RPZ_H,"RES_SVE_OP_00"},
  {AArch64::CLASTA_RPZ_S,"RES_SVE_OP_00"},
  {AArch64::CLASTB_RPZ_B,"RES_SVE_OP_00"},
  {AArch64::CLASTB_RPZ_D,"RES_SVE_OP_00"},
  {AArch64::CLASTB_RPZ_H,"RES_SVE_OP_00"},
  {AArch64::CLASTB_RPZ_S,"RES_SVE_OP_00"},
  {AArch64::CLASTA_VPZ_B,"RES_SVE_OP_12"},
  {AArch64::CLASTA_VPZ_D,"RES_SVE_OP_12"},
  {AArch64::CLASTA_VPZ_H,"RES_SVE_OP_12"},
  {AArch64::CLASTA_VPZ_S,"RES_SVE_OP_12"},
  {AArch64::CLASTA_ZPZ_B,"RES_SVE_OP_12"},
  {AArch64::CLASTA_ZPZ_D,"RES_SVE_OP_12"},
  {AArch64::CLASTA_ZPZ_H,"RES_SVE_OP_12"},
  {AArch64::CLASTA_ZPZ_S,"RES_SVE_OP_12"},
  {AArch64::CLASTB_VPZ_B,"RES_SVE_OP_12"},
  {AArch64::CLASTB_VPZ_D,"RES_SVE_OP_12"},
  {AArch64::CLASTB_VPZ_H,"RES_SVE_OP_12"},
  {AArch64::CLASTB_VPZ_S,"RES_SVE_OP_12"},
  {AArch64::CLASTB_ZPZ_B,"RES_SVE_OP_12"},
  {AArch64::CLASTB_ZPZ_D,"RES_SVE_OP_12"},
  {AArch64::CLASTB_ZPZ_H,"RES_SVE_OP_12"},
  {AArch64::CLASTB_ZPZ_S,"RES_SVE_OP_12"},
  {AArch64::CLS_ZPmZ_B,"RES_SVE_OP_11"},
  {AArch64::CLS_ZPmZ_D,"RES_SVE_OP_11"},
  {AArch64::CLS_ZPmZ_H,"RES_SVE_OP_11"},
  {AArch64::CLS_ZPmZ_S,"RES_SVE_OP_11"},
  {AArch64::CLZ_ZPmZ_B,"RES_SVE_OP_11"},
  {AArch64::CLZ_ZPmZ_D,"RES_SVE_OP_11"},
  {AArch64::CLZ_ZPmZ_H,"RES_SVE_OP_11"},
  {AArch64::CLZ_ZPmZ_S,"RES_SVE_OP_11"},
  {AArch64::CMPEQ_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_PPzZZ_D,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPEQ_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_PPzZZ_D,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPGE_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_PPzZZ_D,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPGT_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_PPzZZ_D,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPHI_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_PPzZZ_D,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPHS_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPLE_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPLE_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPLE_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPLE_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPLE_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPLE_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPLE_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPLO_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPLO_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPLO_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPLO_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPLO_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPLO_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPLO_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPLS_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPLS_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPLS_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPLS_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPLS_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPLS_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPLS_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPLT_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPLT_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPLT_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPLT_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPLT_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPLT_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPLT_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_PPzZI_B,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_PPzZI_D,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_PPzZI_H,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_PPzZI_S,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_PPzZZ_D,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_WIDE_PPzZZ_B,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_WIDE_PPzZZ_H,"RES_SVE_PRED_01"},
  {AArch64::CMPNE_WIDE_PPzZZ_S,"RES_SVE_PRED_01"},
  {AArch64::CNOT_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::CNOT_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::CNOT_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::CNOT_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::CNT_ZPmZ_B,"RES_SVE_OP_28"},
  {AArch64::CNT_ZPmZ_D,"RES_SVE_OP_28"},
  {AArch64::CNT_ZPmZ_H,"RES_SVE_OP_28"},
  {AArch64::CNT_ZPmZ_S,"RES_SVE_OP_28"},
  {AArch64::CNTB_XPiI,"RES_SVE_OP_08"},
  {AArch64::CNTD_XPiI,"RES_SVE_OP_08"},
  {AArch64::CNTH_XPiI,"RES_SVE_OP_08"},
  {AArch64::CNTP_XPP_B,"RES_SVE_PRED_02"},
  {AArch64::CNTP_XPP_D,"RES_SVE_PRED_02"},
  {AArch64::CNTP_XPP_H,"RES_SVE_PRED_02"},
  {AArch64::CNTP_XPP_S,"RES_SVE_PRED_02"},
  {AArch64::CNTW_XPiI,"RES_SVE_OP_08"},
  {AArch64::COMPACT_ZPZ_D,"RES_SVE_OP_12"},
  {AArch64::COMPACT_ZPZ_S,"RES_SVE_OP_12"},
  {AArch64::CPY_ZPmI_B,"RES_SVE_OP_11"},
  {AArch64::CPY_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::CPY_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::CPY_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::CPY_ZPmR_B,"RES_SVE_OP_01"},
  {AArch64::CPY_ZPmR_D,"RES_SVE_OP_01"},
  {AArch64::CPY_ZPmR_H,"RES_SVE_OP_01"},
  {AArch64::CPY_ZPmR_S,"RES_SVE_OP_01"},
  {AArch64::CPY_ZPmV_B,"RES_SVE_OP_12"},
  {AArch64::CPY_ZPmV_D,"RES_SVE_OP_12"},
  {AArch64::CPY_ZPmV_H,"RES_SVE_OP_12"},
  {AArch64::CPY_ZPmV_S,"RES_SVE_OP_12"},
  {AArch64::CPY_ZPzI_B,"RES_SVE_OP_11"},
  {AArch64::CPY_ZPzI_D,"RES_SVE_OP_11"},
  {AArch64::CPY_ZPzI_H,"RES_SVE_OP_11"},
  {AArch64::CPY_ZPzI_S,"RES_SVE_OP_11"},
  {AArch64::CTERMEQ_WW,"RES_SVE_OP_30"},
  {AArch64::CTERMEQ_XX,"RES_SVE_OP_30"},
  {AArch64::CTERMNE_WW,"RES_SVE_OP_30"},
  {AArch64::CTERMNE_XX,"RES_SVE_OP_30"},
  {AArch64::DECD_ZPiI,"RES_SVE_OP_09"},
  {AArch64::DECH_ZPiI,"RES_SVE_OP_09"},
  {AArch64::DECP_ZP_D,"RES_SVE_PRED_03"},
  {AArch64::DECP_ZP_H,"RES_SVE_PRED_03"},
  {AArch64::DECP_ZP_S,"RES_SVE_PRED_03"},
  {AArch64::DECW_ZPiI,"RES_SVE_OP_09"},
  {AArch64::DECB_XPiI,"RES_SVE_OP_08"},
  {AArch64::DECD_XPiI,"RES_SVE_OP_08"},
  {AArch64::DECH_XPiI,"RES_SVE_OP_08"},
  {AArch64::DECP_XP_B,"RES_SVE_PRED_04"},
  {AArch64::DECP_XP_D,"RES_SVE_PRED_04"},
  {AArch64::DECP_XP_H,"RES_SVE_PRED_04"},
  {AArch64::DECP_XP_S,"RES_SVE_PRED_04"},
  {AArch64::DECW_XPiI,"RES_SVE_OP_08"},
  {AArch64::DUPM_ZI,"RES_SVE_OP_11"},
  {AArch64::DUP_ZI_B,"RES_SVE_OP_11"},
  {AArch64::DUP_ZI_D,"RES_SVE_OP_11"},
  {AArch64::DUP_ZI_H,"RES_SVE_OP_11"},
  {AArch64::DUP_ZI_S,"RES_SVE_OP_11"},
  {AArch64::DUP_ZR_B,"RES_SVE_OP_01"},
  {AArch64::DUP_ZR_D,"RES_SVE_OP_01"},
  {AArch64::DUP_ZR_H,"RES_SVE_OP_01"},
  {AArch64::DUP_ZR_S,"RES_SVE_OP_01"},
  {AArch64::DUP_ZZI_B,"RES_SVE_OP_12"},
  {AArch64::DUP_ZZI_D,"RES_SVE_OP_12"},
  {AArch64::DUP_ZZI_H,"RES_SVE_OP_12"},
  {AArch64::DUP_ZZI_Q,"RES_SVE_OP_12"},
  {AArch64::DUP_ZZI_S,"RES_SVE_OP_12"},
  {AArch64::EORS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::EORV_VPZ_B,"RES_SVE_OP_54"},
  {AArch64::EORV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::EORV_VPZ_H,"RES_SVE_OP_53"},
  {AArch64::EORV_VPZ_S,"RES_SVE_OP_52"},
  {AArch64::EOR_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::EOR_ZI,"RES_SVE_OP_11"},
  {AArch64::EOR_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::EOR_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::EOR_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::EOR_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::EOR_ZZZ,"RES_SVE_OP_09"},
  {AArch64::EXT_ZZI,"RES_SVE_OP_12"},
  {AArch64::EXT_ZZI_B,"RES_SVE_OP_12"},
  {AArch64::FABD_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FABD_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FABD_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FABS_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::FABS_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::FABS_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::FACGE_PPzZZ_D,"RES_SVE_OP_11"},
  {AArch64::FACGE_PPzZZ_H,"RES_SVE_OP_11"},
  {AArch64::FACGE_PPzZZ_S,"RES_SVE_OP_11"},
  {AArch64::FACGT_PPzZZ_D,"RES_SVE_OP_11"},
  {AArch64::FACGT_PPzZZ_H,"RES_SVE_OP_11"},
  {AArch64::FACGT_PPzZZ_S,"RES_SVE_OP_11"},
  {AArch64::FADDA_VPZ_D,"RES_SVE_OP_50"},
  {AArch64::FADDA_VPZ_H,"RES_SVE_OP_51"},
  {AArch64::FADDA_VPZ_S,"RES_SVE_OP_49"},
  {AArch64::FADDV_VPZ_D,"RES_SVE_OP_46"},
  {AArch64::FADDV_VPZ_H,"RES_SVE_OP_48"},
  {AArch64::FADDV_VPZ_S,"RES_SVE_OP_43"},
  {AArch64::FADD_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FADD_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FADD_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FADD_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FADD_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FADD_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FADD_ZZZ_D,"RES_SVE_OP_10"},
  {AArch64::FADD_ZZZ_H,"RES_SVE_OP_10"},
  {AArch64::FADD_ZZZ_S,"RES_SVE_OP_10"},
  {AArch64::FCADD_ZPmZ_D,"RES_SVE_OP_33"},
  {AArch64::FCADD_ZPmZ_H,"RES_SVE_OP_33"},
  {AArch64::FCADD_ZPmZ_S,"RES_SVE_OP_33"},
  {AArch64::FCMEQ_PPzZ0_D,"RES_SVE_OP_11"},
  {AArch64::FCMEQ_PPzZ0_H,"RES_SVE_OP_11"},
  {AArch64::FCMEQ_PPzZ0_S,"RES_SVE_OP_11"},
  {AArch64::FCMEQ_PPzZZ_D,"RES_SVE_OP_11"},
  {AArch64::FCMEQ_PPzZZ_H,"RES_SVE_OP_11"},
  {AArch64::FCMEQ_PPzZZ_S,"RES_SVE_OP_11"},
  {AArch64::FCMGE_PPzZ0_D,"RES_SVE_OP_11"},
  {AArch64::FCMGE_PPzZ0_H,"RES_SVE_OP_11"},
  {AArch64::FCMGE_PPzZ0_S,"RES_SVE_OP_11"},
  {AArch64::FCMGE_PPzZZ_D,"RES_SVE_OP_11"},
  {AArch64::FCMGE_PPzZZ_H,"RES_SVE_OP_11"},
  {AArch64::FCMGE_PPzZZ_S,"RES_SVE_OP_11"},
  {AArch64::FCMGT_PPzZ0_D,"RES_SVE_OP_11"},
  {AArch64::FCMGT_PPzZ0_H,"RES_SVE_OP_11"},
  {AArch64::FCMGT_PPzZ0_S,"RES_SVE_OP_11"},
  {AArch64::FCMGT_PPzZZ_D,"RES_SVE_OP_11"},
  {AArch64::FCMGT_PPzZZ_H,"RES_SVE_OP_11"},
  {AArch64::FCMGT_PPzZZ_S,"RES_SVE_OP_11"},
  {AArch64::FCMLA_ZPmZZ_D,"RES_SVE_OP_32"},
  {AArch64::FCMLA_ZPmZZ_H,"RES_SVE_OP_32"},
  {AArch64::FCMLA_ZPmZZ_S,"RES_SVE_OP_32"},
  {AArch64::FCMLA_ZZZI_H,"RES_SVE_OP_32"},
  {AArch64::FCMLA_ZZZI_S,"RES_SVE_OP_32"},
  {AArch64::FCMLE_PPzZ0_D,"RES_SVE_OP_11"},
  {AArch64::FCMLE_PPzZ0_H,"RES_SVE_OP_11"},
  {AArch64::FCMLE_PPzZ0_S,"RES_SVE_OP_11"},
  {AArch64::FCMLT_PPzZ0_D,"RES_SVE_OP_11"},
  {AArch64::FCMLT_PPzZ0_H,"RES_SVE_OP_11"},
  {AArch64::FCMLT_PPzZ0_S,"RES_SVE_OP_11"},
  {AArch64::FCMNE_PPzZ0_D,"RES_SVE_OP_11"},
  {AArch64::FCMNE_PPzZ0_H,"RES_SVE_OP_11"},
  {AArch64::FCMNE_PPzZ0_S,"RES_SVE_OP_11"},
  {AArch64::FCMNE_PPzZZ_D,"RES_SVE_OP_11"},
  {AArch64::FCMNE_PPzZZ_H,"RES_SVE_OP_11"},
  {AArch64::FCMNE_PPzZZ_S,"RES_SVE_OP_11"},
  {AArch64::FCMUO_PPzZZ_D,"RES_SVE_OP_11"},
  {AArch64::FCMUO_PPzZZ_H,"RES_SVE_OP_11"},
  {AArch64::FCMUO_PPzZZ_S,"RES_SVE_OP_11"},
  {AArch64::FCPY_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FCPY_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FCPY_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FCVTLT_ZPmZ_HtoS,"RES_SVE_OP_10"},
  {AArch64::FCVTLT_ZPmZ_StoD,"RES_SVE_OP_10"},
  {AArch64::FCVTNT_ZPmZ_DtoS,"RES_SVE_OP_10"},
  {AArch64::FCVTNT_ZPmZ_StoH,"RES_SVE_OP_10"},
  {AArch64::FCVTXNT_ZPmZ_DtoS,"RES_SVE_OP_10"},
  {AArch64::FCVTX_ZPmZ_DtoS,"RES_SVE_OP_10"},
  {AArch64::FCVTZS_ZPmZ_DtoD,"RES_SVE_OP_10"},
  {AArch64::FCVTZS_ZPmZ_DtoS,"RES_SVE_OP_10"},
  {AArch64::FCVTZS_ZPmZ_HtoD,"RES_SVE_OP_10"},
  {AArch64::FCVTZS_ZPmZ_HtoH,"RES_SVE_OP_10"},
  {AArch64::FCVTZS_ZPmZ_HtoS,"RES_SVE_OP_10"},
  {AArch64::FCVTZS_ZPmZ_StoD,"RES_SVE_OP_10"},
  {AArch64::FCVTZS_ZPmZ_StoS,"RES_SVE_OP_10"},
  {AArch64::FCVTZU_ZPmZ_DtoD,"RES_SVE_OP_10"},
  {AArch64::FCVTZU_ZPmZ_DtoS,"RES_SVE_OP_10"},
  {AArch64::FCVTZU_ZPmZ_HtoD,"RES_SVE_OP_10"},
  {AArch64::FCVTZU_ZPmZ_HtoH,"RES_SVE_OP_10"},
  {AArch64::FCVTZU_ZPmZ_HtoS,"RES_SVE_OP_10"},
  {AArch64::FCVTZU_ZPmZ_StoD,"RES_SVE_OP_10"},
  {AArch64::FCVTZU_ZPmZ_StoS,"RES_SVE_OP_10"},
  {AArch64::FCVT_ZPmZ_DtoH,"RES_SVE_OP_10"},
  {AArch64::FCVT_ZPmZ_DtoS,"RES_SVE_OP_10"},
  {AArch64::FCVT_ZPmZ_HtoD,"RES_SVE_OP_10"},
  {AArch64::FCVT_ZPmZ_HtoS,"RES_SVE_OP_10"},
  {AArch64::FCVT_ZPmZ_StoD,"RES_SVE_OP_10"},
  {AArch64::FCVT_ZPmZ_StoH,"RES_SVE_OP_10"},
  {AArch64::FDIVR_ZPmZ_D,"RES_SVE_OP_26"},
  {AArch64::FDIVR_ZPmZ_H,"RES_SVE_OP_25"},
  {AArch64::FDIVR_ZPmZ_S,"RES_SVE_OP_23"},
  {AArch64::FDIV_ZPmZ_D,"RES_SVE_OP_26"},
  {AArch64::FDIV_ZPmZ_H,"RES_SVE_OP_25"},
  {AArch64::FDIV_ZPmZ_S,"RES_SVE_OP_23"},
  {AArch64::FDUP_ZI_D,"RES_SVE_OP_11"},
  {AArch64::FDUP_ZI_H,"RES_SVE_OP_11"},
  {AArch64::FDUP_ZI_S,"RES_SVE_OP_11"},
  {AArch64::FEXPA_ZZ_D,"RES_SVE_OP_09"},
  {AArch64::FEXPA_ZZ_H,"RES_SVE_OP_09"},
  {AArch64::FEXPA_ZZ_S,"RES_SVE_OP_09"},
  {AArch64::FMAD_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::FMAD_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::FMAD_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::FMAXNMV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::FMAXNMV_VPZ_H,"RES_SVE_OP_47"},
  {AArch64::FMAXNMV_VPZ_S,"RES_SVE_OP_45"},
  {AArch64::FMAXNM_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FMAXNM_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FMAXNM_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FMAXNM_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::FMAXNM_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::FMAXNM_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::FMAXV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::FMAXV_VPZ_H,"RES_SVE_OP_47"},
  {AArch64::FMAXV_VPZ_S,"RES_SVE_OP_45"},
  {AArch64::FMAX_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FMAX_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FMAX_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FMAX_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::FMAX_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::FMAX_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::FMINNMV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::FMINNMV_VPZ_H,"RES_SVE_OP_47"},
  {AArch64::FMINNMV_VPZ_S,"RES_SVE_OP_45"},
  {AArch64::FMINNM_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FMINNM_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FMINNM_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FMINNM_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::FMINNM_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::FMINNM_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::FMINV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::FMINV_VPZ_H,"RES_SVE_OP_47"},
  {AArch64::FMINV_VPZ_S,"RES_SVE_OP_45"},
  {AArch64::FMIN_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FMIN_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FMIN_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FMIN_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::FMIN_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::FMIN_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::FMLA_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::FMLA_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::FMLA_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::FMLA_ZZZI_D,"RES_SVE_OP_33"},
  {AArch64::FMLA_ZZZI_H,"RES_SVE_OP_33"},
  {AArch64::FMLA_ZZZI_S,"RES_SVE_OP_33"},
  {AArch64::FMLS_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::FMLS_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::FMLS_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::FMLS_ZZZI_D,"RES_SVE_OP_33"},
  {AArch64::FMLS_ZZZI_H,"RES_SVE_OP_33"},
  {AArch64::FMLS_ZZZI_S,"RES_SVE_OP_33"},
  {AArch64::FMSB_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::FMSB_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::FMSB_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::FMUL_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FMUL_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FMUL_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FMUL_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FMUL_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FMUL_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FMUL_ZZZI_D,"RES_SVE_OP_33"},
  {AArch64::FMUL_ZZZI_H,"RES_SVE_OP_33"},
  {AArch64::FMUL_ZZZI_S,"RES_SVE_OP_33"},
  {AArch64::FMUL_ZZZ_D,"RES_SVE_OP_10"},
  {AArch64::FMUL_ZZZ_H,"RES_SVE_OP_10"},
  {AArch64::FMUL_ZZZ_S,"RES_SVE_OP_10"},
  {AArch64::FNEG_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::FNEG_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::FNEG_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::FNMAD_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::FNMAD_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::FNMAD_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::FNMLA_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::FNMLA_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::FNMLA_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::FNMLS_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::FNMLS_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::FNMLS_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::FNMSB_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::FNMSB_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::FNMSB_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::FRECPE_ZZ_D,"RES_SVE_OP_09"},
  {AArch64::FRECPE_ZZ_H,"RES_SVE_OP_09"},
  {AArch64::FRECPE_ZZ_S,"RES_SVE_OP_09"},
  {AArch64::FRECPS_ZZZ_D,"RES_SVE_OP_11"},
  {AArch64::FRECPS_ZZZ_H,"RES_SVE_OP_11"},
  {AArch64::FRECPS_ZZZ_S,"RES_SVE_OP_11"},
  {AArch64::FRECPX_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::FRECPX_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::FRECPX_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::FRINTA_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FRINTA_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FRINTA_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FRINTI_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FRINTI_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FRINTI_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FRINTM_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FRINTM_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FRINTM_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FRINTN_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FRINTN_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FRINTN_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FRINTP_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FRINTP_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FRINTP_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FRINTX_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FRINTX_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FRINTX_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FRINTZ_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FRINTZ_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FRINTZ_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FRSQRTE_ZZ_D,"RES_SVE_OP_09"},
  {AArch64::FRSQRTE_ZZ_H,"RES_SVE_OP_09"},
  {AArch64::FRSQRTE_ZZ_S,"RES_SVE_OP_09"},
  {AArch64::FRSQRTS_ZZZ_D,"RES_SVE_OP_11"},
  {AArch64::FRSQRTS_ZZZ_H,"RES_SVE_OP_11"},
  {AArch64::FRSQRTS_ZZZ_S,"RES_SVE_OP_11"},
  {AArch64::FSCALE_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FSCALE_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FSCALE_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FSQRT_ZPmZ_D,"RES_SVE_OP_26"},
  {AArch64::FSQRT_ZPmZ_H,"RES_SVE_OP_25"},
  {AArch64::FSQRT_ZPmZ_S,"RES_SVE_OP_23"},
  {AArch64::FSUBR_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FSUBR_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FSUBR_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FSUBR_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FSUBR_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FSUBR_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FSUB_ZPmI_D,"RES_SVE_OP_11"},
  {AArch64::FSUB_ZPmI_H,"RES_SVE_OP_11"},
  {AArch64::FSUB_ZPmI_S,"RES_SVE_OP_11"},
  {AArch64::FSUB_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::FSUB_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::FSUB_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::FSUB_ZZZ_D,"RES_SVE_OP_10"},
  {AArch64::FSUB_ZZZ_H,"RES_SVE_OP_10"},
  {AArch64::FSUB_ZZZ_S,"RES_SVE_OP_10"},
  {AArch64::FTMAD_ZZI_D,"RES_SVE_OP_10"},
  {AArch64::FTMAD_ZZI_H,"RES_SVE_OP_10"},
  {AArch64::FTMAD_ZZI_S,"RES_SVE_OP_10"},
  {AArch64::FTSMUL_ZZZ_D,"RES_SVE_OP_10"},
  {AArch64::FTSMUL_ZZZ_H,"RES_SVE_OP_10"},
  {AArch64::FTSMUL_ZZZ_S,"RES_SVE_OP_10"},
  {AArch64::FTSSEL_ZZZ_D,"RES_SVE_OP_09"},
  {AArch64::FTSSEL_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::FTSSEL_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::INCB_XPiI,"RES_SVE_OP_08"},
  {AArch64::INCD_XPiI,"RES_SVE_OP_08"},
  {AArch64::INCH_XPiI,"RES_SVE_OP_08"},
  {AArch64::INCP_XP_B,"RES_SVE_PRED_04"},
  {AArch64::INCP_XP_D,"RES_SVE_PRED_04"},
  {AArch64::INCP_XP_H,"RES_SVE_PRED_04"},
  {AArch64::INCP_XP_S,"RES_SVE_PRED_04"},
  {AArch64::INCW_XPiI,"RES_SVE_OP_08"},
  {AArch64::INDEX_II_B,"RES_SVE_OP_31"},
  {AArch64::INDEX_II_D,"RES_SVE_OP_11"},
  {AArch64::INDEX_II_H,"RES_SVE_OP_31"},
  {AArch64::INDEX_II_S,"RES_SVE_OP_11"},
  {AArch64::INDEX_IR_B,"RES_SVE_OP_05"},
  {AArch64::INDEX_IR_D,"RES_SVE_OP_03"},
  {AArch64::INDEX_IR_H,"RES_SVE_OP_05"},
  {AArch64::INDEX_IR_S,"RES_SVE_OP_03"},
  {AArch64::INDEX_RI_B,"RES_SVE_OP_05"},
  {AArch64::INDEX_RI_D,"RES_SVE_OP_03"},
  {AArch64::INDEX_RI_H,"RES_SVE_OP_05"},
  {AArch64::INDEX_RI_S,"RES_SVE_OP_03"},
  {AArch64::INDEX_RR_B,"RES_SVE_OP_06"},
  {AArch64::INDEX_RR_D,"RES_SVE_OP_07"},
  {AArch64::INDEX_RR_H,"RES_SVE_OP_06"},
  {AArch64::INDEX_RR_S,"RES_SVE_OP_07"},
  {AArch64::LASTA_RPZ_B,"RES_SVE_OP_36"},
  {AArch64::LASTA_RPZ_D,"RES_SVE_OP_36"},
  {AArch64::LASTA_RPZ_H,"RES_SVE_OP_36"},
  {AArch64::LASTA_RPZ_S,"RES_SVE_OP_36"},
  {AArch64::LASTB_RPZ_B,"RES_SVE_OP_36"},
  {AArch64::LASTB_RPZ_D,"RES_SVE_OP_36"},
  {AArch64::LASTB_RPZ_H,"RES_SVE_OP_36"},
  {AArch64::LASTB_RPZ_S,"RES_SVE_OP_36"},
  {AArch64::GLD1B_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1B_D_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1B_D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1B_D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1B_S_IMM_REAL,"RES_SVE_LD_14"},
  {AArch64::GLD1B_S_SXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1B_S_UXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::GLD1D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1D_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1D_SXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1D_UXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1H_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1H_D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1H_D_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1H_D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1H_D_SXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1H_D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1H_D_UXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1H_S_IMM_REAL,"RES_SVE_LD_14"},
  {AArch64::GLD1H_S_SXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1H_S_SXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1H_S_UXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1H_S_UXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1SB_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SB_D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1SB_D_SXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SB_D_UXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SB_S_IMM_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1SB_S_SXTW_REAL,"RES_SVE_LD_14"},
  {AArch64::GLD1SB_S_UXTW_REAL,"RES_SVE_LD_14"},
  {AArch64::GLD1SH_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SH_D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1SH_D_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1SH_D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1SH_D_SXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1SH_D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1SH_D_UXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1SH_S_IMM_REAL,"RES_SVE_LD_14"},
  {AArch64::GLD1SH_S_SXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1SH_S_SXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1SH_S_UXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1SH_S_UXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1SW_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SW_D_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SW_D_SCALED_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SW_D_SXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SW_D_SXTW_SCALED_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SW_D_UXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1SW_D_UXTW_SCALED_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1W_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLD1W_D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1W_D_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1W_D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1W_D_SXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1W_D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1W_D_UXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLD1W_IMM_REAL,"RES_SVE_LD_14"},
  {AArch64::GLD1W_SXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1W_SXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1W_UXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLD1W_UXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1B_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1B_D_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1B_D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1B_D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1B_S_IMM_REAL,"RES_SVE_LD_14"},
  {AArch64::GLDFF1B_S_SXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1B_S_UXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::GLDFF1D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1D_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1D_SXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1D_UXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1H_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1H_D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1H_D_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1H_D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1H_D_SXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1H_D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1H_D_UXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1H_S_IMM_REAL,"RES_SVE_LD_14"},
  {AArch64::GLDFF1H_S_SXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1H_S_SXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1H_S_UXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1H_S_UXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1SB_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SB_D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1SB_D_SXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SB_D_UXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SB_S_IMM_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1SB_S_SXTW_REAL,"RES_SVE_LD_14"},
  {AArch64::GLDFF1SB_S_UXTW_REAL,"RES_SVE_LD_14"},
  {AArch64::GLDFF1SH_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SH_D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1SH_D_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1SH_D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1SH_D_SXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1SH_D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1SH_D_UXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1SH_S_IMM_REAL,"RES_SVE_LD_14"},
  {AArch64::GLDFF1SH_S_SXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1SH_S_SXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1SH_S_UXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1SH_S_UXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1SW_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SW_D_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SW_D_SCALED_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SW_D_SXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SW_D_SXTW_SCALED_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SW_D_UXTW_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1SW_D_UXTW_SCALED_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1W_D_IMM_REAL,"RES_SVE_LD_15"},
  {AArch64::GLDFF1W_D_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1W_D_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1W_D_SXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1W_D_SXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1W_D_UXTW_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1W_D_UXTW_SCALED_REAL,"RES_SVE_LD_12"},
  {AArch64::GLDFF1W_IMM_REAL,"RES_SVE_LD_14"},
  {AArch64::GLDFF1W_SXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1W_SXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1W_UXTW_REAL,"RES_SVE_LD_11"},
  {AArch64::GLDFF1W_UXTW_SCALED_REAL,"RES_SVE_LD_11"},
  {AArch64::INCD_ZPiI,"RES_SVE_OP_09"},
  {AArch64::INCH_ZPiI,"RES_SVE_OP_09"},
  {AArch64::INCP_ZP_D,"RES_SVE_PRED_03"},
  {AArch64::INCP_ZP_H,"RES_SVE_PRED_03"},
  {AArch64::INCP_ZP_S,"RES_SVE_PRED_03"},
  {AArch64::INCW_ZPiI,"RES_SVE_OP_09"},
  {AArch64::INSR_ZR_B,"RES_SVE_OP_02"},
  {AArch64::INSR_ZR_D,"RES_SVE_OP_02"},
  {AArch64::INSR_ZR_H,"RES_SVE_OP_02"},
  {AArch64::INSR_ZR_S,"RES_SVE_OP_02"},
  {AArch64::INSR_ZV_B,"RES_SVE_OP_12"},
  {AArch64::INSR_ZV_D,"RES_SVE_OP_12"},
  {AArch64::INSR_ZV_H,"RES_SVE_OP_12"},
  {AArch64::INSR_ZV_S,"RES_SVE_OP_12"},
  {AArch64::LASTA_VPZ_B,"RES_SVE_OP_12"},
  {AArch64::LASTA_VPZ_D,"RES_SVE_OP_12"},
  {AArch64::LASTA_VPZ_H,"RES_SVE_OP_12"},
  {AArch64::LASTA_VPZ_S,"RES_SVE_OP_12"},
  {AArch64::LASTB_VPZ_B,"RES_SVE_OP_12"},
  {AArch64::LASTB_VPZ_D,"RES_SVE_OP_12"},
  {AArch64::LASTB_VPZ_H,"RES_SVE_OP_12"},
  {AArch64::LASTB_VPZ_S,"RES_SVE_OP_12"},
  {AArch64::LD1B,"RES_SVE_LD_01"},
  {AArch64::LD1B_D,"RES_SVE_LD_01"},
  {AArch64::LD1B_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1B_H,"RES_SVE_LD_01"},
  {AArch64::LD1B_H_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1B_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1B_S,"RES_SVE_LD_01"},
  {AArch64::LD1B_S_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1D,"RES_SVE_LD_01"},
  {AArch64::LD1D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1H,"RES_SVE_LD_01"},
  {AArch64::LD1H_D,"RES_SVE_LD_01"},
  {AArch64::LD1H_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1H_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1H_S,"RES_SVE_LD_01"},
  {AArch64::LD1H_S_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1RB_D_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RB_H_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RB_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RB_S_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RD_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RH_D_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RH_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RH_S_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RQ_B,"RES_SVE_LD_01"},
  {AArch64::LD1RQ_B_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RQ_D,"RES_SVE_LD_01"},
  {AArch64::LD1RQ_D_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RQ_H,"RES_SVE_LD_01"},
  {AArch64::LD1RQ_H_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RSB_D_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RSB_H_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RSB_S_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RSH_D_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RSH_S_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RSW_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RW_D_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1RW_IMM,"RES_SVE_LD_01"},
  {AArch64::LD1SB_D,"RES_SVE_LD_01"},
  {AArch64::LD1SB_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1SB_H,"RES_SVE_LD_01"},
  {AArch64::LD1SB_H_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1SB_S,"RES_SVE_LD_01"},
  {AArch64::LD1SB_S_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1SH_D,"RES_SVE_LD_01"},
  {AArch64::LD1SH_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1SH_S,"RES_SVE_LD_01"},
  {AArch64::LD1SH_S_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1SW_D,"RES_SVE_LD_01"},
  {AArch64::LD1SW_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1W,"RES_SVE_LD_01"},
  {AArch64::LD1W_D,"RES_SVE_LD_01"},
  {AArch64::LD1W_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD1W_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LD2B,"RES_SVE_LD_08"},
  {AArch64::LD2B_IMM,"RES_SVE_LD_08"},
  {AArch64::LD2D,"RES_SVE_LD_03"},
  {AArch64::LD2D_IMM,"RES_SVE_LD_02"},
  {AArch64::LD2H,"RES_SVE_LD_08"},
  {AArch64::LD2H_IMM,"RES_SVE_LD_08"},
  {AArch64::LD2W,"RES_SVE_LD_03"},
  {AArch64::LD2W_IMM,"RES_SVE_LD_02"},
  {AArch64::LD3B,"RES_SVE_LD_09"},
  {AArch64::LD3B_IMM,"RES_SVE_LD_09"},
  {AArch64::LD3D,"RES_SVE_LD_06"},
  {AArch64::LD3D_IMM,"RES_SVE_LD_04"},
  {AArch64::LD3H,"RES_SVE_LD_09"},
  {AArch64::LD3H_IMM,"RES_SVE_LD_09"},
  {AArch64::LD3W,"RES_SVE_LD_06"},
  {AArch64::LD3W_IMM,"RES_SVE_LD_04"},
  {AArch64::LD4B,"RES_SVE_LD_10"},
  {AArch64::LD4B_IMM,"RES_SVE_LD_10"},
  {AArch64::LD4D,"RES_SVE_LD_07"},
  {AArch64::LD4D_IMM,"RES_SVE_LD_05"},
  {AArch64::LD4H,"RES_SVE_LD_10"},
  {AArch64::LD4H_IMM,"RES_SVE_LD_10"},
  {AArch64::LD4W,"RES_SVE_LD_07"},
  {AArch64::LD4W_IMM,"RES_SVE_LD_05"},
  {AArch64::LDFF1B_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1B_H_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1B_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1B_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1H_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1H_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1H_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1SB_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1SB_H_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1SB_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1SH_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1SH_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1SW_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1W_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDFF1W_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1B_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1B_H_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1B_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1B_S_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1H_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1H_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1H_S_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1SB_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1SB_H_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1SB_S_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1SH_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1SH_S_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1SW_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1W_D_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNF1W_IMM_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1B_ZRI,"RES_SVE_LD_01"},
  {AArch64::LDNT1B_ZRR,"RES_SVE_LD_01"},
  {AArch64::LDNT1B_ZZR_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1B_ZZR_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1D_ZRI,"RES_SVE_LD_01"},
  {AArch64::LDNT1D_ZRR,"RES_SVE_LD_01"},
  {AArch64::LDNT1D_ZZR_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1H_ZRI,"RES_SVE_LD_01"},
  {AArch64::LDNT1H_ZRR,"RES_SVE_LD_01"},
  {AArch64::LDNT1H_ZZR_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1H_ZZR_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1SB_ZZR_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1SB_ZZR_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1SH_ZZR_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1SH_ZZR_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1SW_ZZR_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1W_ZRI,"RES_SVE_LD_01"},
  {AArch64::LDNT1W_ZRR,"RES_SVE_LD_01"},
  {AArch64::LDNT1W_ZZR_D_REAL,"RES_SVE_LD_01"},
  {AArch64::LDNT1W_ZZR_S_REAL,"RES_SVE_LD_01"},
  {AArch64::LDR_PXI,"RES_SVE_LD_00"},
  {AArch64::LDR_ZXI,"RES_SVE_LD_00"},
  {AArch64::LSLR_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::LSLR_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::LSLR_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::LSLR_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::LSL_WIDE_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::LSL_WIDE_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::LSL_WIDE_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::LSL_WIDE_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::LSL_WIDE_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::LSL_WIDE_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::LSL_ZPmI_B,"RES_SVE_OP_09"},
  {AArch64::LSL_ZPmI_D,"RES_SVE_OP_09"},
  {AArch64::LSL_ZPmI_H,"RES_SVE_OP_09"},
  {AArch64::LSL_ZPmI_S,"RES_SVE_OP_09"},
  {AArch64::LSL_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::LSL_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::LSL_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::LSL_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::LSL_ZZI_B,"RES_SVE_OP_09"},
  {AArch64::LSL_ZZI_D,"RES_SVE_OP_09"},
  {AArch64::LSL_ZZI_H,"RES_SVE_OP_09"},
  {AArch64::LSL_ZZI_S,"RES_SVE_OP_09"},
  {AArch64::LSRR_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::LSRR_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::LSRR_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::LSRR_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::LSR_WIDE_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::LSR_WIDE_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::LSR_WIDE_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::LSR_WIDE_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::LSR_WIDE_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::LSR_WIDE_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::LSR_ZPmI_B,"RES_SVE_OP_09"},
  {AArch64::LSR_ZPmI_D,"RES_SVE_OP_09"},
  {AArch64::LSR_ZPmI_H,"RES_SVE_OP_09"},
  {AArch64::LSR_ZPmI_S,"RES_SVE_OP_09"},
  {AArch64::LSR_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::LSR_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::LSR_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::LSR_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::LSR_ZZI_B,"RES_SVE_OP_09"},
  {AArch64::LSR_ZZI_D,"RES_SVE_OP_09"},
  {AArch64::LSR_ZZI_H,"RES_SVE_OP_09"},
  {AArch64::LSR_ZZI_S,"RES_SVE_OP_09"},
  {AArch64::MAD_ZPmZZ_B,"RES_SVE_OP_10"},
  {AArch64::MAD_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::MAD_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::MAD_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::MLA_ZPmZZ_B,"RES_SVE_OP_10"},
  {AArch64::MLA_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::MLA_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::MLA_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::MLA_ZZZI_D,"RES_SVE_OP_10"},
  {AArch64::MLA_ZZZI_H,"RES_SVE_OP_10"},
  {AArch64::MLA_ZZZI_S,"RES_SVE_OP_10"},
  {AArch64::MLS_ZPmZZ_B,"RES_SVE_OP_10"},
  {AArch64::MLS_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::MLS_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::MLS_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::MLS_ZZZI_D,"RES_SVE_OP_10"},
  {AArch64::MLS_ZZZI_H,"RES_SVE_OP_10"},
  {AArch64::MLS_ZZZI_S,"RES_SVE_OP_10"},
  {AArch64::MOVPRFX_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::MOVPRFX_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::MOVPRFX_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::MOVPRFX_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::MOVPRFX_ZPzZ_B,"RES_SVE_OP_09"},
  {AArch64::MOVPRFX_ZPzZ_D,"RES_SVE_OP_09"},
  {AArch64::MOVPRFX_ZPzZ_H,"RES_SVE_OP_09"},
  {AArch64::MOVPRFX_ZPzZ_S,"RES_SVE_OP_09"},
  {AArch64::MOVPRFX_ZZ,"RES_SVE_OP_09"},
  {AArch64::MSB_ZPmZZ_B,"RES_SVE_OP_10"},
  {AArch64::MSB_ZPmZZ_D,"RES_SVE_OP_10"},
  {AArch64::MSB_ZPmZZ_H,"RES_SVE_OP_10"},
  {AArch64::MSB_ZPmZZ_S,"RES_SVE_OP_10"},
  {AArch64::MUL_ZI_B,"RES_SVE_OP_11"},
  {AArch64::MUL_ZI_D,"RES_SVE_OP_11"},
  {AArch64::MUL_ZI_H,"RES_SVE_OP_11"},
  {AArch64::MUL_ZI_S,"RES_SVE_OP_11"},
  {AArch64::MUL_ZPmZ_B,"RES_SVE_OP_10"},
  {AArch64::MUL_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::MUL_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::MUL_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::MUL_ZZZI_D,"RES_SVE_OP_11"},
  {AArch64::MUL_ZZZI_H,"RES_SVE_OP_11"},
  {AArch64::MUL_ZZZI_S,"RES_SVE_OP_11"},
  {AArch64::MUL_ZZZ_B,"RES_SVE_OP_10"},
  {AArch64::MUL_ZZZ_D,"RES_SVE_OP_10"},
  {AArch64::MUL_ZZZ_H,"RES_SVE_OP_10"},
  {AArch64::MUL_ZZZ_S,"RES_SVE_OP_10"},
  {AArch64::NANDS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::NAND_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::NEG_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::NEG_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::NEG_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::NEG_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::NORS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::NOR_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::NOT_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::NOT_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::NOT_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::NOT_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::ORNS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::ORN_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::ORRS_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::ORR_PPzPP,"RES_SVE_PRED_00"},
  {AArch64::ORR_ZI,"RES_SVE_OP_11"},
  {AArch64::ORR_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::ORR_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::ORR_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::ORR_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::ORR_ZZZ,"RES_SVE_OP_09"},
  {AArch64::ORV_VPZ_B,"RES_SVE_OP_54"},
  {AArch64::ORV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::ORV_VPZ_H,"RES_SVE_OP_53"},
  {AArch64::ORV_VPZ_S,"RES_SVE_OP_52"},
  {AArch64::PFALSE,"RES_SVE_PRED_00"},
  {AArch64::PNEXT_B,"RES_SVE_PRED_00"},
  {AArch64::PNEXT_D,"RES_SVE_PRED_00"},
  {AArch64::PNEXT_H,"RES_SVE_PRED_00"},
  {AArch64::PNEXT_S,"RES_SVE_PRED_00"},
  {AArch64::PRFB_D_SCALED,"RES_SVE_PF_01"},
  {AArch64::PRFB_D_SXTW_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFB_D_UXTW_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFB_S_SXTW_SCALED,"RES_SVE_PF_03"},
  {AArch64::PRFB_S_UXTW_SCALED,"RES_SVE_PF_03"},
  {AArch64::PRFD_D_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFD_D_SXTW_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFD_D_UXTW_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFD_S_SXTW_SCALED,"RES_SVE_PF_03"},
  {AArch64::PRFD_S_UXTW_SCALED,"RES_SVE_PF_03"},
  {AArch64::PRFH_D_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFH_D_SXTW_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFH_D_UXTW_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFH_S_SXTW_SCALED,"RES_SVE_PF_03"},
  {AArch64::PRFH_S_UXTW_SCALED,"RES_SVE_PF_03"},
  {AArch64::PRFW_D_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFW_D_SXTW_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFW_D_UXTW_SCALED,"RES_SVE_PF_02"},
  {AArch64::PRFW_S_SXTW_SCALED,"RES_SVE_PF_03"},
  {AArch64::PRFW_S_UXTW_SCALED,"RES_SVE_PF_03"},
  {AArch64::PRFB_D_PZI,"RES_SVE_PF_00"},
  {AArch64::PRFB_PRI,"RES_SVE_PF_00"},
  {AArch64::PRFB_PRR,"RES_SVE_PF_00"},
  {AArch64::PRFB_S_PZI,"RES_SVE_PF_00"},
  {AArch64::PRFD_D_PZI,"RES_SVE_PF_00"},
  {AArch64::PRFD_PRI,"RES_SVE_PF_00"},
  {AArch64::PRFD_PRR,"RES_SVE_PF_00"},
  {AArch64::PRFD_S_PZI,"RES_SVE_PF_00"},
  {AArch64::PRFH_D_PZI,"RES_SVE_PF_00"},
  {AArch64::PRFH_PRI,"RES_SVE_PF_00"},
  {AArch64::PRFH_PRR,"RES_SVE_PF_00"},
  {AArch64::PRFH_S_PZI,"RES_SVE_PF_00"},
  {AArch64::PRFW_PRR,"RES_SVE_PF_00"},
  {AArch64::PRFW_D_PZI,"RES_SVE_PF_00"},
  {AArch64::PRFW_PRI,"RES_SVE_PF_00"},
  {AArch64::PRFW_S_PZI,"RES_SVE_PF_00"},
  {AArch64::PTEST_PP,"RES_SVE_PRED_00"},
  {AArch64::PTRUES_B,"RES_SVE_PRED_00"},
  {AArch64::PTRUES_D,"RES_SVE_PRED_00"},
  {AArch64::PTRUES_H,"RES_SVE_PRED_00"},
  {AArch64::PTRUES_S,"RES_SVE_PRED_00"},
  {AArch64::PTRUE_B,"RES_SVE_PRED_00"},
  {AArch64::PTRUE_D,"RES_SVE_PRED_00"},
  {AArch64::PTRUE_H,"RES_SVE_PRED_00"},
  {AArch64::PTRUE_S,"RES_SVE_PRED_00"},
  {AArch64::PUNPKHI_PP,"RES_SVE_PRED_00"},
  {AArch64::PUNPKLO_PP,"RES_SVE_PRED_00"},
  {AArch64::RBIT_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::RBIT_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::RBIT_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::RBIT_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::RDFFRS_PPz,"RES_SVE_PRED_00"},
  {AArch64::RDFFR_P,"RES_SVE_PRED_00"},
  {AArch64::RDFFR_PPz,"RES_SVE_PRED_00"},
  {AArch64::REVB_ZPmZ_D,"RES_SVE_OP_12"},
  {AArch64::REVB_ZPmZ_H,"RES_SVE_OP_12"},
  {AArch64::REVB_ZPmZ_S,"RES_SVE_OP_12"},
  {AArch64::REVH_ZPmZ_D,"RES_SVE_OP_12"},
  {AArch64::REVH_ZPmZ_S,"RES_SVE_OP_12"},
  {AArch64::REVW_ZPmZ_D,"RES_SVE_OP_12"},
  {AArch64::REV_PP_B,"RES_SVE_PRED_00"},
  {AArch64::REV_PP_D,"RES_SVE_PRED_00"},
  {AArch64::REV_PP_H,"RES_SVE_PRED_00"},
  {AArch64::REV_PP_S,"RES_SVE_PRED_00"},
  {AArch64::REV_ZZ_B,"RES_SVE_OP_12"},
  {AArch64::REV_ZZ_D,"RES_SVE_OP_12"},
  {AArch64::REV_ZZ_H,"RES_SVE_OP_12"},
  {AArch64::REV_ZZ_S,"RES_SVE_OP_12"},
  {AArch64::SABD_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::SABD_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SABD_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::SABD_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SADDV_VPZ_B,"RES_SVE_OP_59"},
  {AArch64::SADDV_VPZ_H,"RES_SVE_OP_58"},
  {AArch64::SADDV_VPZ_S,"RES_SVE_OP_57"},
  {AArch64::SCVTF_ZPmZ_DtoD,"RES_SVE_OP_10"},
  {AArch64::SCVTF_ZPmZ_DtoH,"RES_SVE_OP_10"},
  {AArch64::SCVTF_ZPmZ_DtoS,"RES_SVE_OP_10"},
  {AArch64::SCVTF_ZPmZ_HtoH,"RES_SVE_OP_10"},
  {AArch64::SCVTF_ZPmZ_StoD,"RES_SVE_OP_10"},
  {AArch64::SCVTF_ZPmZ_StoH,"RES_SVE_OP_10"},
  {AArch64::SCVTF_ZPmZ_StoS,"RES_SVE_OP_10"},
  {AArch64::SDIVR_ZPmZ_D,"RES_SVE_OP_27"},
  {AArch64::SDIVR_ZPmZ_S,"RES_SVE_OP_24"},
  {AArch64::SDIV_ZPmZ_D,"RES_SVE_OP_27"},
  {AArch64::SDIV_ZPmZ_S,"RES_SVE_OP_24"},
  {AArch64::SDOT_ZZZI_D,"RES_SVE_OP_33"},
  {AArch64::SDOT_ZZZI_S,"RES_SVE_OP_33"},
  {AArch64::SDOT_ZZZ_D,"RES_SVE_OP_10"},
  {AArch64::SDOT_ZZZ_S,"RES_SVE_OP_10"},
  {AArch64::SEL_PPPP,"RES_SVE_PRED_00"},
  {AArch64::SEL_ZPZZ_B,"RES_SVE_OP_09"},
  {AArch64::SEL_ZPZZ_D,"RES_SVE_OP_09"},
  {AArch64::SEL_ZPZZ_H,"RES_SVE_OP_09"},
  {AArch64::SEL_ZPZZ_S,"RES_SVE_OP_09"},
  {AArch64::SMAXV_VPZ_B,"RES_SVE_OP_54"},
  {AArch64::SMAXV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::SMAXV_VPZ_H,"RES_SVE_OP_53"},
  {AArch64::SMAXV_VPZ_S,"RES_SVE_OP_52"},
  {AArch64::SMAX_ZI_B,"RES_SVE_OP_11"},
  {AArch64::SMAX_ZI_D,"RES_SVE_OP_11"},
  {AArch64::SMAX_ZI_H,"RES_SVE_OP_11"},
  {AArch64::SMAX_ZI_S,"RES_SVE_OP_11"},
  {AArch64::SMAX_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::SMAX_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SMAX_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::SMAX_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SMINV_VPZ_B,"RES_SVE_OP_54"},
  {AArch64::SMINV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::SMINV_VPZ_H,"RES_SVE_OP_53"},
  {AArch64::SMINV_VPZ_S,"RES_SVE_OP_52"},
  {AArch64::SMIN_ZI_B,"RES_SVE_OP_11"},
  {AArch64::SMIN_ZI_D,"RES_SVE_OP_11"},
  {AArch64::SMIN_ZI_H,"RES_SVE_OP_11"},
  {AArch64::SMIN_ZI_S,"RES_SVE_OP_11"},
  {AArch64::SMIN_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::SMIN_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SMIN_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::SMIN_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SMULH_ZPmZ_B,"RES_SVE_OP_10"},
  {AArch64::SMULH_ZPmZ_D,"RES_SVE_OP_10"},
  {AArch64::SMULH_ZPmZ_H,"RES_SVE_OP_10"},
  {AArch64::SMULH_ZPmZ_S,"RES_SVE_OP_10"},
  {AArch64::SMULH_ZZZ_B,"RES_SVE_OP_10"},
  {AArch64::SMULH_ZZZ_D,"RES_SVE_OP_10"},
  {AArch64::SMULH_ZZZ_H,"RES_SVE_OP_10"},
  {AArch64::SMULH_ZZZ_S,"RES_SVE_OP_10"},
  {AArch64::SPLICE_ZPZZ_B,"RES_SVE_OP_12"},
  {AArch64::SPLICE_ZPZZ_D,"RES_SVE_OP_12"},
  {AArch64::SPLICE_ZPZZ_H,"RES_SVE_OP_12"},
  {AArch64::SPLICE_ZPZZ_S,"RES_SVE_OP_12"},
  {AArch64::SPLICE_ZPZ_B,"RES_SVE_OP_12"},
  {AArch64::SPLICE_ZPZ_D,"RES_SVE_OP_12"},
  {AArch64::SPLICE_ZPZ_H,"RES_SVE_OP_12"},
  {AArch64::SPLICE_ZPZ_S,"RES_SVE_OP_12"},
  {AArch64::SQADD_ZI_B,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZI_D,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZI_H,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZI_S,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZZZ_D,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::SQADD_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::SQDECD_ZPiI,"RES_SVE_OP_09"},
  {AArch64::SQDECH_ZPiI,"RES_SVE_OP_09"},
  {AArch64::SQDECP_ZP_D,"RES_SVE_PRED_03"},
  {AArch64::SQDECP_ZP_H,"RES_SVE_PRED_03"},
  {AArch64::SQDECP_ZP_S,"RES_SVE_PRED_03"},
  {AArch64::SQDECW_ZPiI,"RES_SVE_OP_09"},
  {AArch64::SQDECB_XPiI,"RES_V8_OP_13"},
  {AArch64::SQDECB_XPiWdI,"RES_V8_OP_13"},
  {AArch64::SQDECD_XPiI,"RES_V8_OP_13"},
  {AArch64::SQDECD_XPiWdI,"RES_V8_OP_13"},
  {AArch64::SQDECH_XPiI,"RES_V8_OP_13"},
  {AArch64::SQDECH_XPiWdI,"RES_V8_OP_13"},
  {AArch64::SQDECP_XPWd_B,"RES_SVE_PRED_05"},
  {AArch64::SQDECP_XPWd_D,"RES_SVE_PRED_05"},
  {AArch64::SQDECP_XPWd_H,"RES_SVE_PRED_05"},
  {AArch64::SQDECP_XPWd_S,"RES_SVE_PRED_05"},
  {AArch64::SQDECP_XP_B,"RES_SVE_PRED_05"},
  {AArch64::SQDECP_XP_D,"RES_SVE_PRED_05"},
  {AArch64::SQDECP_XP_H,"RES_SVE_PRED_05"},
  {AArch64::SQDECP_XP_S,"RES_SVE_PRED_05"},
  {AArch64::SQDECW_XPiI,"RES_V8_OP_13"},
  {AArch64::SQDECW_XPiWdI,"RES_V8_OP_13"},
  {AArch64::SQINCD_ZPiI,"RES_SVE_OP_09"},
  {AArch64::SQINCH_ZPiI,"RES_SVE_OP_09"},
  {AArch64::SQINCP_ZP_D,"RES_SVE_PRED_03"},
  {AArch64::SQINCP_ZP_H,"RES_SVE_PRED_03"},
  {AArch64::SQINCP_ZP_S,"RES_SVE_PRED_03"},
  {AArch64::SQINCW_ZPiI,"RES_SVE_OP_09"},
  {AArch64::SQINCB_XPiI,"RES_V8_OP_13"},
  {AArch64::SQINCB_XPiWdI,"RES_V8_OP_13"},
  {AArch64::SQINCD_XPiI,"RES_V8_OP_13"},
  {AArch64::SQINCD_XPiWdI,"RES_V8_OP_13"},
  {AArch64::SQINCH_XPiI,"RES_V8_OP_13"},
  {AArch64::SQINCH_XPiWdI,"RES_V8_OP_13"},
  {AArch64::SQINCP_XPWd_B,"RES_SVE_PRED_05"},
  {AArch64::SQINCP_XPWd_D,"RES_SVE_PRED_05"},
  {AArch64::SQINCP_XPWd_H,"RES_SVE_PRED_05"},
  {AArch64::SQINCP_XPWd_S,"RES_SVE_PRED_05"},
  {AArch64::SQINCP_XP_B,"RES_SVE_PRED_05"},
  {AArch64::SQINCP_XP_D,"RES_SVE_PRED_05"},
  {AArch64::SQINCP_XP_H,"RES_SVE_PRED_05"},
  {AArch64::SQINCP_XP_S,"RES_SVE_PRED_05"},
  {AArch64::SQINCW_XPiI,"RES_V8_OP_13"},
  {AArch64::SQINCW_XPiWdI,"RES_V8_OP_13"},
  {AArch64::SQSUB_ZI_B,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZI_D,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZI_H,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZI_S,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZZZ_D,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::SQSUB_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::SST1B_D,"RES_SVE_ST_12"},
  {AArch64::SST1B_D_IMM,"RES_SVE_ST_15"},
  {AArch64::SST1B_D_SXTW,"RES_SVE_ST_12"},
  {AArch64::SST1B_D_UXTW,"RES_SVE_ST_12"},
  {AArch64::SST1B_S_IMM,"RES_SVE_ST_14"},
  {AArch64::SST1B_S_SXTW,"RES_SVE_ST_13"},
  {AArch64::SST1B_S_UXTW,"RES_SVE_ST_13"},
  {AArch64::SST1D,"RES_SVE_ST_12"},
  {AArch64::SST1D_IMM,"RES_SVE_ST_15"},
  {AArch64::SST1D_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1D_SXTW,"RES_SVE_ST_12"},
  {AArch64::SST1D_SXTW_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1D_UXTW,"RES_SVE_ST_12"},
  {AArch64::SST1D_UXTW_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1H_D,"RES_SVE_ST_12"},
  {AArch64::SST1H_D_IMM,"RES_SVE_ST_15"},
  {AArch64::SST1H_D_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1H_D_SXTW,"RES_SVE_ST_12"},
  {AArch64::SST1H_D_SXTW_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1H_D_UXTW,"RES_SVE_ST_12"},
  {AArch64::SST1H_D_UXTW_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1H_S_IMM,"RES_SVE_ST_14"},
  {AArch64::SST1H_S_SXTW,"RES_SVE_ST_13"},
  {AArch64::SST1H_S_SXTW_SCALED,"RES_SVE_ST_13"},
  {AArch64::SST1H_S_UXTW,"RES_SVE_ST_13"},
  {AArch64::SST1H_S_UXTW_SCALED,"RES_SVE_ST_13"},
  {AArch64::SST1W_D,"RES_SVE_ST_12"},
  {AArch64::SST1W_D_IMM,"RES_SVE_ST_15"},
  {AArch64::SST1W_D_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1W_D_SXTW,"RES_SVE_ST_12"},
  {AArch64::SST1W_D_SXTW_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1W_D_UXTW,"RES_SVE_ST_12"},
  {AArch64::SST1W_D_UXTW_SCALED,"RES_SVE_ST_12"},
  {AArch64::SST1W_IMM,"RES_SVE_ST_16"},
  {AArch64::SST1W_SXTW,"RES_SVE_ST_13"},
  {AArch64::SST1W_SXTW_SCALED,"RES_SVE_ST_13"},
  {AArch64::SST1W_UXTW,"RES_SVE_ST_13"},
  {AArch64::SST1W_UXTW_SCALED,"RES_SVE_ST_13"},
  {AArch64::ST1B,"RES_SVE_ST_08"},
  {AArch64::ST1B_D,"RES_SVE_ST_08"},
  {AArch64::ST1B_D_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1B_H,"RES_SVE_ST_08"},
  {AArch64::ST1B_H_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1B_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1B_S,"RES_SVE_ST_08"},
  {AArch64::ST1B_S_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1D,"RES_SVE_ST_08"},
  {AArch64::ST1D_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1H,"RES_SVE_ST_08"},
  {AArch64::ST1H_D,"RES_SVE_ST_08"},
  {AArch64::ST1H_D_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1H_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1H_S,"RES_SVE_ST_08"},
  {AArch64::ST1H_S_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1W,"RES_SVE_ST_08"},
  {AArch64::ST1W_D,"RES_SVE_ST_08"},
  {AArch64::ST1W_D_IMM,"RES_SVE_ST_08"},
  {AArch64::ST1W_IMM,"RES_SVE_ST_08"},
  {AArch64::ST2B,"RES_SVE_ST_05"},
  {AArch64::ST2B_IMM,"RES_SVE_ST_05"},
  {AArch64::ST2D,"RES_SVE_ST_02"},
  {AArch64::ST2D_IMM,"RES_SVE_ST_09"},
  {AArch64::ST2H,"RES_SVE_ST_05"},
  {AArch64::ST2H_IMM,"RES_SVE_ST_05"},
  {AArch64::ST2W,"RES_SVE_ST_02"},
  {AArch64::ST2W_IMM,"RES_SVE_ST_09"},
  {AArch64::ST3B,"RES_SVE_ST_06"},
  {AArch64::ST3B_IMM,"RES_SVE_ST_06"},
  {AArch64::ST3D,"RES_SVE_ST_03"},
  {AArch64::ST3D_IMM,"RES_SVE_ST_10"},
  {AArch64::ST3H,"RES_SVE_ST_06"},
  {AArch64::ST3H_IMM,"RES_SVE_ST_06"},
  {AArch64::ST3W,"RES_SVE_ST_03"},
  {AArch64::ST3W_IMM,"RES_SVE_ST_10"},
  {AArch64::ST4B,"RES_SVE_ST_07"},
  {AArch64::ST4B_IMM,"RES_SVE_ST_07"},
  {AArch64::ST4D,"RES_SVE_ST_04"},
  {AArch64::ST4D_IMM,"RES_SVE_ST_11"},
  {AArch64::ST4H,"RES_SVE_ST_07"},
  {AArch64::ST4H_IMM,"RES_SVE_ST_07"},
  {AArch64::ST4W,"RES_SVE_ST_04"},
  {AArch64::ST4W_IMM,"RES_SVE_ST_11"},
  {AArch64::STR_PXI,"RES_SVE_ST_08"},
  {AArch64::STR_ZXI,"RES_SVE_ST_08"},
  {AArch64::STNT1B_ZRI,"RES_SVE_ST_08"},
  {AArch64::STNT1B_ZRR,"RES_SVE_ST_08"},
  {AArch64::STNT1B_ZZR_D_REAL,"RES_SVE_ST_08"},
  {AArch64::STNT1B_ZZR_S_REAL,"RES_SVE_ST_08"},
  {AArch64::STNT1D_ZRI,"RES_SVE_ST_08"},
  {AArch64::STNT1D_ZRR,"RES_SVE_ST_08"},
  {AArch64::STNT1D_ZZR_D_REAL,"RES_SVE_ST_08"},
  {AArch64::STNT1H_ZRI,"RES_SVE_ST_08"},
  {AArch64::STNT1H_ZRR,"RES_SVE_ST_08"},
  {AArch64::STNT1H_ZZR_D_REAL,"RES_SVE_ST_08"},
  {AArch64::STNT1H_ZZR_S_REAL,"RES_SVE_ST_08"},
  {AArch64::STNT1W_ZRI,"RES_SVE_ST_08"},
  {AArch64::STNT1W_ZRR,"RES_SVE_ST_08"},
  {AArch64::STNT1W_ZZR_D_REAL,"RES_SVE_ST_08"},
  {AArch64::STNT1W_ZZR_S_REAL,"RES_SVE_ST_08"},
  {AArch64::SUBR_ZI_B,"RES_SVE_OP_11"},
  {AArch64::SUBR_ZI_D,"RES_SVE_OP_11"},
  {AArch64::SUBR_ZI_H,"RES_SVE_OP_11"},
  {AArch64::SUBR_ZI_S,"RES_SVE_OP_11"},
  {AArch64::SUBR_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::SUBR_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SUBR_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::SUBR_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SUB_ZI_B,"RES_SVE_OP_09"},
  {AArch64::SUB_ZI_D,"RES_SVE_OP_09"},
  {AArch64::SUB_ZI_H,"RES_SVE_OP_09"},
  {AArch64::SUB_ZI_S,"RES_SVE_OP_09"},
  {AArch64::SUB_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::SUB_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SUB_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::SUB_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SUB_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::SUB_ZZZ_D,"RES_SVE_OP_09"},
  {AArch64::SUB_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::SUB_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::SUNPKHI_ZZ_D,"RES_SVE_OP_12"},
  {AArch64::SUNPKHI_ZZ_H,"RES_SVE_OP_12"},
  {AArch64::SUNPKHI_ZZ_S,"RES_SVE_OP_12"},
  {AArch64::SUNPKLO_ZZ_D,"RES_SVE_OP_12"},
  {AArch64::SUNPKLO_ZZ_H,"RES_SVE_OP_12"},
  {AArch64::SUNPKLO_ZZ_S,"RES_SVE_OP_12"},
  {AArch64::SXTB_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SXTB_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::SXTB_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SXTH_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::SXTH_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::SXTW_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::TBL_ZZZZ_B,"RES_SVE_OP_12"},
  {AArch64::TBL_ZZZZ_D,"RES_SVE_OP_12"},
  {AArch64::TBL_ZZZZ_H,"RES_SVE_OP_12"},
  {AArch64::TBL_ZZZZ_S,"RES_SVE_OP_12"},
  {AArch64::TBL_ZZZ_B,"RES_SVE_OP_12"},
  {AArch64::TBL_ZZZ_D,"RES_SVE_OP_12"},
  {AArch64::TBL_ZZZ_H,"RES_SVE_OP_12"},
  {AArch64::TBL_ZZZ_S,"RES_SVE_OP_12"},
  {AArch64::TBX_ZZZ_B,"RES_SVE_OP_12"},
  {AArch64::TBX_ZZZ_D,"RES_SVE_OP_12"},
  {AArch64::TBX_ZZZ_H,"RES_SVE_OP_12"},
  {AArch64::TBX_ZZZ_S,"RES_SVE_OP_12"},
  {AArch64::TRN1_PPP_B,"RES_SVE_PRED_00"},
  {AArch64::TRN1_PPP_D,"RES_SVE_PRED_00"},
  {AArch64::TRN1_PPP_H,"RES_SVE_PRED_00"},
  {AArch64::TRN1_PPP_S,"RES_SVE_PRED_00"},
  {AArch64::TRN1_ZZZ_B,"RES_SVE_OP_12"},
  {AArch64::TRN1_ZZZ_D,"RES_SVE_OP_12"},
  {AArch64::TRN1_ZZZ_H,"RES_SVE_OP_12"},
  {AArch64::TRN1_ZZZ_S,"RES_SVE_OP_12"},
  {AArch64::TRN2_PPP_B,"RES_SVE_PRED_00"},
  {AArch64::TRN2_PPP_D,"RES_SVE_PRED_00"},
  {AArch64::TRN2_PPP_H,"RES_SVE_PRED_00"},
  {AArch64::TRN2_PPP_S,"RES_SVE_PRED_00"},
  {AArch64::TRN2_ZZZ_B,"RES_SVE_OP_12"},
  {AArch64::TRN2_ZZZ_D,"RES_SVE_OP_12"},
  {AArch64::TRN2_ZZZ_H,"RES_SVE_OP_12"},
  {AArch64::TRN2_ZZZ_S,"RES_SVE_OP_12"},
  {AArch64::UABD_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::UABD_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::UABD_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::UABD_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::UADDV_VPZ_B,"RES_SVE_OP_59"},
  {AArch64::UADDV_VPZ_D,"RES_SVE_OP_57"},
  {AArch64::UADDV_VPZ_H,"RES_SVE_OP_58"},
  {AArch64::UADDV_VPZ_S,"RES_SVE_OP_57"},
  {AArch64::UCVTF_ZPmZ_DtoD,"RES_SVE_OP_10"},
  {AArch64::UCVTF_ZPmZ_DtoH,"RES_SVE_OP_10"},
  {AArch64::UCVTF_ZPmZ_DtoS,"RES_SVE_OP_10"},
  {AArch64::UCVTF_ZPmZ_HtoH,"RES_SVE_OP_10"},
  {AArch64::UCVTF_ZPmZ_StoD,"RES_SVE_OP_10"},
  {AArch64::UCVTF_ZPmZ_StoH,"RES_SVE_OP_10"},
  {AArch64::UCVTF_ZPmZ_StoS,"RES_SVE_OP_10"},
  {AArch64::UDIVR_ZPmZ_D,"RES_SVE_OP_27"},
  {AArch64::UDIVR_ZPmZ_S,"RES_SVE_OP_24"},
  {AArch64::UDIV_ZPmZ_D,"RES_SVE_OP_27"},
  {AArch64::UDIV_ZPmZ_S,"RES_SVE_OP_24"},
  {AArch64::UDOT_ZZZI_D,"RES_SVE_OP_33"},
  {AArch64::UDOT_ZZZI_S,"RES_SVE_OP_33"},
  {AArch64::UDOT_ZZZ_D,"RES_SVE_OP_10"},
  {AArch64::UDOT_ZZZ_S,"RES_SVE_OP_10"},
  {AArch64::UMAXV_VPZ_B,"RES_SVE_OP_54"},
  {AArch64::UMAXV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::UMAXV_VPZ_H,"RES_SVE_OP_53"},
  {AArch64::UMAXV_VPZ_S,"RES_SVE_OP_52"},
  {AArch64::UMAX_ZI_B,"RES_SVE_OP_11"},
  {AArch64::UMAX_ZI_D,"RES_SVE_OP_11"},
  {AArch64::UMAX_ZI_H,"RES_SVE_OP_11"},
  {AArch64::UMAX_ZI_S,"RES_SVE_OP_11"},
  {AArch64::UMAX_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::UMAX_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::UMAX_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::UMAX_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::UMINV_VPZ_B,"RES_SVE_OP_54"},
  {AArch64::UMINV_VPZ_D,"RES_SVE_OP_42"},
  {AArch64::UMINV_VPZ_H,"RES_SVE_OP_53"},
  {AArch64::UMINV_VPZ_S,"RES_SVE_OP_52"},
  {AArch64::UMIN_ZI_B,"RES_SVE_OP_11"},
  {AArch64::UMIN_ZI_D,"RES_SVE_OP_11"},
  {AArch64::UMIN_ZI_H,"RES_SVE_OP_11"},
  {AArch64::UMIN_ZI_S,"RES_SVE_OP_11"},
  {AArch64::UMIN_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::UMIN_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::UMIN_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::UMIN_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZI_B,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZI_D,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZI_H,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZI_S,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZZZ_D,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::UQADD_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::UQDECD_ZPiI,"RES_V8_OP_13"},
  {AArch64::UQDECH_ZPiI,"RES_V8_OP_13"},
  {AArch64::UQDECP_ZP_D,"RES_SVE_PRED_03"},
  {AArch64::UQDECP_ZP_H,"RES_SVE_PRED_03"},
  {AArch64::UQDECP_ZP_S,"RES_SVE_PRED_03"},
  {AArch64::UQDECW_ZPiI,"RES_SVE_PRED_03"},
  {AArch64::UQDECB_WPiI,"RES_V8_OP_13"},
  {AArch64::UQDECB_XPiI,"RES_V8_OP_13"},
  {AArch64::UQDECD_WPiI,"RES_V8_OP_13"},
  {AArch64::UQDECD_XPiI,"RES_V8_OP_13"},
  {AArch64::UQDECH_WPiI,"RES_V8_OP_13"},
  {AArch64::UQDECH_XPiI,"RES_V8_OP_13"},
  {AArch64::UQDECP_WP_B,"RES_SVE_PRED_05"},
  {AArch64::UQDECP_WP_D,"RES_SVE_PRED_05"},
  {AArch64::UQDECP_WP_H,"RES_SVE_PRED_05"},
  {AArch64::UQDECP_WP_S,"RES_SVE_PRED_05"},
  {AArch64::UQDECP_XP_B,"RES_SVE_PRED_05"},
  {AArch64::UQDECP_XP_D,"RES_SVE_PRED_05"},
  {AArch64::UQDECP_XP_H,"RES_SVE_PRED_05"},
  {AArch64::UQDECP_XP_S,"RES_SVE_PRED_05"},
  {AArch64::UQDECW_WPiI,"RES_V8_OP_13"},
  {AArch64::UQDECW_XPiI,"RES_V8_OP_13"},
  {AArch64::UQINCD_ZPiI,"RES_V8_OP_13"},
  {AArch64::UQINCH_ZPiI,"RES_V8_OP_13"},
  {AArch64::UQINCP_ZP_D,"RES_SVE_PRED_03"},
  {AArch64::UQINCP_ZP_H,"RES_SVE_PRED_03"},
  {AArch64::UQINCP_ZP_S,"RES_SVE_PRED_03"},
  {AArch64::UQINCW_ZPiI,"RES_SVE_PRED_03"},
  {AArch64::UQINCB_WPiI,"RES_V8_OP_13"},
  {AArch64::UQINCB_XPiI,"RES_V8_OP_13"},
  {AArch64::UQINCD_WPiI,"RES_V8_OP_13"},
  {AArch64::UQINCD_XPiI,"RES_V8_OP_13"},
  {AArch64::UQINCH_WPiI,"RES_V8_OP_13"},
  {AArch64::UQINCH_XPiI,"RES_V8_OP_13"},
  {AArch64::UQINCP_WP_B,"RES_SVE_PRED_05"},
  {AArch64::UQINCP_WP_D,"RES_SVE_PRED_05"},
  {AArch64::UQINCP_WP_H,"RES_SVE_PRED_05"},
  {AArch64::UQINCP_WP_S,"RES_SVE_PRED_05"},
  {AArch64::UQINCP_XP_B,"RES_SVE_PRED_05"},
  {AArch64::UQINCP_XP_D,"RES_SVE_PRED_05"},
  {AArch64::UQINCP_XP_H,"RES_SVE_PRED_05"},
  {AArch64::UQINCP_XP_S,"RES_SVE_PRED_05"},
  {AArch64::UQINCW_WPiI,"RES_V8_OP_13"},
  {AArch64::UQINCW_XPiI,"RES_V8_OP_13"},
  {AArch64::UQSUB_ZI_B,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZI_D,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZI_H,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZI_S,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZPmZ_B,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZZZ_B,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZZZ_D,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZZZ_H,"RES_SVE_OP_09"},
  {AArch64::UQSUB_ZZZ_S,"RES_SVE_OP_09"},
  {AArch64::UUNPKHI_ZZ_D,"RES_SVE_OP_12"},
  {AArch64::UUNPKHI_ZZ_H,"RES_SVE_OP_12"},
  {AArch64::UUNPKHI_ZZ_S,"RES_SVE_OP_12"},
  {AArch64::UUNPKLO_ZZ_D,"RES_SVE_OP_12"},
  {AArch64::UUNPKLO_ZZ_H,"RES_SVE_OP_12"},
  {AArch64::UUNPKLO_ZZ_S,"RES_SVE_OP_12"},
  {AArch64::UXTB_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::UXTB_ZPmZ_H,"RES_SVE_OP_09"},
  {AArch64::UXTB_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::UXTH_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::UXTH_ZPmZ_S,"RES_SVE_OP_09"},
  {AArch64::UXTW_ZPmZ_D,"RES_SVE_OP_09"},
  {AArch64::UZP1_PPP_B,"RES_SVE_PRED_00"},
  {AArch64::UZP1_PPP_D,"RES_SVE_PRED_00"},
  {AArch64::UZP1_PPP_H,"RES_SVE_PRED_00"},
  {AArch64::UZP1_PPP_S,"RES_SVE_PRED_00"},
  {AArch64::UZP1_ZZZ_B,"RES_SVE_OP_12"},
  {AArch64::UZP1_ZZZ_D,"RES_SVE_OP_12"},
  {AArch64::UZP1_ZZZ_H,"RES_SVE_OP_12"},
  {AArch64::UZP1_ZZZ_S,"RES_SVE_OP_12"},
  {AArch64::UZP2_PPP_B,"RES_SVE_PRED_00"},
  {AArch64::UZP2_PPP_D,"RES_SVE_PRED_00"},
  {AArch64::UZP2_PPP_H,"RES_SVE_PRED_00"},
  {AArch64::UZP2_PPP_S,"RES_SVE_PRED_00"},
  {AArch64::UZP2_ZZZ_B,"RES_SVE_OP_12"},
  {AArch64::UZP2_ZZZ_D,"RES_SVE_OP_12"},
  {AArch64::UZP2_ZZZ_H,"RES_SVE_OP_12"},
  {AArch64::UZP2_ZZZ_S,"RES_SVE_OP_12"},
  {AArch64::WHILEGE_PWW_B,"RES_SVE_OP_29"},
  {AArch64::WHILEGE_PWW_D,"RES_SVE_OP_29"},
  {AArch64::WHILEGE_PWW_H,"RES_SVE_OP_29"},
  {AArch64::WHILEGE_PWW_S,"RES_SVE_OP_29"},
  {AArch64::WHILEGE_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILEGE_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILEGE_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILEGE_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILEGT_PWW_B,"RES_SVE_OP_29"},
  {AArch64::WHILEGT_PWW_D,"RES_SVE_OP_29"},
  {AArch64::WHILEGT_PWW_H,"RES_SVE_OP_29"},
  {AArch64::WHILEGT_PWW_S,"RES_SVE_OP_29"},
  {AArch64::WHILEGT_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILEGT_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILEGT_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILEGT_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILEHI_PWW_B,"RES_SVE_OP_29"},
  {AArch64::WHILEHI_PWW_D,"RES_SVE_OP_29"},
  {AArch64::WHILEHI_PWW_H,"RES_SVE_OP_29"},
  {AArch64::WHILEHI_PWW_S,"RES_SVE_OP_29"},
  {AArch64::WHILEHI_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILEHI_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILEHI_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILEHI_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILEHS_PWW_B,"RES_SVE_OP_29"},
  {AArch64::WHILEHS_PWW_D,"RES_SVE_OP_29"},
  {AArch64::WHILEHS_PWW_H,"RES_SVE_OP_29"},
  {AArch64::WHILEHS_PWW_S,"RES_SVE_OP_29"},
  {AArch64::WHILEHS_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILEHS_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILEHS_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILEHS_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILELE_PWW_B,"RES_SVE_OP_29"},
  {AArch64::WHILELE_PWW_D,"RES_SVE_OP_29"},
  {AArch64::WHILELE_PWW_H,"RES_SVE_OP_29"},
  {AArch64::WHILELE_PWW_S,"RES_SVE_OP_29"},
  {AArch64::WHILELE_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILELE_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILELE_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILELE_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILELO_PWW_B,"RES_SVE_OP_29"},
  {AArch64::WHILELO_PWW_D,"RES_SVE_OP_29"},
  {AArch64::WHILELO_PWW_H,"RES_SVE_OP_29"},
  {AArch64::WHILELO_PWW_S,"RES_SVE_OP_29"},
  {AArch64::WHILELO_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILELO_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILELO_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILELO_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILELS_PWW_B,"RES_SVE_OP_29"},
  {AArch64::WHILELS_PWW_D,"RES_SVE_OP_29"},
  {AArch64::WHILELS_PWW_H,"RES_SVE_OP_29"},
  {AArch64::WHILELS_PWW_S,"RES_SVE_OP_29"},
  {AArch64::WHILELS_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILELS_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILELS_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILELS_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILELT_PWW_B,"RES_SVE_OP_29"},
  {AArch64::WHILELT_PWW_D,"RES_SVE_OP_29"},
  {AArch64::WHILELT_PWW_H,"RES_SVE_OP_29"},
  {AArch64::WHILELT_PWW_S,"RES_SVE_OP_29"},
  {AArch64::WHILELT_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILELT_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILELT_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILELT_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILERW_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILERW_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILERW_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILERW_PXX_S,"RES_SVE_OP_29"},
  {AArch64::WHILEWR_PXX_B,"RES_SVE_OP_29"},
  {AArch64::WHILEWR_PXX_D,"RES_SVE_OP_29"},
  {AArch64::WHILEWR_PXX_H,"RES_SVE_OP_29"},
  {AArch64::WHILEWR_PXX_S,"RES_SVE_OP_29"},
  {AArch64::ZIP1_PPP_B,"RES_SVE_PRED_00"},
  {AArch64::ZIP1_PPP_D,"RES_SVE_PRED_00"},
  {AArch64::ZIP1_PPP_H,"RES_SVE_PRED_00"},
  {AArch64::ZIP1_PPP_S,"RES_SVE_PRED_00"},
  {AArch64::ZIP1_ZZZ_B,"RES_SVE_OP_12"},
  {AArch64::ZIP1_ZZZ_D,"RES_SVE_OP_12"},
  {AArch64::ZIP1_ZZZ_H,"RES_SVE_OP_12"},
  {AArch64::ZIP1_ZZZ_S,"RES_SVE_OP_12"},
  {AArch64::ZIP2_PPP_B,"RES_SVE_PRED_00"},
  {AArch64::ZIP2_PPP_D,"RES_SVE_PRED_00"},
  {AArch64::ZIP2_PPP_H,"RES_SVE_PRED_00"},
  {AArch64::ZIP2_PPP_S,"RES_SVE_PRED_00"},
  {AArch64::ZIP2_ZZZ_B,"RES_SVE_OP_12"},
  {AArch64::ZIP2_ZZZ_D,"RES_SVE_OP_12"},
  {AArch64::ZIP2_ZZZ_H,"RES_SVE_OP_12"},
  {AArch64::ZIP2_ZZZ_S,"RES_SVE_OP_12"}
};
}

/// uOP内のポート単位のリソース情報
class PortResDesc {
public:
  using PortsVector = llvm::SmallVector<A64FXRes::PortKind, 4>;
  using UOpDepsVector = llvm::SmallVector<unsigned, 4>;
private:
  A64FXRes::PortKind Port;
  PortsVector SubPorts;
  unsigned Cycle;
  UOpDepsVector UOpDeps;
  A64FXRes::PortRelKind PortRel;

public:
  PortResDesc(A64FXRes::PortKind Port, const PortsVector &SubPorts, unsigned Cycle,
              const UOpDepsVector &UOpDeps, A64FXRes::PortRelKind PortRel)
      : Port(Port), SubPorts(SubPorts), Cycle(Cycle), UOpDeps(UOpDeps), PortRel(PortRel)
  {}

  //　ポートの種別を返す。
  inline A64FXRes::PortKind getPort() const {
    return Port;
  }

  //　サブポートのvectorを返す。
  // PortがP_AND_PORTSかP_OR_PORTSの場合に、
  // SubPortsに具体的なポートが設定されているため、
  // それらの具体的なポート情報を取り出すために使用する。
  // PortsがP_AND_PORTSかP_OR_PORTSの以外の場合は、
  // SubPortsは空となっている。
  inline const PortsVector &getSubPorts() const {
    return SubPorts;
  }

  // サイクル数のvectorを返す
  inline unsigned getCycle() const {
    return Cycle;
  }

  // 依存関係のあるuOPの相対的な位置([1]/[1,2]等)を返す
  inline const UOpDepsVector &getUOpDeps() const {
    return UOpDeps;
  }

  // 前ポートとの関係(+/,/;を表す要素)を返す
  inline A64FXRes::PortRelKind getPortRel() const {
    return PortRel;
  }
};

/// uOP単位やマルチフロー命令における1フロー単位リソース情報
class UOpResDesc {
  using PortVector = llvm::SmallVector<A64FXRes::PortKind, 4>;
  using SubPortsVector = llvm::SmallVector<llvm::SmallVector<A64FXRes::PortKind, 4>, 4>;
  using CycleVector = llvm::SmallVector<unsigned, 4>;
  using UOpDepsVector = llvm::SmallVector<llvm::SmallVector<unsigned, 4>, 4>;
  using PortRelVector = llvm::SmallVector<A64FXRes::PortRelKind, 4>;
private:
  llvm::SmallVector<PortResDesc *, 4> PortResDescs;

  llvm::SmallVector<A64FXRes::PortKind ,4> UOpPorts;  // uOP単位で見た使用ポートのリスト
  llvm::SmallVector<unsigned ,4> UOpDeps;             // uOP単位でuOP間での依存情報リスト
  unsigned TotalLatency;
public:  
  explicit UOpResDesc(const PortVector &Ports, const SubPortsVector &SubPorts,
                      const CycleVector &Cycles, const UOpDepsVector &PrevUOpDeps,
                      const PortRelVector &PrevPortRels)
  {
    for (unsigned i = 0; i < Ports.size(); ++i) {
      PortResDescs.push_back(new PortResDesc(Ports[i], SubPorts[i], Cycles[i],
                                             PrevUOpDeps[i], PrevPortRels[i]));
    }
    genUOpPorts();
    genUOpDeps();
    TotalLatency = computeTotalLatency();
  }

  ~UOpResDesc() {
    for (auto desc : PortResDescs)
      delete desc;
  };

  // ポート数を返す。
  inline unsigned getNumPorts() const {
    return PortResDescs.size();
  }

  // 指定された番号のPortResDescを返す。
  inline PortResDesc *getPortResDesc(unsigned Num) const {
    assert(Num < PortResDescs.size() && "Num is greater equal than PortResDesc.size!");
    if (Num >= PortResDescs.size())
      return nullptr;
    return PortResDescs[Num];
  }

  // uOPで使用しているポートのリストを返す。
  inline const llvm::SmallVector<A64FXRes::PortKind, 4> &getUOpPorts() const {
    return UOpPorts;
  }

  // uOP間の依存情報を返す
  inline const llvm::SmallVector<unsigned, 4> &getUOpDeps() const {
    return UOpDeps;
  }

  inline unsigned getLatency() const {
    return TotalLatency;
  }
  
private:
  // uOP単位の使用ポートのリストを生成する。
  void genUOpPorts();
  
  // ポート単位で付随しているuOP間の依存情報をuOP単位として見られるように変換する。
  void genUOpDeps();

  // uOp単位のレイテンシを返す。
  unsigned computeTotalLatency();
};

/// 命令単位でのリソース情報
class InstResDesc {
  // { {RES_A, RES_B}, RES_A, RES_A}のようなリスト構造を表す
  using InstResList = llvm::SmallVector<llvm::SmallVector<A64FXRes::PortKind, 4>, 16>;
private:
  llvm::SmallVector<UOpResDesc *, 8> UOpResDescs;
  InstResList ResList;
  llvm::SmallVector<unsigned, 16> StartCycleList;
  llvm::SmallVector<unsigned, 16> LatencyList;
  unsigned TotalLatency;
public:
  explicit InstResDesc(const llvm::SmallVector<UOpResDesc *, 8> &UOpResDescs)
      : UOpResDescs(UOpResDescs)
  {
    genResList();
    genCycleAndLatencyList();
    TotalLatency = computeTotalLatency();
  }
  
  ~InstResDesc() {
    for (auto desc : UOpResDescs)
      delete desc;
  };
  
  inline unsigned getNumUOp() const {
    return UOpResDescs.size();
  }

  inline const UOpResDesc *getUOpResDesc(unsigned Num) const {
    assert(Num < UOpResDescs.size() && "Num is greater equal than UOpResDesc.size!");
    if (Num >= UOpResDescs.size())
      return nullptr;
    return UOpResDescs[Num];
  };
  
  inline unsigned getLatency() const {
    return TotalLatency;
  }

  // 使用リソースの2次元リストを生成する
  // 1次元目はAND 関係にあるリソース
  // 2次元目はOR関係にあるリソース
  // { {RES_A, RES_B}, {RES_A}, {RES_A} }のようなリスト構造を返す
  inline const InstResList &getResList() const {
    return ResList;
  }

  // 使用リソースの2次元リストを生成する
  // AND 関係にあるリソース単位で先頭からの開始サイクル数のリストを返す
  // { 0, 0, 1, 2 }のようなリスト構造を返す
  inline const llvm::SmallVector<unsigned, 16> &getStartCycleList() const {
    return StartCycleList;
  }

  // 使用リソースの2次元リストを生成する
  // AND 関係にあるリソース単位でレイテンシのリストを返す
  // { 3, 9, 4, 2 }のようなリスト構造を返す
  inline const llvm::SmallVector<unsigned, 16> &getLatencyList() const {
    return LatencyList;
  }

private:
  void genResList();
  void genCycleAndLatencyList();
  unsigned computeTotalLatency();
  bool usedSamePort(UOpResDesc *UOpRes1, UOpResDesc *UOpRes2);
};


/// A64FXのリソース情報クラス
class AArch64A64FXResInfo {
  std::vector<A64FXInstResKV> InstResKV;
  std::vector<A64FXCycleKV> CycleKV;
  std::vector<A64FXInstInfoKV> InstInfoKV;
  
  const TargetSubtargetInfo &STI;
  const MCSchedModel &SM;
  
  llvm::DenseMap<unsigned, llvm::StringRef> InstInfoMap;
  llvm::DenseMap<llvm::StringRef, InstResDesc *> InstResDescMap;
public:
  AArch64A64FXResInfo(const TargetSubtargetInfo &STI)
      : InstResKV(A64FXRes::ResKV), CycleKV(A64FXRes::CycleKV), InstInfoKV(A64FXRes::InstInfoKV),
        STI(STI), SM(STI.getSchedModel())
  {
    init();
  }
  
  ~AArch64A64FXResInfo() {
    for (auto it = InstResDescMap.begin(); it != InstResDescMap.end(); ++it)
      delete it->second;
  }

  using PortVector = llvm::SmallVector<A64FXRes::PortKind, 4>;
  using SubPortsVector = llvm::SmallVector<llvm::SmallVector<A64FXRes::PortKind, 4>, 4>;
  using CycleVector = llvm::SmallVector<unsigned, 4>;
  using UOpDepsVector = llvm::SmallVector<llvm::SmallVector<unsigned, 4>, 4>;
  using PortRelVector = llvm::SmallVector<A64FXRes::PortRelKind, 4>;

  unsigned getInstResDescMapSize() const {
    return InstResDescMap.size();
  }

  InstResDesc *getInstResDesc(const char *ResStr) const {
    llvm::StringRef ResKey(ResStr);
    if (InstResDescMap.find(ResKey) == InstResDescMap.end())
      return nullptr;
    return InstResDescMap.lookup(ResKey);
  }

  InstResDesc *getInstResDesc(const MachineInstr &MI) const {
    if (!SM.hasInstrSchedModel())
        return nullptr;

    unsigned Opcode = MI.getOpcode();
    if (InstInfoMap.find(Opcode) != InstInfoMap.end())
      return InstResDescMap.lookup(InstInfoMap.lookup(Opcode));
    
    unsigned SchedClass = MI.getDesc().getSchedClass();
    auto &SCDesc = *SM.getSchedClassDesc(SchedClass);

    if (!SCDesc.isValid())
      return nullptr;

    const MCWriteProcResEntry *I = STI.getWriteProcResBegin(&SCDesc);
    const MCWriteProcResEntry *E = STI.getWriteProcResEnd(&SCDesc);

    for (; I != E; ++I) {
      auto *ProcRes =  SM.getProcResource(I->ProcResourceIdx);
      auto *IResDesc = getInstResDesc(ProcRes->Name);
      if (IResDesc)
        return IResDesc;
    }

    // 保険としてここで暫定情報を返す
    if (MI.mayLoad())
      return getInstResDesc("RES_V8_LD_00");
    else if (MI.mayStore())
      return getInstResDesc("RES_V8_ST_00");
    else
      return getInstResDesc("RES_V8_OP_00");

    return nullptr;
  }
  
private:
  void init();
  InstResDesc *genInstResDesc(const std::vector<unsigned> &ResList,
                              const std::vector<unsigned> &CycleList,
                              const std::vector<unsigned> &DepList);

  UOpResDesc *genUOpResDesc(const unsigned ResKind,
                            const unsigned CycleKind,
                            const unsigned DepKind);
  
  void genPorts(const unsigned ResKind, PortVector &Ports, SubPortsVector &SubPorts);
  void genCycles(const unsigned CycleKind, CycleVector &Cycles);
  void genUOpDeps(const unsigned DepKind, PortVector &Ports, UOpDepsVector &PrevUOpDeps);
  void genPortRels(const unsigned ResKind, PortRelVector &PortRels);
};

} // end namespace llvm

#endif
