// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qrf_top_Loop_1_proc3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        Qi_M_real_address0,
        Qi_M_real_ce0,
        Qi_M_real_we0,
        Qi_M_real_d0,
        Qi_M_real_q0,
        Qi_M_real_address1,
        Qi_M_real_ce1,
        Qi_M_real_we1,
        Qi_M_real_d1,
        Qi_M_real_q1,
        Qi_M_imag_address0,
        Qi_M_imag_ce0,
        Qi_M_imag_we0,
        Qi_M_imag_d0,
        Qi_M_imag_q0,
        Qi_M_imag_address1,
        Qi_M_imag_ce1,
        Qi_M_imag_we1,
        Qi_M_imag_d1,
        Qi_M_imag_q1,
        Ri_M_real_address0,
        Ri_M_real_ce0,
        Ri_M_real_we0,
        Ri_M_real_d0,
        Ri_M_real_q0,
        Ri_M_real_address1,
        Ri_M_real_ce1,
        Ri_M_real_we1,
        Ri_M_real_d1,
        Ri_M_real_q1,
        Ri_M_imag_address0,
        Ri_M_imag_ce0,
        Ri_M_imag_we0,
        Ri_M_imag_d0,
        Ri_M_imag_q0,
        Ri_M_imag_address1,
        Ri_M_imag_ce1,
        Ri_M_imag_we1,
        Ri_M_imag_d1,
        Ri_M_imag_q1,
        A_M_real_address0,
        A_M_real_ce0,
        A_M_real_q0,
        A_M_imag_address0,
        A_M_imag_ce0,
        A_M_imag_q0
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_state5 = 67'd16;
parameter    ap_ST_fsm_state6 = 67'd32;
parameter    ap_ST_fsm_state7 = 67'd64;
parameter    ap_ST_fsm_state8 = 67'd128;
parameter    ap_ST_fsm_pp1_stage0 = 67'd256;
parameter    ap_ST_fsm_state11 = 67'd512;
parameter    ap_ST_fsm_state12 = 67'd1024;
parameter    ap_ST_fsm_state13 = 67'd2048;
parameter    ap_ST_fsm_state14 = 67'd4096;
parameter    ap_ST_fsm_state15 = 67'd8192;
parameter    ap_ST_fsm_state16 = 67'd16384;
parameter    ap_ST_fsm_state17 = 67'd32768;
parameter    ap_ST_fsm_state18 = 67'd65536;
parameter    ap_ST_fsm_state19 = 67'd131072;
parameter    ap_ST_fsm_state20 = 67'd262144;
parameter    ap_ST_fsm_state21 = 67'd524288;
parameter    ap_ST_fsm_state22 = 67'd1048576;
parameter    ap_ST_fsm_state23 = 67'd2097152;
parameter    ap_ST_fsm_state24 = 67'd4194304;
parameter    ap_ST_fsm_state25 = 67'd8388608;
parameter    ap_ST_fsm_state26 = 67'd16777216;
parameter    ap_ST_fsm_state27 = 67'd33554432;
parameter    ap_ST_fsm_state28 = 67'd67108864;
parameter    ap_ST_fsm_state29 = 67'd134217728;
parameter    ap_ST_fsm_state30 = 67'd268435456;
parameter    ap_ST_fsm_state31 = 67'd536870912;
parameter    ap_ST_fsm_state32 = 67'd1073741824;
parameter    ap_ST_fsm_state33 = 67'd2147483648;
parameter    ap_ST_fsm_state34 = 67'd4294967296;
parameter    ap_ST_fsm_state35 = 67'd8589934592;
parameter    ap_ST_fsm_state36 = 67'd17179869184;
parameter    ap_ST_fsm_state37 = 67'd34359738368;
parameter    ap_ST_fsm_state38 = 67'd68719476736;
parameter    ap_ST_fsm_state39 = 67'd137438953472;
parameter    ap_ST_fsm_state40 = 67'd274877906944;
parameter    ap_ST_fsm_state41 = 67'd549755813888;
parameter    ap_ST_fsm_state42 = 67'd1099511627776;
parameter    ap_ST_fsm_state43 = 67'd2199023255552;
parameter    ap_ST_fsm_state44 = 67'd4398046511104;
parameter    ap_ST_fsm_state45 = 67'd8796093022208;
parameter    ap_ST_fsm_state46 = 67'd17592186044416;
parameter    ap_ST_fsm_state47 = 67'd35184372088832;
parameter    ap_ST_fsm_state48 = 67'd70368744177664;
parameter    ap_ST_fsm_state49 = 67'd140737488355328;
parameter    ap_ST_fsm_state50 = 67'd281474976710656;
parameter    ap_ST_fsm_state51 = 67'd562949953421312;
parameter    ap_ST_fsm_state52 = 67'd1125899906842624;
parameter    ap_ST_fsm_state53 = 67'd2251799813685248;
parameter    ap_ST_fsm_state54 = 67'd4503599627370496;
parameter    ap_ST_fsm_state55 = 67'd9007199254740992;
parameter    ap_ST_fsm_state56 = 67'd18014398509481984;
parameter    ap_ST_fsm_state57 = 67'd36028797018963968;
parameter    ap_ST_fsm_state58 = 67'd72057594037927936;
parameter    ap_ST_fsm_pp2_stage0 = 67'd144115188075855872;
parameter    ap_ST_fsm_pp2_stage1 = 67'd288230376151711744;
parameter    ap_ST_fsm_pp2_stage2 = 67'd576460752303423488;
parameter    ap_ST_fsm_pp2_stage3 = 67'd1152921504606846976;
parameter    ap_ST_fsm_state69 = 67'd2305843009213693952;
parameter    ap_ST_fsm_pp3_stage0 = 67'd4611686018427387904;
parameter    ap_ST_fsm_pp3_stage1 = 67'd9223372036854775808;
parameter    ap_ST_fsm_pp3_stage2 = 67'd18446744073709551616;
parameter    ap_ST_fsm_pp3_stage3 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state80 = 67'd73786976294838206464;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] Qi_M_real_address0;
output   Qi_M_real_ce0;
output   Qi_M_real_we0;
output  [31:0] Qi_M_real_d0;
input  [31:0] Qi_M_real_q0;
output  [3:0] Qi_M_real_address1;
output   Qi_M_real_ce1;
output   Qi_M_real_we1;
output  [31:0] Qi_M_real_d1;
input  [31:0] Qi_M_real_q1;
output  [3:0] Qi_M_imag_address0;
output   Qi_M_imag_ce0;
output   Qi_M_imag_we0;
output  [31:0] Qi_M_imag_d0;
input  [31:0] Qi_M_imag_q0;
output  [3:0] Qi_M_imag_address1;
output   Qi_M_imag_ce1;
output   Qi_M_imag_we1;
output  [31:0] Qi_M_imag_d1;
input  [31:0] Qi_M_imag_q1;
output  [3:0] Ri_M_real_address0;
output   Ri_M_real_ce0;
output   Ri_M_real_we0;
output  [31:0] Ri_M_real_d0;
input  [31:0] Ri_M_real_q0;
output  [3:0] Ri_M_real_address1;
output   Ri_M_real_ce1;
output   Ri_M_real_we1;
output  [31:0] Ri_M_real_d1;
input  [31:0] Ri_M_real_q1;
output  [3:0] Ri_M_imag_address0;
output   Ri_M_imag_ce0;
output   Ri_M_imag_we0;
output  [31:0] Ri_M_imag_d0;
input  [31:0] Ri_M_imag_q0;
output  [3:0] Ri_M_imag_address1;
output   Ri_M_imag_ce1;
output   Ri_M_imag_we1;
output  [31:0] Ri_M_imag_d1;
input  [31:0] Ri_M_imag_q1;
output  [3:0] A_M_real_address0;
output   A_M_real_ce0;
input  [31:0] A_M_real_q0;
output  [3:0] A_M_imag_address0;
output   A_M_imag_ce0;
input  [31:0] A_M_imag_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] Qi_M_real_address0;
reg Qi_M_real_ce0;
reg Qi_M_real_we0;
reg[31:0] Qi_M_real_d0;
reg[3:0] Qi_M_real_address1;
reg Qi_M_real_ce1;
reg Qi_M_real_we1;
reg[31:0] Qi_M_real_d1;
reg[3:0] Qi_M_imag_address0;
reg Qi_M_imag_ce0;
reg Qi_M_imag_we0;
reg[3:0] Qi_M_imag_address1;
reg Qi_M_imag_ce1;
reg Qi_M_imag_we1;
reg[3:0] Ri_M_real_address0;
reg Ri_M_real_ce0;
reg Ri_M_real_we0;
reg[31:0] Ri_M_real_d0;
reg[3:0] Ri_M_real_address1;
reg Ri_M_real_ce1;
reg Ri_M_real_we1;
reg[31:0] Ri_M_real_d1;
reg[3:0] Ri_M_imag_address0;
reg Ri_M_imag_ce0;
reg Ri_M_imag_we0;
reg[31:0] Ri_M_imag_d0;
reg[3:0] Ri_M_imag_address1;
reg Ri_M_imag_ce1;
reg Ri_M_imag_we1;
reg[31:0] Ri_M_imag_d1;
reg A_M_real_ce0;
reg A_M_imag_ce0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] c12_0_i_reg_421;
reg   [2:0] k_0_i_reg_645;
reg   [2:0] k13_0_i_reg_656;
reg   [31:0] reg_863;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state60_pp2_stage1_iter0;
wire    ap_block_state64_pp2_stage1_iter1;
wire    ap_block_state68_pp2_stage1_iter2;
wire    ap_block_pp2_stage1_11001;
reg   [0:0] icmp_ln511_reg_2628;
reg   [0:0] icmp_ln513_reg_2637;
reg   [31:0] reg_871;
reg   [31:0] reg_879;
reg   [31:0] reg_889;
wire   [31:0] grp_fu_784_p2;
reg   [31:0] reg_899;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state41;
wire   [31:0] grp_fu_788_p2;
reg   [31:0] reg_905;
wire   [31:0] grp_fu_694_p2;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state61_pp2_stage2_iter0;
wire    ap_block_state65_pp2_stage2_iter1;
wire    ap_block_pp2_stage2_11001;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state62_pp2_stage3_iter0;
wire    ap_block_state66_pp2_stage3_iter1;
wire    ap_block_pp2_stage3_11001;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_state59_pp2_stage0_iter0;
wire    ap_block_state63_pp2_stage0_iter1;
wire    ap_block_state67_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln513_reg_2637_pp2_iter1_reg;
wire    ap_CS_fsm_pp3_stage2;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state72_pp3_stage2_iter0;
wire    ap_block_state76_pp3_stage2_iter1;
wire    ap_block_pp3_stage2_11001;
reg   [0:0] icmp_ln519_reg_2670;
reg   [0:0] icmp_ln521_reg_2679;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_state73_pp3_stage3_iter0;
wire    ap_block_state77_pp3_stage3_iter1;
wire    ap_block_pp3_stage3_11001;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_state70_pp3_stage0_iter0;
wire    ap_block_state74_pp3_stage0_iter1;
wire    ap_block_state78_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state71_pp3_stage1_iter0;
wire    ap_block_state75_pp3_stage1_iter1;
wire    ap_block_state79_pp3_stage1_iter2;
wire    ap_block_pp3_stage1_11001;
reg   [0:0] icmp_ln521_reg_2679_pp3_iter1_reg;
wire   [31:0] grp_fu_699_p2;
wire   [31:0] grp_fu_704_p2;
wire   [31:0] grp_fu_667_p2;
reg   [31:0] reg_931;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state46;
wire   [31:0] grp_fu_671_p2;
reg   [31:0] reg_938;
wire   [31:0] grp_fu_717_p2;
wire   [31:0] grp_fu_723_p2;
reg   [31:0] reg_956;
reg   [31:0] reg_961;
reg   [31:0] reg_966;
reg   [31:0] reg_971;
reg   [31:0] reg_976;
wire   [31:0] grp_fu_677_p2;
reg   [31:0] reg_981;
reg   [31:0] reg_986;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp3_iter2;
wire   [1:0] add_ln459_fu_992_p2;
reg   [1:0] add_ln459_reg_2254;
wire    ap_CS_fsm_state2;
wire   [1:0] add_ln459_1_fu_1012_p2;
wire    ap_CS_fsm_state3;
wire   [1:0] add_ln460_fu_1030_p2;
reg   [1:0] add_ln460_reg_2270;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln460_1_fu_1050_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln471_fu_1068_p2;
wire    ap_CS_fsm_state6;
wire   [2:0] r_fu_1074_p2;
reg   [2:0] r_reg_2290;
wire   [5:0] zext_ln1067_1_fu_1092_p1;
reg   [5:0] zext_ln1067_1_reg_2295;
reg   [3:0] Qi_M_real_addr_1_reg_2301;
reg   [3:0] Qi_M_imag_addr_1_reg_2306;
wire   [2:0] c_2_fu_1114_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln480_fu_1141_p2;
reg   [0:0] icmp_ln480_reg_2322;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state9_pp1_stage0_iter0;
wire    ap_block_state10_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [2:0] c_fu_1147_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] zext_ln482_1_fu_1162_p1;
reg   [63:0] zext_ln482_1_reg_2331;
wire   [3:0] add_ln486_fu_1184_p2;
reg   [3:0] add_ln486_reg_2350;
wire    ap_CS_fsm_state12;
wire   [1:0] select_ln486_fu_1196_p3;
reg   [1:0] select_ln486_reg_2355;
wire   [0:0] icmp_ln486_fu_1178_p2;
wire   [0:0] select_ln486_1_fu_1217_p3;
reg   [0:0] select_ln486_1_reg_2360;
wire   [2:0] zext_ln486_fu_1229_p1;
reg   [2:0] zext_ln486_reg_2364;
wire   [2:0] select_ln486_3_fu_1253_p3;
reg   [2:0] select_ln486_3_reg_2369;
wire   [2:0] select_ln486_4_fu_1271_p3;
reg   [2:0] select_ln486_4_reg_2374;
wire   [31:0] xor_ln486_fu_1283_p2;
reg   [31:0] xor_ln486_reg_2379;
wire   [2:0] zext_ln498_fu_1289_p1;
reg   [2:0] zext_ln498_reg_2384;
wire   [0:0] icmp_ln499_fu_1293_p2;
wire   [4:0] zext_ln503_fu_1307_p1;
reg   [4:0] zext_ln503_reg_2393;
reg   [3:0] Ri_M_real_addr_2_reg_2399;
reg   [3:0] Ri_M_imag_addr_2_reg_2405;
wire   [4:0] zext_ln503_2_fu_1331_p1;
reg   [4:0] zext_ln503_2_reg_2411;
reg   [3:0] Ri_M_real_addr_3_reg_2417;
reg   [3:0] Ri_M_imag_addr_3_reg_2422;
wire   [31:0] p_Val2_39_fu_1347_p1;
reg   [31:0] p_Val2_39_reg_2427;
wire   [31:0] d1_4_fu_1367_p1;
reg   [31:0] d1_4_reg_2432;
wire   [31:0] d2_5_fu_1396_p1;
reg   [31:0] d2_5_reg_2437;
wire   [31:0] largest_9_fu_1425_p1;
reg   [31:0] largest_9_reg_2442;
wire   [31:0] d3_7_fu_1454_p1;
reg   [31:0] d3_7_reg_2447;
wire   [0:0] or_ln179_fu_1493_p2;
reg   [0:0] or_ln179_reg_2452;
wire   [0:0] or_ln179_1_fu_1511_p2;
reg   [0:0] or_ln179_1_reg_2457;
wire   [0:0] or_ln179_2_fu_1551_p2;
reg   [0:0] or_ln179_2_reg_2462;
wire   [0:0] or_ln179_3_fu_1591_p2;
reg   [0:0] or_ln179_3_reg_2467;
wire   [31:0] d1_3_fu_1735_p3;
reg   [31:0] d1_3_reg_2472;
wire   [31:0] d2_4_fu_1751_p3;
reg   [31:0] d2_4_reg_2477;
wire   [31:0] d3_6_fu_1767_p3;
reg   [31:0] d3_6_reg_2482;
wire   [31:0] largest_8_fu_1783_p3;
reg   [31:0] largest_8_reg_2487;
wire   [0:0] and_ln201_1_fu_1828_p2;
reg   [0:0] and_ln201_1_reg_2495;
wire   [31:0] largest_10_fu_1854_p1;
reg   [31:0] largest_10_reg_2499;
wire   [31:0] d3_fu_1880_p1;
reg   [31:0] d3_reg_2504;
wire   [0:0] or_ln189_fu_1907_p2;
reg   [0:0] or_ln189_reg_2509;
wire   [0:0] or_ln189_1_fu_1935_p2;
reg   [0:0] or_ln189_1_reg_2514;
wire   [31:0] largest_1_fu_1959_p3;
reg   [31:0] largest_1_reg_2519;
wire   [31:0] d3_1_fu_1968_p3;
reg   [31:0] d3_1_reg_2526;
wire   [0:0] and_ln201_fu_2012_p2;
reg   [0:0] and_ln201_reg_2531;
wire   [31:0] grp_fu_792_p2;
reg   [31:0] x3_1_reg_2535;
wire   [31:0] grp_fu_852_p2;
wire    ap_CS_fsm_state28;
wire   [0:0] and_ln284_2_fu_2050_p2;
reg   [0:0] and_ln284_2_reg_2546;
wire    ap_CS_fsm_state29;
wire   [31:0] c_tmp_M_real_fu_2071_p1;
wire   [31:0] grp_fu_729_p2;
wire   [31:0] grp_fu_735_p2;
wire   [31:0] grp_fu_741_p2;
wire   [31:0] grp_fu_747_p2;
reg   [31:0] tmp_2_i_i_reg_2575;
wire    ap_CS_fsm_state31;
reg   [31:0] tmp_4_i_i_reg_2580;
reg   [31:0] tmp_7_i_i_reg_2588;
wire   [31:0] grp_fu_681_p2;
reg   [31:0] tmp_2_i_i2_reg_2593;
wire   [31:0] grp_fu_685_p2;
reg   [31:0] tmp_7_i_i2_reg_2598;
wire    ap_CS_fsm_state51;
wire   [0:0] and_ln306_fu_2145_p2;
reg   [0:0] and_ln306_reg_2608;
wire    ap_CS_fsm_state52;
reg   [31:0] tmp_2_i_i1_reg_2612;
wire    ap_CS_fsm_state54;
reg   [31:0] tmp_4_i_i1_reg_2617;
reg   [31:0] tmp_7_i_i1_reg_2623;
wire   [0:0] icmp_ln511_fu_2151_p2;
wire   [2:0] k_fu_2157_p2;
reg   [2:0] k_reg_2632;
wire   [0:0] icmp_ln513_fu_2163_p2;
reg   [0:0] icmp_ln513_reg_2637_pp2_iter2_reg;
reg   [3:0] Ri_M_real_addr_4_reg_2641;
reg   [3:0] Ri_M_real_addr_4_reg_2641_pp2_iter1_reg;
reg   [3:0] Ri_M_real_addr_5_reg_2647;
reg   [3:0] Ri_M_real_addr_5_reg_2647_pp2_iter1_reg;
reg   [3:0] Ri_M_real_addr_5_reg_2647_pp2_iter2_reg;
reg   [3:0] Ri_M_imag_addr_4_reg_2653;
reg   [3:0] Ri_M_imag_addr_4_reg_2653_pp2_iter1_reg;
reg   [3:0] Ri_M_imag_addr_5_reg_2659;
reg   [3:0] Ri_M_imag_addr_5_reg_2659_pp2_iter1_reg;
reg   [3:0] Ri_M_imag_addr_5_reg_2659_pp2_iter2_reg;
wire   [31:0] add_ln521_1_fu_2202_p2;
reg   [31:0] add_ln521_1_reg_2665;
wire    ap_CS_fsm_state69;
wire   [0:0] icmp_ln519_fu_2207_p2;
wire   [2:0] k_1_fu_2213_p2;
reg   [2:0] k_1_reg_2674;
wire   [0:0] icmp_ln521_fu_2223_p2;
reg   [0:0] icmp_ln521_reg_2679_pp3_iter2_reg;
reg   [3:0] Qi_M_real_addr_3_reg_2683;
reg   [3:0] Qi_M_real_addr_3_reg_2683_pp3_iter1_reg;
reg   [3:0] Qi_M_real_addr_4_reg_2689;
reg   [3:0] Qi_M_real_addr_4_reg_2689_pp3_iter1_reg;
reg   [3:0] Qi_M_real_addr_4_reg_2689_pp3_iter2_reg;
reg   [3:0] Qi_M_imag_addr_3_reg_2694;
reg   [3:0] Qi_M_imag_addr_3_reg_2694_pp3_iter1_reg;
reg   [3:0] Qi_M_imag_addr_4_reg_2700;
reg   [3:0] Qi_M_imag_addr_4_reg_2700_pp3_iter1_reg;
reg   [3:0] Qi_M_imag_addr_4_reg_2700_pp3_iter2_reg;
reg   [31:0] p_t_real_2_reg_2705;
reg   [31:0] p_t_imag_2_reg_2711;
reg   [31:0] p_t_real_3_reg_2717;
reg   [31:0] p_t_imag_3_reg_2723;
wire   [1:0] grp_fu_858_p2;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state8;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state36;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state59;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state70;
wire    ap_block_pp3_stage3_subdone;
wire    ap_block_pp3_stage1_subdone;
reg   [1:0] phi_ln459_reg_352;
reg    ap_block_state1;
wire   [0:0] icmp_ln459_fu_1018_p2;
wire   [0:0] icmp_ln459_1_fu_1024_p2;
reg   [1:0] phi_ln459_1_reg_364;
reg   [1:0] phi_ln460_reg_375;
wire   [0:0] icmp_ln460_fu_1056_p2;
wire   [0:0] icmp_ln460_1_fu_1062_p2;
reg   [1:0] phi_ln460_1_reg_387;
reg   [2:0] r_0_i_reg_398;
wire    ap_CS_fsm_state11;
reg   [2:0] c_0_i_reg_410;
wire   [0:0] icmp_ln472_fu_1108_p2;
reg   [3:0] indvar_flatten_reg_432;
reg   [2:0] j_0_i_reg_443;
reg   [1:0] i_0_i_reg_454;
reg   [31:0] ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4;
reg   [31:0] sqrt_mag_a_mag_b_reg_465;
reg   [31:0] ap_phi_mux_tmp_M_real_1_phi_fu_480_p4;
reg   [31:0] tmp_M_real_1_reg_477;
reg   [31:0] ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4;
reg   [31:0] tmp_M_imag_3_reg_486;
reg   [31:0] ap_phi_mux_tmp_M_real_2_phi_fu_501_p4;
reg   [31:0] tmp_M_real_2_reg_497;
reg   [31:0] ap_phi_mux_s_tmp_M_imag_phi_fu_512_p4;
reg   [31:0] s_tmp_M_imag_reg_508;
wire   [31:0] grp_fu_799_p2;
reg   [31:0] ap_phi_mux_tmp_M_real_phi_fu_523_p4;
reg   [31:0] tmp_M_real_reg_519;
reg   [31:0] ap_phi_mux_s_tmp_M_imag_2_phi_fu_534_p4;
reg   [31:0] s_tmp_M_imag_2_reg_530;
reg   [31:0] mag_M_real_reg_632;
reg   [31:0] ap_phi_mux_p_f_assign_phi_fu_544_p4;
wire   [31:0] tmp_M_imag_2_fu_2130_p1;
reg   [31:0] p_r_M_imag_5_reg_552;
reg   [31:0] p_r_M_real_6_reg_563;
reg   [31:0] p_r_M_imag_3_reg_575;
wire   [31:0] tmp_M_imag_6_fu_2100_p1;
reg   [31:0] p_r_M_real_5_reg_586;
wire   [31:0] bitcast_ln444_1_fu_2115_p1;
reg   [31:0] p_r_M_real_3_reg_597;
reg   [31:0] p_r_M_imag_2_reg_609;
wire   [31:0] tmp_M_imag_4_fu_2085_p1;
reg   [31:0] p_r_M_real_2_reg_620;
reg   [31:0] ap_phi_mux_mag_M_real_phi_fu_637_p4;
reg   [2:0] ap_phi_mux_k_0_i_phi_fu_649_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_k13_0_i_phi_fu_660_p4;
wire    ap_block_pp3_stage0;
wire   [63:0] zext_ln1027_fu_1006_p1;
wire   [63:0] zext_ln1027_1_fu_1044_p1;
wire   [63:0] zext_ln1067_2_fu_1102_p1;
wire   [63:0] zext_ln1067_4_fu_1135_p1;
wire   [0:0] icmp_ln474_fu_1120_p2;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln503_1_fu_1317_p1;
wire   [63:0] zext_ln503_3_fu_1341_p1;
wire   [63:0] zext_ln114_1_fu_2177_p1;
wire   [63:0] zext_ln114_2_fu_2188_p1;
wire   [63:0] zext_ln114_4_fu_2237_p1;
wire   [63:0] zext_ln114_5_fu_2248_p1;
wire    ap_block_pp3_stage2;
wire    ap_block_pp3_stage1;
wire    ap_block_pp3_stage3;
wire    ap_block_pp2_stage2;
wire    ap_block_pp2_stage1;
wire    ap_block_pp2_stage3;
reg   [31:0] grp_fu_667_p0;
reg   [31:0] grp_fu_667_p1;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state45;
reg   [31:0] grp_fu_671_p0;
reg   [31:0] grp_fu_671_p1;
reg   [31:0] grp_fu_677_p0;
reg   [31:0] grp_fu_677_p1;
reg   [31:0] grp_fu_694_p0;
reg   [31:0] grp_fu_694_p1;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state42;
reg   [31:0] grp_fu_699_p0;
reg   [31:0] grp_fu_699_p1;
reg   [31:0] grp_fu_704_p0;
reg   [31:0] grp_fu_704_p1;
reg   [31:0] grp_fu_717_p0;
reg   [31:0] grp_fu_717_p1;
reg   [31:0] grp_fu_723_p0;
reg   [31:0] grp_fu_784_p0;
reg   [31:0] grp_fu_784_p1;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state55;
reg   [31:0] grp_fu_788_p0;
reg   [31:0] grp_fu_788_p1;
reg   [31:0] grp_fu_792_p0;
reg   [31:0] grp_fu_792_p1;
reg   [31:0] grp_fu_807_p0;
reg   [31:0] grp_fu_807_p1;
reg   [31:0] grp_fu_811_p0;
reg   [31:0] grp_fu_811_p1;
reg   [31:0] grp_fu_815_p0;
reg   [31:0] grp_fu_815_p1;
reg   [31:0] grp_fu_819_p0;
reg   [31:0] grp_fu_819_p1;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state47;
reg   [1:0] grp_fu_858_p0;
wire   [3:0] tmp_3_fu_998_p3;
wire   [3:0] tmp_9_fu_1036_p3;
wire   [4:0] tmp_5_fu_1084_p3;
wire   [5:0] zext_ln1067_fu_1080_p1;
wire   [5:0] add_ln1067_fu_1096_p2;
wire   [5:0] zext_ln1067_3_fu_1126_p1;
wire   [5:0] add_ln1067_1_fu_1130_p2;
wire   [5:0] zext_ln482_fu_1153_p1;
wire   [5:0] add_ln482_fu_1157_p2;
wire   [0:0] icmp_ln490_fu_1168_p2;
wire   [0:0] icmp_ln498_fu_1190_p2;
wire   [2:0] add_ln513_1_fu_1205_p2;
wire   [0:0] icmp_ln490_1_fu_1211_p2;
wire   [2:0] zext_ln499_1_fu_1225_p1;
wire   [2:0] zext_ln499_fu_1174_p1;
wire   [2:0] sub_ln499_fu_1233_p2;
wire   [2:0] sub_ln499_1_fu_1239_p2;
wire   [2:0] add_ln513_fu_1265_p2;
wire   [31:0] zext_ln486_1_fu_1279_p1;
wire   [2:0] select_ln486_2_fu_1245_p3;
wire   [3:0] tmp_7_fu_1299_p3;
wire   [4:0] zext_ln513_fu_1261_p1;
wire   [4:0] add_ln503_1_fu_1311_p2;
wire   [3:0] tmp_8_fu_1323_p3;
wire   [4:0] add_ln503_2_fu_1335_p2;
wire   [30:0] trunc_ln368_2_fu_1351_p1;
wire   [31:0] p_Result_26_fu_1359_p3;
wire   [31:0] p_Val2_36_fu_1376_p1;
wire   [30:0] trunc_ln368_3_fu_1380_p1;
wire   [31:0] p_Result_27_fu_1388_p3;
wire   [31:0] p_Val2_37_fu_1405_p1;
wire   [30:0] trunc_ln368_4_fu_1409_p1;
wire   [31:0] p_Result_28_fu_1417_p3;
wire   [31:0] p_Val2_38_fu_1434_p1;
wire   [30:0] trunc_ln368_5_fu_1438_p1;
wire   [31:0] p_Result_29_fu_1446_p3;
wire   [7:0] tmp_13_fu_1461_p4;
wire   [22:0] trunc_ln189_2_fu_1355_p1;
wire   [0:0] icmp_ln179_1_fu_1487_p2;
wire   [0:0] icmp_ln179_fu_1481_p2;
wire   [7:0] tmp_14_fu_1471_p4;
wire   [22:0] trunc_ln189_3_fu_1384_p1;
wire   [0:0] icmp_ln179_3_fu_1505_p2;
wire   [0:0] icmp_ln179_2_fu_1499_p2;
wire   [0:0] and_ln179_fu_1517_p2;
wire   [0:0] grp_fu_807_p2;
wire   [7:0] tmp_16_fu_1529_p4;
wire   [22:0] trunc_ln189_4_fu_1413_p1;
wire   [0:0] icmp_ln179_5_fu_1545_p2;
wire   [0:0] icmp_ln179_4_fu_1539_p2;
wire   [0:0] and_ln179_3_fu_1557_p2;
wire   [0:0] grp_fu_811_p2;
wire   [7:0] tmp_18_fu_1569_p4;
wire   [22:0] trunc_ln189_5_fu_1442_p1;
wire   [0:0] icmp_ln179_7_fu_1585_p2;
wire   [0:0] icmp_ln179_6_fu_1579_p2;
wire   [0:0] and_ln179_5_fu_1597_p2;
wire   [0:0] grp_fu_815_p2;
wire   [0:0] and_ln179_4_fu_1563_p2;
wire   [0:0] and_ln179_6_fu_1603_p2;
wire   [0:0] and_ln179_7_fu_1609_p2;
wire   [0:0] and_ln179_2_fu_1523_p2;
wire   [0:0] grp_fu_819_p2;
wire   [0:0] and_ln184_1_fu_1627_p2;
wire   [0:0] tmp_21_fu_823_p2;
wire   [0:0] and_ln184_3_fu_1639_p2;
wire   [0:0] tmp_22_fu_827_p2;
wire   [0:0] tmp_23_fu_831_p2;
wire   [0:0] tmp_24_fu_835_p2;
wire   [0:0] and_ln189_6_fu_1663_p2;
wire   [0:0] tmp_25_fu_839_p2;
wire   [0:0] and_ln189_5_fu_1657_p2;
wire   [0:0] and_ln189_7_fu_1669_p2;
wire   [0:0] and_ln189_8_fu_1675_p2;
wire   [0:0] and_ln189_4_fu_1651_p2;
wire   [0:0] and_ln189_2_fu_1681_p2;
wire   [0:0] and_ln179_1_fu_1615_p2;
wire   [0:0] and_ln184_2_fu_1633_p2;
wire   [0:0] and_ln184_4_fu_1645_p2;
wire   [0:0] and_ln184_fu_1621_p2;
wire   [0:0] xor_ln179_fu_1711_p2;
wire   [0:0] and_ln184_6_fu_1723_p2;
wire   [0:0] and_ln184_5_fu_1717_p2;
wire   [0:0] and_ln184_7_fu_1729_p2;
wire   [31:0] d1_fu_1703_p3;
wire   [31:0] d2_fu_1743_p3;
wire   [31:0] d3_4_fu_1687_p3;
wire   [31:0] d3_5_fu_1759_p3;
wire   [31:0] largest_6_fu_1695_p3;
wire   [31:0] largest_7_fu_1775_p3;
wire   [31:0] bitcast_ln201_1_fu_1792_p1;
wire   [7:0] tmp_26_fu_1796_p4;
wire   [22:0] trunc_ln201_1_fu_1806_p1;
wire   [0:0] icmp_ln201_3_fu_1816_p2;
wire   [0:0] icmp_ln201_2_fu_1810_p2;
wire   [0:0] or_ln201_1_fu_1822_p2;
wire   [0:0] tmp_27_fu_843_p2;
wire   [31:0] p_Val2_s_fu_1834_p1;
wire   [30:0] trunc_ln368_fu_1838_p1;
wire   [31:0] p_Result_30_fu_1846_p3;
wire   [31:0] p_Val2_34_fu_1860_p1;
wire   [30:0] trunc_ln368_1_fu_1864_p1;
wire   [31:0] p_Result_31_fu_1872_p3;
wire   [7:0] tmp_1_fu_1885_p4;
wire   [22:0] trunc_ln189_fu_1842_p1;
wire   [0:0] icmp_ln189_1_fu_1901_p2;
wire   [0:0] icmp_ln189_fu_1895_p2;
wire   [7:0] tmp_4_fu_1913_p4;
wire   [22:0] trunc_ln189_1_fu_1868_p1;
wire   [0:0] icmp_ln189_3_fu_1929_p2;
wire   [0:0] icmp_ln189_2_fu_1923_p2;
wire   [0:0] and_ln189_1_fu_1941_p2;
wire   [0:0] and_ln189_3_fu_1947_p2;
wire   [0:0] and_ln189_fu_1953_p2;
wire   [31:0] bitcast_ln201_fu_1976_p1;
wire   [7:0] tmp_11_fu_1980_p4;
wire   [22:0] trunc_ln201_fu_1990_p1;
wire   [0:0] icmp_ln201_1_fu_2000_p2;
wire   [0:0] icmp_ln201_fu_1994_p2;
wire   [0:0] or_ln201_fu_2006_p2;
wire   [0:0] and_ln284_fu_2018_p2;
wire   [0:0] and_ln284_1_fu_2023_p2;
wire   [0:0] and_ln284_3_fu_2028_p2;
wire   [0:0] and_ln284_4_fu_2033_p2;
wire   [0:0] and_ln284_6_fu_2044_p2;
wire   [0:0] and_ln284_5_fu_2038_p2;
wire   [0:0] p_Result_s_fu_2056_p3;
wire   [31:0] p_Result_25_fu_2063_p3;
wire   [31:0] bitcast_ln155_3_fu_2075_p1;
wire   [31:0] xor_ln155_1_fu_2079_p2;
wire   [31:0] bitcast_ln155_5_fu_2090_p1;
wire   [31:0] xor_ln155_2_fu_2094_p2;
wire   [31:0] bitcast_ln444_fu_2105_p1;
wire   [31:0] xor_ln444_fu_2109_p2;
wire   [31:0] bitcast_ln155_fu_2120_p1;
wire   [31:0] xor_ln155_fu_2124_p2;
wire   [0:0] and_ln306_1_fu_2135_p2;
wire   [0:0] and_ln306_2_fu_2140_p2;
wire   [4:0] zext_ln114_fu_2168_p1;
wire   [4:0] add_ln114_fu_2172_p2;
wire   [4:0] add_ln114_2_fu_2183_p2;
wire   [2:0] add_ln521_fu_2194_p2;
wire   [31:0] zext_ln521_fu_2198_p1;
wire   [31:0] zext_ln519_fu_2219_p1;
wire   [4:0] zext_ln114_3_fu_2228_p1;
wire   [4:0] add_ln114_3_fu_2232_p2;
wire   [4:0] add_ln114_4_fu_2243_p2;
reg   [1:0] grp_fu_667_opcode;
wire    ap_block_pp2_stage1_00001;
wire    ap_block_pp3_stage1_00001;
wire    ap_block_pp2_stage2_00001;
wire    ap_block_pp2_stage3_00001;
wire    ap_block_pp2_stage0_00001;
wire    ap_block_pp3_stage2_00001;
wire    ap_block_pp3_stage3_00001;
wire    ap_block_pp3_stage0_00001;
reg   [1:0] grp_fu_671_opcode;
reg   [1:0] grp_fu_677_opcode;
reg   [4:0] grp_fu_807_opcode;
reg   [4:0] grp_fu_811_opcode;
reg   [4:0] grp_fu_815_opcode;
reg   [4:0] grp_fu_819_opcode;
reg   [66:0] ap_NS_fsm;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp3_stage2_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 67'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

music_faddfsub_32jbC #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_faddfsub_32jbC_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_667_p0),
    .din1(grp_fu_667_p1),
    .opcode(grp_fu_667_opcode),
    .ce(1'b1),
    .dout(grp_fu_667_p2)
);

music_faddfsub_32jbC #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_faddfsub_32jbC_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_671_p0),
    .din1(grp_fu_671_p1),
    .opcode(grp_fu_671_opcode),
    .ce(1'b1),
    .dout(grp_fu_671_p2)
);

music_faddfsub_32jbC #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_faddfsub_32jbC_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_677_p0),
    .din1(grp_fu_677_p1),
    .opcode(grp_fu_677_opcode),
    .ce(1'b1),
    .dout(grp_fu_677_p2)
);

music_fadd_32ns_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fadd_32ns_3kbM_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_729_p2),
    .din1(grp_fu_735_p2),
    .ce(1'b1),
    .dout(grp_fu_681_p2)
);

music_fsub_32ns_3lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsub_32ns_3lbW_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_741_p2),
    .din1(grp_fu_747_p2),
    .ce(1'b1),
    .dout(grp_fu_685_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_694_p0),
    .din1(grp_fu_694_p1),
    .ce(1'b1),
    .dout(grp_fu_694_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_699_p0),
    .din1(grp_fu_699_p1),
    .ce(1'b1),
    .dout(grp_fu_699_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_704_p0),
    .din1(grp_fu_704_p1),
    .ce(1'b1),
    .dout(grp_fu_704_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_717_p0),
    .din1(grp_fu_717_p1),
    .ce(1'b1),
    .dout(grp_fu_717_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_723_p0),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_723_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_879),
    .din1(ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4),
    .ce(1'b1),
    .dout(grp_fu_729_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_889),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_735_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_889),
    .din1(ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4),
    .ce(1'b1),
    .dout(grp_fu_741_p2)
);

music_fmul_32ns_3mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3mb6_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_879),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_747_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_784_p0),
    .din1(grp_fu_784_p1),
    .ce(1'b1),
    .dout(grp_fu_784_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_788_p0),
    .din1(grp_fu_788_p1),
    .ce(1'b1),
    .dout(grp_fu_788_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_792_p0),
    .din1(grp_fu_792_p1),
    .ce(1'b1),
    .dout(grp_fu_792_p2)
);

music_fdiv_32ns_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fdiv_32ns_3ncg_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_i_i2_reg_2598),
    .din1(tmp_4_i_i_reg_2580),
    .ce(1'b1),
    .dout(grp_fu_799_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U39(
    .din0(grp_fu_807_p0),
    .din1(grp_fu_807_p1),
    .opcode(grp_fu_807_opcode),
    .dout(grp_fu_807_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U40(
    .din0(grp_fu_811_p0),
    .din1(grp_fu_811_p1),
    .opcode(grp_fu_811_opcode),
    .dout(grp_fu_811_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U41(
    .din0(grp_fu_815_p0),
    .din1(grp_fu_815_p1),
    .opcode(grp_fu_815_opcode),
    .dout(grp_fu_815_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U42(
    .din0(grp_fu_819_p0),
    .din1(grp_fu_819_p1),
    .opcode(grp_fu_819_opcode),
    .dout(grp_fu_819_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U43(
    .din0(d2_5_fu_1396_p1),
    .din1(largest_9_fu_1425_p1),
    .opcode(5'd2),
    .dout(tmp_21_fu_823_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U44(
    .din0(d2_5_fu_1396_p1),
    .din1(d3_7_fu_1454_p1),
    .opcode(5'd2),
    .dout(tmp_22_fu_827_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U45(
    .din0(largest_9_fu_1425_p1),
    .din1(d1_4_fu_1367_p1),
    .opcode(5'd2),
    .dout(tmp_23_fu_831_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U46(
    .din0(largest_9_fu_1425_p1),
    .din1(d2_5_fu_1396_p1),
    .opcode(5'd2),
    .dout(tmp_24_fu_835_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U47(
    .din0(largest_9_fu_1425_p1),
    .din1(d3_7_fu_1454_p1),
    .opcode(5'd2),
    .dout(tmp_25_fu_839_p2)
);

music_fcmp_32ns_3ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
music_fcmp_32ns_3ocq_U48(
    .din0(largest_8_fu_1783_p3),
    .din1(32'd0),
    .opcode(5'd1),
    .dout(tmp_27_fu_843_p2)
);

music_fsqrt_32ns_pcA #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fsqrt_32ns_pcA_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(reg_931),
    .ce(1'b1),
    .dout(grp_fu_852_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln486_fu_1178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state59) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage3_subdone) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp2_stage3_subdone) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state70) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state69)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage3_subdone) & (1'b1 == ap_CS_fsm_pp3_stage3))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp3_stage1_subdone) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp3_stage3_subdone) & (1'b1 == ap_CS_fsm_pp3_stage3)))) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state69)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c12_0_i_reg_421 <= 3'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln480_fu_1141_p2 == 1'd0))) begin
        c12_0_i_reg_421 <= c_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0))) begin
        c_0_i_reg_410 <= c_2_fu_1114_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln471_fu_1068_p2 == 1'd0))) begin
        c_0_i_reg_410 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_1068_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_0_i_reg_454 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        i_0_i_reg_454 <= grp_fu_858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_1068_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten_reg_432 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        indvar_flatten_reg_432 <= add_ln486_reg_2350;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_1068_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        j_0_i_reg_443 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state80)) begin
        j_0_i_reg_443 <= select_ln486_3_reg_2369;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln519_reg_2670 == 1'd0))) begin
        k13_0_i_reg_656 <= k_1_reg_2674;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        k13_0_i_reg_656 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln511_reg_2628 == 1'd0))) begin
        k_0_i_reg_645 <= k_reg_2632;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        k_0_i_reg_645 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln201_fu_2012_p2) & (select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        mag_M_real_reg_632 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state52) & (1'd0 == and_ln201_reg_2531))) begin
        mag_M_real_reg_632 <= grp_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((select_ln486_1_reg_2360 == 1'd0)) begin
            p_r_M_imag_2_reg_609 <= tmp_M_imag_4_fu_2085_p1;
        end else if ((select_ln486_1_reg_2360 == 1'd1)) begin
            p_r_M_imag_2_reg_609 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((select_ln486_1_reg_2360 == 1'd0)) begin
            p_r_M_imag_3_reg_575 <= tmp_M_imag_6_fu_2100_p1;
        end else if ((select_ln486_1_reg_2360 == 1'd1)) begin
            p_r_M_imag_3_reg_575 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((select_ln486_1_reg_2360 == 1'd0)) begin
            p_r_M_imag_5_reg_552 <= ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4;
        end else if ((select_ln486_1_reg_2360 == 1'd1)) begin
            p_r_M_imag_5_reg_552 <= tmp_M_imag_2_fu_2130_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((select_ln486_1_reg_2360 == 1'd0)) begin
            p_r_M_real_2_reg_620 <= ap_phi_mux_tmp_M_real_1_phi_fu_480_p4;
        end else if ((select_ln486_1_reg_2360 == 1'd1)) begin
            p_r_M_real_2_reg_620 <= 32'd1065353216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((select_ln486_1_reg_2360 == 1'd0)) begin
            p_r_M_real_3_reg_597 <= ap_phi_mux_tmp_M_real_2_phi_fu_501_p4;
        end else if ((select_ln486_1_reg_2360 == 1'd1)) begin
            p_r_M_real_3_reg_597 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((select_ln486_1_reg_2360 == 1'd0)) begin
            p_r_M_real_5_reg_586 <= bitcast_ln444_1_fu_2115_p1;
        end else if ((select_ln486_1_reg_2360 == 1'd1)) begin
            p_r_M_real_5_reg_586 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((select_ln486_1_reg_2360 == 1'd0)) begin
            p_r_M_real_6_reg_563 <= ap_phi_mux_tmp_M_real_1_phi_fu_480_p4;
        end else if ((select_ln486_1_reg_2360 == 1'd1)) begin
            p_r_M_real_6_reg_563 <= ap_phi_mux_tmp_M_real_phi_fu_523_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln459_fu_1018_p2 == 1'd0))) begin
        phi_ln459_1_reg_364 <= add_ln459_1_fu_1012_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_ln459_1_reg_364 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_fu_1018_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln459_1_fu_1024_p2 == 1'd0))) begin
        phi_ln459_reg_352 <= add_ln459_reg_2254;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln459_reg_352 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln460_fu_1056_p2 == 1'd0))) begin
        phi_ln460_1_reg_387 <= add_ln460_1_fu_1050_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_ln460_1_reg_387 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_1_fu_1024_p2 == 1'd1) & (icmp_ln459_fu_1018_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln460_reg_375 <= 2'd0;
    end else if (((icmp_ln460_fu_1056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln460_1_fu_1062_p2 == 1'd0))) begin
        phi_ln460_reg_375 <= add_ln460_reg_2270;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln460_1_fu_1062_p2 == 1'd1) & (icmp_ln460_fu_1056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        r_0_i_reg_398 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        r_0_i_reg_398 <= r_reg_2290;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln306_fu_2145_p2) & (1'b1 == ap_CS_fsm_state52))) begin
        s_tmp_M_imag_2_reg_530 <= 32'd0;
    end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln306_reg_2608))) begin
        s_tmp_M_imag_2_reg_530 <= grp_fu_788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln284_2_reg_2546) & (select_ln486_1_reg_2360 == 1'd0))) begin
        s_tmp_M_imag_reg_508 <= grp_fu_799_p2;
    end else if (((1'd1 == and_ln284_2_fu_2050_p2) & (1'b1 == ap_CS_fsm_state29))) begin
        s_tmp_M_imag_reg_508 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln201_1_fu_1828_p2) & (1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        sqrt_mag_a_mag_b_reg_465 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state29) & (1'd0 == and_ln201_1_reg_2495))) begin
        sqrt_mag_a_mag_b_reg_465 <= grp_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln284_2_reg_2546) & (select_ln486_1_reg_2360 == 1'd0))) begin
        tmp_M_imag_3_reg_486 <= grp_fu_788_p2;
    end else if (((1'd1 == and_ln284_2_fu_2050_p2) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_M_imag_3_reg_486 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln284_2_reg_2546) & (select_ln486_1_reg_2360 == 1'd0))) begin
        tmp_M_real_1_reg_477 <= grp_fu_784_p2;
    end else if (((1'd1 == and_ln284_2_fu_2050_p2) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_M_real_1_reg_477 <= c_tmp_M_real_fu_2071_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln284_2_reg_2546) & (select_ln486_1_reg_2360 == 1'd0))) begin
        tmp_M_real_2_reg_497 <= grp_fu_792_p2;
    end else if (((1'd1 == and_ln284_2_fu_2050_p2) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_M_real_2_reg_497 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln306_fu_2145_p2) & (1'b1 == ap_CS_fsm_state52))) begin
        tmp_M_real_reg_519 <= 32'd1065353216;
    end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln306_reg_2608))) begin
        tmp_M_real_reg_519 <= grp_fu_784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln471_fu_1068_p2 == 1'd0))) begin
        Qi_M_imag_addr_1_reg_2306 <= zext_ln1067_2_fu_1102_p1;
        Qi_M_real_addr_1_reg_2301 <= zext_ln1067_2_fu_1102_p1;
        zext_ln1067_1_reg_2295[4 : 2] <= zext_ln1067_1_fu_1092_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_fu_2223_p2 == 1'd0) & (icmp_ln519_fu_2207_p2 == 1'd0))) begin
        Qi_M_imag_addr_3_reg_2694 <= zext_ln114_4_fu_2237_p1;
        Qi_M_imag_addr_4_reg_2700 <= zext_ln114_5_fu_2248_p1;
        Qi_M_real_addr_3_reg_2683 <= zext_ln114_4_fu_2237_p1;
        Qi_M_real_addr_4_reg_2689 <= zext_ln114_5_fu_2248_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        Qi_M_imag_addr_3_reg_2694_pp3_iter1_reg <= Qi_M_imag_addr_3_reg_2694;
        Qi_M_imag_addr_4_reg_2700_pp3_iter1_reg <= Qi_M_imag_addr_4_reg_2700;
        Qi_M_imag_addr_4_reg_2700_pp3_iter2_reg <= Qi_M_imag_addr_4_reg_2700_pp3_iter1_reg;
        Qi_M_real_addr_3_reg_2683_pp3_iter1_reg <= Qi_M_real_addr_3_reg_2683;
        Qi_M_real_addr_4_reg_2689_pp3_iter1_reg <= Qi_M_real_addr_4_reg_2689;
        Qi_M_real_addr_4_reg_2689_pp3_iter2_reg <= Qi_M_real_addr_4_reg_2689_pp3_iter1_reg;
        icmp_ln519_reg_2670 <= icmp_ln519_fu_2207_p2;
        icmp_ln521_reg_2679_pp3_iter1_reg <= icmp_ln521_reg_2679;
        icmp_ln521_reg_2679_pp3_iter2_reg <= icmp_ln521_reg_2679_pp3_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln499_fu_1293_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln486_fu_1178_p2 == 1'd0))) begin
        Ri_M_imag_addr_2_reg_2405 <= zext_ln503_1_fu_1317_p1;
        Ri_M_imag_addr_3_reg_2422 <= zext_ln503_3_fu_1341_p1;
        Ri_M_real_addr_2_reg_2399 <= zext_ln503_1_fu_1317_p1;
        Ri_M_real_addr_3_reg_2417 <= zext_ln503_3_fu_1341_p1;
        zext_ln503_2_reg_2411[3 : 2] <= zext_ln503_2_fu_1331_p1[3 : 2];
        zext_ln503_reg_2393[3 : 2] <= zext_ln503_fu_1307_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_fu_2163_p2 == 1'd0) & (icmp_ln511_fu_2151_p2 == 1'd0))) begin
        Ri_M_imag_addr_4_reg_2653 <= zext_ln114_1_fu_2177_p1;
        Ri_M_imag_addr_5_reg_2659 <= zext_ln114_2_fu_2188_p1;
        Ri_M_real_addr_4_reg_2641 <= zext_ln114_1_fu_2177_p1;
        Ri_M_real_addr_5_reg_2647 <= zext_ln114_2_fu_2188_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        Ri_M_imag_addr_4_reg_2653_pp2_iter1_reg <= Ri_M_imag_addr_4_reg_2653;
        Ri_M_imag_addr_5_reg_2659_pp2_iter1_reg <= Ri_M_imag_addr_5_reg_2659;
        Ri_M_imag_addr_5_reg_2659_pp2_iter2_reg <= Ri_M_imag_addr_5_reg_2659_pp2_iter1_reg;
        Ri_M_real_addr_4_reg_2641_pp2_iter1_reg <= Ri_M_real_addr_4_reg_2641;
        Ri_M_real_addr_5_reg_2647_pp2_iter1_reg <= Ri_M_real_addr_5_reg_2647;
        Ri_M_real_addr_5_reg_2647_pp2_iter2_reg <= Ri_M_real_addr_5_reg_2647_pp2_iter1_reg;
        icmp_ln511_reg_2628 <= icmp_ln511_fu_2151_p2;
        icmp_ln513_reg_2637_pp2_iter1_reg <= icmp_ln513_reg_2637;
        icmp_ln513_reg_2637_pp2_iter2_reg <= icmp_ln513_reg_2637_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln459_reg_2254 <= add_ln459_fu_992_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln460_reg_2270 <= add_ln460_fu_1030_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln486_reg_2350 <= add_ln486_fu_1184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        add_ln521_1_reg_2665 <= add_ln521_1_fu_2202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        and_ln201_1_reg_2495 <= and_ln201_1_fu_1828_p2;
        d1_3_reg_2472[30 : 0] <= d1_3_fu_1735_p3[30 : 0];
        d1_4_reg_2432[30 : 0] <= d1_4_fu_1367_p1[30 : 0];
        d2_4_reg_2477[30 : 0] <= d2_4_fu_1751_p3[30 : 0];
        d2_5_reg_2437[30 : 0] <= d2_5_fu_1396_p1[30 : 0];
        d3_6_reg_2482[30 : 0] <= d3_6_fu_1767_p3[30 : 0];
        d3_7_reg_2447[30 : 0] <= d3_7_fu_1454_p1[30 : 0];
        largest_8_reg_2487[30 : 0] <= largest_8_fu_1783_p3[30 : 0];
        largest_9_reg_2442[30 : 0] <= largest_9_fu_1425_p1[30 : 0];
        or_ln179_1_reg_2457 <= or_ln179_1_fu_1511_p2;
        or_ln179_2_reg_2462 <= or_ln179_2_fu_1551_p2;
        or_ln179_3_reg_2467 <= or_ln179_3_fu_1591_p2;
        or_ln179_reg_2452 <= or_ln179_fu_1493_p2;
        p_Val2_39_reg_2427 <= p_Val2_39_fu_1347_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        and_ln201_reg_2531 <= and_ln201_fu_2012_p2;
        d3_1_reg_2526[30 : 0] <= d3_1_fu_1968_p3[30 : 0];
        d3_reg_2504[30 : 0] <= d3_fu_1880_p1[30 : 0];
        largest_10_reg_2499[30 : 0] <= largest_10_fu_1854_p1[30 : 0];
        largest_1_reg_2519[30 : 0] <= largest_1_fu_1959_p3[30 : 0];
        or_ln189_1_reg_2514 <= or_ln189_1_fu_1935_p2;
        or_ln189_reg_2509 <= or_ln189_fu_1907_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        and_ln284_2_reg_2546 <= and_ln284_2_fu_2050_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        and_ln306_reg_2608 <= and_ln306_fu_2145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln480_reg_2322 <= icmp_ln480_fu_1141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln511_fu_2151_p2 == 1'd0))) begin
        icmp_ln513_reg_2637 <= icmp_ln513_fu_2163_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln519_fu_2207_p2 == 1'd0))) begin
        icmp_ln521_reg_2679 <= icmp_ln521_fu_2223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        k_1_reg_2674 <= k_1_fu_2213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        k_reg_2632 <= k_fu_2157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_2679 == 1'd0) & (icmp_ln519_reg_2670 == 1'd0))) begin
        p_t_imag_2_reg_2711 <= Qi_M_imag_q0;
        p_t_imag_3_reg_2723 <= Qi_M_imag_q1;
        p_t_real_2_reg_2705 <= Qi_M_real_q0;
        p_t_real_3_reg_2717 <= Qi_M_real_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        r_reg_2290 <= r_fu_1074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_2637 == 1'd0) & (icmp_ln511_reg_2628 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        reg_863 <= Ri_M_real_q0;
        reg_871 <= Ri_M_imag_q0;
        reg_879 <= Ri_M_real_q1;
        reg_889 <= Ri_M_imag_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_899 <= grp_fu_784_p2;
        reg_905 <= grp_fu_788_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_2679 == 1'd0) & (icmp_ln519_reg_2670 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_2637 == 1'd0) & (icmp_ln511_reg_2628 == 1'd0)))) begin
        reg_931 <= grp_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_2679 == 1'd0) & (icmp_ln519_reg_2670 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_2637 == 1'd0) & (icmp_ln511_reg_2628 == 1'd0)))) begin
        reg_938 <= grp_fu_671_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_reg_2679 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_reg_2637 == 1'd0)))) begin
        reg_956 <= grp_fu_667_p2;
        reg_961 <= grp_fu_671_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        reg_966 <= grp_fu_667_p2;
        reg_971 <= grp_fu_671_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0)))) begin
        reg_976 <= grp_fu_671_p2;
        reg_981 <= grp_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0)))) begin
        reg_986 <= grp_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln486_fu_1178_p2 == 1'd0))) begin
        select_ln486_1_reg_2360 <= select_ln486_1_fu_1217_p3;
        select_ln486_3_reg_2369 <= select_ln486_3_fu_1253_p3;
        select_ln486_4_reg_2374 <= select_ln486_4_fu_1271_p3;
        select_ln486_reg_2355 <= select_ln486_fu_1196_p3;
        xor_ln486_reg_2379 <= xor_ln486_fu_1283_p2;
        zext_ln486_reg_2364[0] <= zext_ln486_fu_1229_p1[0];
        zext_ln498_reg_2384[1 : 0] <= zext_ln498_fu_1289_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        tmp_2_i_i1_reg_2612 <= grp_fu_667_p2;
        tmp_4_i_i1_reg_2617 <= grp_fu_671_p2;
        tmp_7_i_i1_reg_2623 <= grp_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        tmp_2_i_i2_reg_2593 <= grp_fu_681_p2;
        tmp_2_i_i_reg_2575 <= grp_fu_667_p2;
        tmp_4_i_i_reg_2580 <= grp_fu_671_p2;
        tmp_7_i_i2_reg_2598 <= grp_fu_685_p2;
        tmp_7_i_i_reg_2588 <= grp_fu_677_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        x3_1_reg_2535 <= grp_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln480_fu_1141_p2 == 1'd0))) begin
        zext_ln482_1_reg_2331[5 : 0] <= zext_ln482_1_fu_1162_p1[5 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        A_M_imag_ce0 = 1'b1;
    end else begin
        A_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        A_M_real_ce0 = 1'b1;
    end else begin
        A_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        Qi_M_imag_address0 = zext_ln114_4_fu_2237_p1;
    end else if (((icmp_ln474_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0))) begin
        Qi_M_imag_address0 = Qi_M_imag_addr_1_reg_2306;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_1120_p2 == 1'd0) & (icmp_ln472_fu_1108_p2 == 1'd0))) begin
        Qi_M_imag_address0 = zext_ln1067_4_fu_1135_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Qi_M_imag_address0 = zext_ln1027_fu_1006_p1;
    end else begin
        Qi_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        Qi_M_imag_address1 = Qi_M_imag_addr_4_reg_2700_pp3_iter2_reg;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3))) begin
        Qi_M_imag_address1 = Qi_M_imag_addr_3_reg_2694_pp3_iter1_reg;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        Qi_M_imag_address1 = zext_ln114_5_fu_2248_p1;
    end else begin
        Qi_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_1120_p2 == 1'd0) & (icmp_ln472_fu_1108_p2 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_imag_ce0 = 1'b1;
    end else begin
        Qi_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp3_stage3_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_imag_ce1 = 1'b1;
    end else begin
        Qi_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_1120_p2 == 1'd0) & (icmp_ln472_fu_1108_p2 == 1'd0)))) begin
        Qi_M_imag_we0 = 1'b1;
    end else begin
        Qi_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln521_reg_2679_pp3_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp3_stage3_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0)))) begin
        Qi_M_imag_we1 = 1'b1;
    end else begin
        Qi_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        Qi_M_real_address0 = zext_ln114_4_fu_2237_p1;
    end else if (((icmp_ln474_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0))) begin
        Qi_M_real_address0 = Qi_M_real_addr_1_reg_2301;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_1120_p2 == 1'd0) & (icmp_ln472_fu_1108_p2 == 1'd0))) begin
        Qi_M_real_address0 = zext_ln1067_4_fu_1135_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Qi_M_real_address0 = zext_ln1027_fu_1006_p1;
    end else begin
        Qi_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        Qi_M_real_address1 = Qi_M_real_addr_4_reg_2689_pp3_iter2_reg;
    end else if (((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2))) begin
        Qi_M_real_address1 = Qi_M_real_addr_3_reg_2683_pp3_iter1_reg;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        Qi_M_real_address1 = zext_ln114_5_fu_2248_p1;
    end else begin
        Qi_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_1120_p2 == 1'd0) & (icmp_ln472_fu_1108_p2 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_real_ce0 = 1'b1;
    end else begin
        Qi_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)))) begin
        Qi_M_real_ce1 = 1'b1;
    end else begin
        Qi_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0))) begin
        Qi_M_real_d0 = 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_1120_p2 == 1'd0) & (icmp_ln472_fu_1108_p2 == 1'd0)))) begin
        Qi_M_real_d0 = 32'd0;
    end else begin
        Qi_M_real_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        Qi_M_real_d1 = reg_986;
    end else if (((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2))) begin
        Qi_M_real_d1 = grp_fu_667_p2;
    end else begin
        Qi_M_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln474_fu_1120_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_1120_p2 == 1'd0) & (icmp_ln472_fu_1108_p2 == 1'd0)))) begin
        Qi_M_real_we0 = 1'b1;
    end else begin
        Qi_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln521_reg_2679_pp3_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp3_stage2_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0)))) begin
        Qi_M_real_we1 = 1'b1;
    end else begin
        Qi_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_imag_address0 = Ri_M_imag_addr_5_reg_2659_pp2_iter2_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        Ri_M_imag_address0 = zext_ln114_1_fu_2177_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_imag_address0 = zext_ln503_1_fu_1317_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Ri_M_imag_address0 = zext_ln482_1_reg_2331;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_imag_address0 = zext_ln1027_1_fu_1044_p1;
    end else begin
        Ri_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_4_reg_2653_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        Ri_M_imag_address1 = zext_ln114_2_fu_2188_p1;
    end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_3_reg_2422;
    end else if (((1'b1 == ap_CS_fsm_state36) & (select_ln486_1_reg_2360 == 1'd0))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_2_reg_2405;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_imag_address1 = zext_ln503_3_fu_1341_p1;
    end else begin
        Ri_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        Ri_M_imag_ce0 = 1'b1;
    end else begin
        Ri_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == ap_CS_fsm_state36) & (select_ln486_1_reg_2360 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        Ri_M_imag_ce1 = 1'b1;
    end else begin
        Ri_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_imag_d0 = grp_fu_677_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Ri_M_imag_d0 = A_M_imag_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_imag_d0 = 32'd0;
    end else begin
        Ri_M_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3))) begin
        Ri_M_imag_d1 = grp_fu_677_p2;
    end else if ((((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == ap_CS_fsm_state36) & (select_ln486_1_reg_2360 == 1'd0)))) begin
        Ri_M_imag_d1 = 32'd0;
    end else begin
        Ri_M_imag_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln480_reg_2322 == 1'd0)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_2637_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        Ri_M_imag_we0 = 1'b1;
    end else begin
        Ri_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == ap_CS_fsm_state36) & (select_ln486_1_reg_2360 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0)))) begin
        Ri_M_imag_we1 = 1'b1;
    end else begin
        Ri_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_real_address0 = Ri_M_real_addr_5_reg_2647_pp2_iter2_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        Ri_M_real_address0 = zext_ln114_1_fu_2177_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_real_address0 = zext_ln503_1_fu_1317_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Ri_M_real_address0 = zext_ln482_1_reg_2331;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_real_address0 = zext_ln1027_1_fu_1044_p1;
    end else begin
        Ri_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
        Ri_M_real_address1 = Ri_M_real_addr_4_reg_2641_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        Ri_M_real_address1 = zext_ln114_2_fu_2188_p1;
    end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        Ri_M_real_address1 = Ri_M_real_addr_3_reg_2417;
    end else if (((1'b1 == ap_CS_fsm_state36) & (select_ln486_1_reg_2360 == 1'd0))) begin
        Ri_M_real_address1 = Ri_M_real_addr_2_reg_2399;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_real_address1 = zext_ln503_3_fu_1341_p1;
    end else begin
        Ri_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        Ri_M_real_ce0 = 1'b1;
    end else begin
        Ri_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == ap_CS_fsm_state36) & (select_ln486_1_reg_2360 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        Ri_M_real_ce1 = 1'b1;
    end else begin
        Ri_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_real_d0 = reg_986;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Ri_M_real_d0 = A_M_real_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_real_d0 = 32'd0;
    end else begin
        Ri_M_real_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2))) begin
        Ri_M_real_d1 = grp_fu_667_p2;
    end else if ((((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == ap_CS_fsm_state36) & (select_ln486_1_reg_2360 == 1'd0)))) begin
        Ri_M_real_d1 = ap_phi_mux_p_f_assign_phi_fu_544_p4;
    end else begin
        Ri_M_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln480_reg_2322 == 1'd0)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_2637_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        Ri_M_real_we0 = 1'b1;
    end else begin
        Ri_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36)) | ((1'b1 == ap_CS_fsm_state36) & (select_ln486_1_reg_2360 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0)))) begin
        Ri_M_real_we1 = 1'b1;
    end else begin
        Ri_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln480_fu_1141_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln511_fu_2151_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state59 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state59 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln519_fu_2207_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state70 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state70 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln486_fu_1178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln519_reg_2670 == 1'd0))) begin
        ap_phi_mux_k13_0_i_phi_fu_660_p4 = k_1_reg_2674;
    end else begin
        ap_phi_mux_k13_0_i_phi_fu_660_p4 = k13_0_i_reg_656;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln511_reg_2628 == 1'd0))) begin
        ap_phi_mux_k_0_i_phi_fu_649_p4 = k_reg_2632;
    end else begin
        ap_phi_mux_k_0_i_phi_fu_649_p4 = k_0_i_reg_645;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) & (1'd0 == and_ln201_reg_2531))) begin
        ap_phi_mux_mag_M_real_phi_fu_637_p4 = grp_fu_694_p2;
    end else begin
        ap_phi_mux_mag_M_real_phi_fu_637_p4 = mag_M_real_reg_632;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        if ((select_ln486_1_reg_2360 == 1'd0)) begin
            ap_phi_mux_p_f_assign_phi_fu_544_p4 = sqrt_mag_a_mag_b_reg_465;
        end else if ((select_ln486_1_reg_2360 == 1'd1)) begin
            ap_phi_mux_p_f_assign_phi_fu_544_p4 = mag_M_real_reg_632;
        end else begin
            ap_phi_mux_p_f_assign_phi_fu_544_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_f_assign_phi_fu_544_p4 = 'bx;
    end
end

always @ (*) begin
    if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln306_reg_2608))) begin
        ap_phi_mux_s_tmp_M_imag_2_phi_fu_534_p4 = grp_fu_788_p2;
    end else begin
        ap_phi_mux_s_tmp_M_imag_2_phi_fu_534_p4 = s_tmp_M_imag_2_reg_530;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln284_2_reg_2546) & (select_ln486_1_reg_2360 == 1'd0))) begin
        ap_phi_mux_s_tmp_M_imag_phi_fu_512_p4 = grp_fu_799_p2;
    end else begin
        ap_phi_mux_s_tmp_M_imag_phi_fu_512_p4 = s_tmp_M_imag_reg_508;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'd0 == and_ln201_1_reg_2495))) begin
        ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4 = grp_fu_694_p2;
    end else begin
        ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4 = sqrt_mag_a_mag_b_reg_465;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln284_2_reg_2546) & (select_ln486_1_reg_2360 == 1'd0))) begin
        ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4 = grp_fu_788_p2;
    end else begin
        ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4 = tmp_M_imag_3_reg_486;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln284_2_reg_2546) & (select_ln486_1_reg_2360 == 1'd0))) begin
        ap_phi_mux_tmp_M_real_1_phi_fu_480_p4 = grp_fu_784_p2;
    end else begin
        ap_phi_mux_tmp_M_real_1_phi_fu_480_p4 = tmp_M_real_1_reg_477;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln284_2_reg_2546) & (select_ln486_1_reg_2360 == 1'd0))) begin
        ap_phi_mux_tmp_M_real_2_phi_fu_501_p4 = grp_fu_792_p2;
    end else begin
        ap_phi_mux_tmp_M_real_2_phi_fu_501_p4 = tmp_M_real_2_reg_497;
    end
end

always @ (*) begin
    if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state36) & (1'd0 == and_ln306_reg_2608))) begin
        ap_phi_mux_tmp_M_real_phi_fu_523_p4 = grp_fu_784_p2;
    end else begin
        ap_phi_mux_tmp_M_real_phi_fu_523_p4 = tmp_M_real_reg_519;
    end
end

always @ (*) begin
    if (((icmp_ln486_fu_1178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_reg_2679 == 1'd0) & (1'b0 == ap_block_pp3_stage0_00001)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_2679 == 1'd0) & (icmp_ln519_reg_2670 == 1'd0) & (1'b0 == ap_block_pp3_stage3_00001)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln521_reg_2679 == 1'd0) & (icmp_ln519_reg_2670 == 1'd0) & (1'b0 == ap_block_pp3_stage2_00001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_reg_2637 == 1'd0) & (1'b0 == ap_block_pp2_stage0_00001)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_2637 == 1'd0) & (icmp_ln511_reg_2628 == 1'd0) & (1'b0 == ap_block_pp2_stage3_00001)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_2637 == 1'd0) & (icmp_ln511_reg_2628 == 1'd0) & (1'b0 == ap_block_pp2_stage2_00001)))) begin
        grp_fu_667_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1_00001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_00001)))) begin
        grp_fu_667_opcode = 2'd0;
    end else begin
        grp_fu_667_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_667_p0 = reg_931;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state30) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_667_p0 = grp_fu_694_p2;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_667_p0 = reg_938;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_667_p0 = grp_fu_699_p2;
    end else begin
        grp_fu_667_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_667_p1 = reg_956;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state30) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_667_p1 = grp_fu_699_p2;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_667_p1 = reg_931;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_667_p1 = grp_fu_704_p2;
    end else begin
        grp_fu_667_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1_00001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_00001)))) begin
        grp_fu_671_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state20) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_reg_2679 == 1'd0) & (1'b0 == ap_block_pp3_stage0_00001)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_2679 == 1'd0) & (icmp_ln519_reg_2670 == 1'd0) & (1'b0 == ap_block_pp3_stage3_00001)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln521_reg_2679 == 1'd0) & (icmp_ln519_reg_2670 == 1'd0) & (1'b0 == ap_block_pp3_stage2_00001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_reg_2637 == 1'd0) & (1'b0 == ap_block_pp2_stage0_00001)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_2637 == 1'd0) & (icmp_ln511_reg_2628 == 1'd0) & (1'b0 == ap_block_pp2_stage3_00001)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_2637 == 1'd0) & (icmp_ln511_reg_2628 == 1'd0) & (1'b0 == ap_block_pp2_stage2_00001)))) begin
        grp_fu_671_opcode = 2'd0;
    end else begin
        grp_fu_671_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state30) | ((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_671_p0 = grp_fu_704_p2;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state20) | ((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_671_p0 = grp_fu_694_p2;
    end else begin
        grp_fu_671_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_671_p1 = grp_fu_699_p2;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_671_p1 = grp_fu_717_p2;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_671_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_671_p1 = 32'd1065353216;
    end else begin
        grp_fu_671_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_677_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage1_00001)) | ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_00001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage3_00001)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln521_reg_2679_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage2_00001)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_00001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage3_00001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage2_00001)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_2637_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_00001)))) begin
        grp_fu_677_opcode = 2'd0;
    end else begin
        grp_fu_677_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_677_p0 = reg_971;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_677_p0 = reg_966;
    end else if ((((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_677_p0 = reg_938;
    end else if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_677_p0 = grp_fu_704_p2;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_677_p0 = grp_fu_717_p2;
    end else begin
        grp_fu_677_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_677_p1 = reg_981;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (1'b0 == ap_block_pp3_stage3)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_677_p1 = reg_976;
    end else if ((((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_677_p1 = reg_961;
    end else if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_677_p1 = grp_fu_717_p2;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_677_p1 = grp_fu_723_p2;
    end else begin
        grp_fu_677_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_694_p0 = p_r_M_real_6_reg_563;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_694_p0 = p_r_M_real_5_reg_586;
    end else if ((((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_694_p0 = p_r_M_real_3_reg_597;
    end else if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_694_p0 = p_r_M_real_2_reg_620;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_694_p0 = reg_879;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_694_p0 = largest_1_reg_2519;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_694_p0 = reg_863;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_694_p0 = largest_8_reg_2487;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_694_p0 = reg_899;
    end else begin
        grp_fu_694_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3))) begin
        grp_fu_694_p1 = p_t_real_2_reg_2705;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)))) begin
        grp_fu_694_p1 = p_t_real_3_reg_2717;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_fu_694_p1 = Qi_M_real_q0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3))) begin
        grp_fu_694_p1 = reg_863;
    end else if ((((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_694_p1 = reg_879;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        grp_fu_694_p1 = Ri_M_real_q0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_694_p1 = ap_phi_mux_mag_M_real_phi_fu_637_p4;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_694_p1 = ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4;
    end else if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state28))) begin
        grp_fu_694_p1 = grp_fu_852_p2;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_694_p1 = reg_899;
    end else begin
        grp_fu_694_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_699_p0 = p_r_M_imag_5_reg_552;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_699_p0 = p_r_M_imag_3_reg_575;
    end else if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_699_p0 = p_r_M_imag_2_reg_609;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_699_p0 = reg_889;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_699_p0 = reg_871;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_699_p0 = reg_905;
    end else begin
        grp_fu_699_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3))) begin
        grp_fu_699_p1 = p_t_imag_2_reg_2711;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)))) begin
        grp_fu_699_p1 = p_t_imag_3_reg_2723;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_fu_699_p1 = Qi_M_imag_q0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3))) begin
        grp_fu_699_p1 = reg_871;
    end else if ((((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_699_p1 = reg_889;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        grp_fu_699_p1 = Ri_M_imag_q0;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_699_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state19))) begin
        grp_fu_699_p1 = reg_905;
    end else begin
        grp_fu_699_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_704_p0 = p_r_M_imag_5_reg_552;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_704_p0 = p_r_M_imag_3_reg_575;
    end else if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_704_p0 = p_r_M_imag_2_reg_609;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_704_p0 = ap_phi_mux_mag_M_real_phi_fu_637_p4;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_704_p0 = ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_704_p0 = x3_1_reg_2535;
    end else begin
        grp_fu_704_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3))) begin
        grp_fu_704_p1 = p_t_real_2_reg_2705;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)))) begin
        grp_fu_704_p1 = p_t_real_3_reg_2717;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_fu_704_p1 = Qi_M_real_q0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3))) begin
        grp_fu_704_p1 = reg_863;
    end else if ((((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_704_p1 = reg_879;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        grp_fu_704_p1 = Ri_M_real_q0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_704_p1 = ap_phi_mux_mag_M_real_phi_fu_637_p4;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_704_p1 = ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_704_p1 = x3_1_reg_2535;
    end else begin
        grp_fu_704_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_717_p0 = p_r_M_real_6_reg_563;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_717_p0 = p_r_M_real_5_reg_586;
    end else if ((((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_717_p0 = p_r_M_real_3_reg_597;
    end else if ((((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_717_p0 = p_r_M_real_2_reg_620;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_717_p0 = reg_889;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_717_p0 = reg_871;
    end else begin
        grp_fu_717_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3))) begin
        grp_fu_717_p1 = p_t_imag_2_reg_2711;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage2) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2)))) begin
        grp_fu_717_p1 = p_t_imag_3_reg_2723;
    end else if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        grp_fu_717_p1 = Qi_M_imag_q0;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3))) begin
        grp_fu_717_p1 = reg_871;
    end else if ((((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_717_p1 = reg_889;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        grp_fu_717_p1 = Ri_M_imag_q0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_717_p1 = ap_phi_mux_mag_M_real_phi_fu_637_p4;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_717_p1 = ap_phi_mux_sqrt_mag_a_mag_b_phi_fu_469_p4;
    end else begin
        grp_fu_717_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_723_p0 = reg_879;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_723_p0 = reg_863;
    end else begin
        grp_fu_723_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_784_p0 = tmp_2_i_i1_reg_2612;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_784_p0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_784_p0 = tmp_2_i_i_reg_2575;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_784_p0 = d1_3_reg_2472;
    end else begin
        grp_fu_784_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_784_p1 = tmp_4_i_i1_reg_2617;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_784_p1 = largest_1_reg_2519;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_784_p1 = tmp_4_i_i_reg_2580;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_784_p1 = largest_8_reg_2487;
    end else begin
        grp_fu_784_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_788_p0 = tmp_7_i_i1_reg_2623;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_788_p0 = d3_1_reg_2526;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_788_p0 = tmp_7_i_i_reg_2588;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_788_p0 = d2_4_reg_2477;
    end else begin
        grp_fu_788_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_788_p1 = tmp_4_i_i1_reg_2617;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_788_p1 = largest_1_reg_2519;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_788_p1 = tmp_4_i_i_reg_2580;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_788_p1 = largest_8_reg_2487;
    end else begin
        grp_fu_788_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_792_p0 = tmp_2_i_i2_reg_2593;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_792_p0 = d3_6_reg_2482;
    end else begin
        grp_fu_792_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_792_p1 = tmp_4_i_i_reg_2580;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_792_p1 = largest_8_reg_2487;
    end else begin
        grp_fu_792_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_807_opcode = 5'd1;
    end else if ((((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0)))) begin
        grp_fu_807_opcode = 5'd2;
    end else begin
        grp_fu_807_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_807_p0 = largest_10_reg_2499;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_807_p0 = d1_4_reg_2432;
    end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_807_p0 = largest_10_fu_1854_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        grp_fu_807_p0 = d1_4_fu_1367_p1;
    end else begin
        grp_fu_807_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state29) | ((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        grp_fu_807_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        grp_fu_807_p1 = d2_5_fu_1396_p1;
    end else begin
        grp_fu_807_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_811_opcode = 5'd1;
    end else if ((((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0)))) begin
        grp_fu_811_opcode = 5'd2;
    end else begin
        grp_fu_811_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_811_p0 = d3_reg_2504;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_811_p0 = d2_5_reg_2437;
    end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_811_p0 = largest_10_fu_1854_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        grp_fu_811_p0 = d1_4_fu_1367_p1;
    end else begin
        grp_fu_811_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state29))) begin
        grp_fu_811_p1 = 32'd0;
    end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_811_p1 = d3_fu_1880_p1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        grp_fu_811_p1 = largest_9_fu_1425_p1;
    end else begin
        grp_fu_811_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        grp_fu_815_opcode = 5'd1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        grp_fu_815_opcode = 5'd2;
    end else begin
        grp_fu_815_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_815_p0 = largest_9_reg_2442;
    end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_815_p0 = largest_1_fu_1959_p3;
    end else if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        grp_fu_815_p0 = d1_4_fu_1367_p1;
    end else begin
        grp_fu_815_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        grp_fu_815_p1 = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        grp_fu_815_p1 = d3_7_fu_1454_p1;
    end else begin
        grp_fu_815_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_819_opcode = 5'd1;
    end else if (((1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
        grp_fu_819_opcode = 5'd2;
    end else begin
        grp_fu_819_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_819_p0 = d3_7_reg_2447;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_819_p0 = d2_5_fu_1396_p1;
    end else begin
        grp_fu_819_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_819_p1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_819_p1 = d1_4_fu_1367_p1;
    end else begin
        grp_fu_819_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        grp_fu_858_p0 = select_ln486_reg_2355;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_858_p0 = select_ln486_fu_1196_p3;
    end else begin
        grp_fu_858_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln459_1_fu_1024_p2 == 1'd1) & (icmp_ln459_fu_1018_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln459_fu_1018_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln459_1_fu_1024_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln460_1_fu_1062_p2 == 1'd1) & (icmp_ln460_fu_1056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((icmp_ln460_fu_1056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln460_1_fu_1062_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln471_fu_1068_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_1108_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln480_fu_1141_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln480_fu_1141_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln486_fu_1178_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln499_fu_1293_p2 == 1'd0) & (icmp_ln486_fu_1178_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'd1 == and_ln201_fu_2012_p2) & (select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((select_ln486_1_reg_2360 == 1'd1) & (1'b1 == ap_CS_fsm_state13) & (1'd0 == and_ln201_fu_2012_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else if (((1'd1 == and_ln201_1_fu_1828_p2) & (1'b1 == ap_CS_fsm_state13) & (select_ln486_1_reg_2360 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'd1 == and_ln284_2_fu_2050_p2) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((1'b1 == ap_CS_fsm_state52) & (1'd0 == and_ln306_fu_2145_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln511_fu_2151_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln511_fu_2151_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else if (((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln519_fu_2207_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln519_fu_2207_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((~((1'b0 == ap_block_pp3_stage1_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) & (1'b0 == ap_block_pp3_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else if (((1'b0 == ap_block_pp3_stage1_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_M_imag_address0 = zext_ln482_1_fu_1162_p1;

assign A_M_real_address0 = zext_ln482_1_fu_1162_p1;

assign Qi_M_imag_d0 = 32'd0;

assign Qi_M_imag_d1 = grp_fu_677_p2;

assign add_ln1067_1_fu_1130_p2 = (zext_ln1067_1_reg_2295 + zext_ln1067_3_fu_1126_p1);

assign add_ln1067_fu_1096_p2 = (zext_ln1067_fu_1080_p1 + zext_ln1067_1_fu_1092_p1);

assign add_ln114_2_fu_2183_p2 = (zext_ln503_2_reg_2411 + zext_ln114_fu_2168_p1);

assign add_ln114_3_fu_2232_p2 = (zext_ln503_reg_2393 + zext_ln114_3_fu_2228_p1);

assign add_ln114_4_fu_2243_p2 = (zext_ln503_2_reg_2411 + zext_ln114_3_fu_2228_p1);

assign add_ln114_fu_2172_p2 = (zext_ln503_reg_2393 + zext_ln114_fu_2168_p1);

assign add_ln459_1_fu_1012_p2 = (phi_ln459_1_reg_364 + 2'd1);

assign add_ln459_fu_992_p2 = (phi_ln459_reg_352 + 2'd1);

assign add_ln460_1_fu_1050_p2 = (phi_ln460_1_reg_387 + 2'd1);

assign add_ln460_fu_1030_p2 = (phi_ln460_reg_375 + 2'd1);

assign add_ln482_fu_1157_p2 = (zext_ln1067_1_reg_2295 + zext_ln482_fu_1153_p1);

assign add_ln486_fu_1184_p2 = (indvar_flatten_reg_432 + 4'd1);

assign add_ln503_1_fu_1311_p2 = (zext_ln513_fu_1261_p1 + zext_ln503_fu_1307_p1);

assign add_ln503_2_fu_1335_p2 = (zext_ln513_fu_1261_p1 + zext_ln503_2_fu_1331_p1);

assign add_ln513_1_fu_1205_p2 = (j_0_i_reg_443 + 3'd1);

assign add_ln513_fu_1265_p2 = (j_0_i_reg_443 + 3'd2);

assign add_ln521_1_fu_2202_p2 = (zext_ln521_fu_2198_p1 + xor_ln486_reg_2379);

assign add_ln521_fu_2194_p2 = (zext_ln498_reg_2384 + zext_ln486_reg_2364);

assign and_ln179_1_fu_1615_p2 = (and_ln179_7_fu_1609_p2 & and_ln179_2_fu_1523_p2);

assign and_ln179_2_fu_1523_p2 = (grp_fu_807_p2 & and_ln179_fu_1517_p2);

assign and_ln179_3_fu_1557_p2 = (or_ln179_fu_1493_p2 & or_ln179_2_fu_1551_p2);

assign and_ln179_4_fu_1563_p2 = (grp_fu_811_p2 & and_ln179_3_fu_1557_p2);

assign and_ln179_5_fu_1597_p2 = (or_ln179_fu_1493_p2 & or_ln179_3_fu_1591_p2);

assign and_ln179_6_fu_1603_p2 = (grp_fu_815_p2 & and_ln179_5_fu_1597_p2);

assign and_ln179_7_fu_1609_p2 = (and_ln179_6_fu_1603_p2 & and_ln179_4_fu_1563_p2);

assign and_ln179_fu_1517_p2 = (or_ln179_fu_1493_p2 & or_ln179_1_fu_1511_p2);

assign and_ln184_1_fu_1627_p2 = (or_ln179_2_fu_1551_p2 & or_ln179_1_fu_1511_p2);

assign and_ln184_2_fu_1633_p2 = (tmp_21_fu_823_p2 & and_ln184_1_fu_1627_p2);

assign and_ln184_3_fu_1639_p2 = (or_ln179_3_fu_1591_p2 & or_ln179_1_fu_1511_p2);

assign and_ln184_4_fu_1645_p2 = (tmp_22_fu_827_p2 & and_ln184_3_fu_1639_p2);

assign and_ln184_5_fu_1717_p2 = (and_ln184_4_fu_1645_p2 & and_ln184_2_fu_1633_p2);

assign and_ln184_6_fu_1723_p2 = (xor_ln179_fu_1711_p2 & and_ln184_fu_1621_p2);

assign and_ln184_7_fu_1729_p2 = (and_ln184_6_fu_1723_p2 & and_ln184_5_fu_1717_p2);

assign and_ln184_fu_1621_p2 = (grp_fu_819_p2 & and_ln179_fu_1517_p2);

assign and_ln189_1_fu_1941_p2 = (or_ln189_fu_1907_p2 & or_ln189_1_fu_1935_p2);

assign and_ln189_2_fu_1681_p2 = (and_ln189_8_fu_1675_p2 & and_ln189_4_fu_1651_p2);

assign and_ln189_3_fu_1947_p2 = (grp_fu_811_p2 & and_ln189_1_fu_1941_p2);

assign and_ln189_4_fu_1651_p2 = (tmp_23_fu_831_p2 & and_ln179_3_fu_1557_p2);

assign and_ln189_5_fu_1657_p2 = (tmp_24_fu_835_p2 & and_ln184_1_fu_1627_p2);

assign and_ln189_6_fu_1663_p2 = (or_ln179_3_fu_1591_p2 & or_ln179_2_fu_1551_p2);

assign and_ln189_7_fu_1669_p2 = (tmp_25_fu_839_p2 & and_ln189_6_fu_1663_p2);

assign and_ln189_8_fu_1675_p2 = (and_ln189_7_fu_1669_p2 & and_ln189_5_fu_1657_p2);

assign and_ln189_fu_1953_p2 = (grp_fu_807_p2 & and_ln189_3_fu_1947_p2);

assign and_ln201_1_fu_1828_p2 = (tmp_27_fu_843_p2 & or_ln201_1_fu_1822_p2);

assign and_ln201_fu_2012_p2 = (or_ln201_fu_2006_p2 & grp_fu_815_p2);

assign and_ln284_1_fu_2023_p2 = (or_ln179_1_reg_2457 & grp_fu_811_p2);

assign and_ln284_2_fu_2050_p2 = (and_ln284_6_fu_2044_p2 & and_ln284_5_fu_2038_p2);

assign and_ln284_3_fu_2028_p2 = (or_ln179_2_reg_2462 & grp_fu_815_p2);

assign and_ln284_4_fu_2033_p2 = (or_ln179_3_reg_2467 & grp_fu_819_p2);

assign and_ln284_5_fu_2038_p2 = (and_ln284_fu_2018_p2 & and_ln284_1_fu_2023_p2);

assign and_ln284_6_fu_2044_p2 = (and_ln284_4_fu_2033_p2 & and_ln284_3_fu_2028_p2);

assign and_ln284_fu_2018_p2 = (or_ln179_reg_2452 & grp_fu_807_p2);

assign and_ln306_1_fu_2135_p2 = (or_ln189_reg_2509 & grp_fu_807_p2);

assign and_ln306_2_fu_2140_p2 = (or_ln189_1_reg_2514 & grp_fu_811_p2);

assign and_ln306_fu_2145_p2 = (and_ln306_2_fu_2140_p2 & and_ln306_1_fu_2135_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd66];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp3_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp3_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp3_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign bitcast_ln155_3_fu_2075_p1 = ap_phi_mux_tmp_M_imag_3_phi_fu_490_p4;

assign bitcast_ln155_5_fu_2090_p1 = ap_phi_mux_s_tmp_M_imag_phi_fu_512_p4;

assign bitcast_ln155_fu_2120_p1 = ap_phi_mux_s_tmp_M_imag_2_phi_fu_534_p4;

assign bitcast_ln201_1_fu_1792_p1 = largest_8_fu_1783_p3;

assign bitcast_ln201_fu_1976_p1 = largest_1_fu_1959_p3;

assign bitcast_ln444_1_fu_2115_p1 = xor_ln444_fu_2109_p2;

assign bitcast_ln444_fu_2105_p1 = ap_phi_mux_tmp_M_real_2_phi_fu_501_p4;

assign c_2_fu_1114_p2 = (c_0_i_reg_410 + 3'd1);

assign c_fu_1147_p2 = (c12_0_i_reg_421 + 3'd1);

assign c_tmp_M_real_fu_2071_p1 = p_Result_25_fu_2063_p3;

assign d1_3_fu_1735_p3 = ((and_ln184_7_fu_1729_p2[0:0] === 1'b1) ? d1_4_fu_1367_p1 : d1_fu_1703_p3);

assign d1_4_fu_1367_p1 = p_Result_26_fu_1359_p3;

assign d1_fu_1703_p3 = ((and_ln179_1_fu_1615_p2[0:0] === 1'b1) ? d2_5_fu_1396_p1 : d1_4_fu_1367_p1);

assign d2_4_fu_1751_p3 = ((and_ln184_7_fu_1729_p2[0:0] === 1'b1) ? largest_9_fu_1425_p1 : d2_fu_1743_p3);

assign d2_5_fu_1396_p1 = p_Result_27_fu_1388_p3;

assign d2_fu_1743_p3 = ((and_ln179_1_fu_1615_p2[0:0] === 1'b1) ? largest_9_fu_1425_p1 : d2_5_fu_1396_p1);

assign d3_1_fu_1968_p3 = ((and_ln189_fu_1953_p2[0:0] === 1'b1) ? d3_fu_1880_p1 : largest_10_fu_1854_p1);

assign d3_4_fu_1687_p3 = ((and_ln189_2_fu_1681_p2[0:0] === 1'b1) ? d3_7_fu_1454_p1 : largest_9_fu_1425_p1);

assign d3_5_fu_1759_p3 = ((and_ln179_1_fu_1615_p2[0:0] === 1'b1) ? d3_7_fu_1454_p1 : d3_4_fu_1687_p3);

assign d3_6_fu_1767_p3 = ((and_ln184_7_fu_1729_p2[0:0] === 1'b1) ? d3_7_fu_1454_p1 : d3_5_fu_1759_p3);

assign d3_7_fu_1454_p1 = p_Result_29_fu_1446_p3;

assign d3_fu_1880_p1 = p_Result_31_fu_1872_p3;

assign grp_fu_858_p2 = ($signed(grp_fu_858_p0) + $signed(2'd3));

assign icmp_ln179_1_fu_1487_p2 = ((trunc_ln189_2_fu_1355_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_2_fu_1499_p2 = ((tmp_14_fu_1471_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln179_3_fu_1505_p2 = ((trunc_ln189_3_fu_1384_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_4_fu_1539_p2 = ((tmp_16_fu_1529_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln179_5_fu_1545_p2 = ((trunc_ln189_4_fu_1413_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_6_fu_1579_p2 = ((tmp_18_fu_1569_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln179_7_fu_1585_p2 = ((trunc_ln189_5_fu_1442_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_1481_p2 = ((tmp_13_fu_1461_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_1_fu_1901_p2 = ((trunc_ln189_fu_1842_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_2_fu_1923_p2 = ((tmp_4_fu_1913_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_3_fu_1929_p2 = ((trunc_ln189_1_fu_1868_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_1895_p2 = ((tmp_1_fu_1885_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln201_1_fu_2000_p2 = ((trunc_ln201_fu_1990_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln201_2_fu_1810_p2 = ((tmp_26_fu_1796_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln201_3_fu_1816_p2 = ((trunc_ln201_1_fu_1806_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln201_fu_1994_p2 = ((tmp_11_fu_1980_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln459_1_fu_1024_p2 = ((phi_ln459_reg_352 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln459_fu_1018_p2 = ((phi_ln459_1_reg_364 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln460_1_fu_1062_p2 = ((phi_ln460_reg_375 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln460_fu_1056_p2 = ((phi_ln460_1_reg_387 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln471_fu_1068_p2 = ((r_0_i_reg_398 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln472_fu_1108_p2 = ((c_0_i_reg_410 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln474_fu_1120_p2 = ((r_0_i_reg_398 == c_0_i_reg_410) ? 1'b1 : 1'b0);

assign icmp_ln480_fu_1141_p2 = ((c12_0_i_reg_421 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln486_fu_1178_p2 = ((indvar_flatten_reg_432 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln490_1_fu_1211_p2 = ((add_ln513_1_fu_1205_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln490_fu_1168_p2 = ((j_0_i_reg_443 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln498_fu_1190_p2 = ((i_0_i_reg_454 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln499_fu_1293_p2 = (($signed(zext_ln498_fu_1289_p1) > $signed(select_ln486_2_fu_1245_p3)) ? 1'b1 : 1'b0);

assign icmp_ln511_fu_2151_p2 = ((ap_phi_mux_k_0_i_phi_fu_649_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln513_fu_2163_p2 = ((ap_phi_mux_k_0_i_phi_fu_649_p4 < select_ln486_4_reg_2374) ? 1'b1 : 1'b0);

assign icmp_ln519_fu_2207_p2 = ((ap_phi_mux_k13_0_i_phi_fu_660_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln521_fu_2223_p2 = (($signed(zext_ln519_fu_2219_p1) < $signed(add_ln521_1_reg_2665)) ? 1'b1 : 1'b0);

assign k_1_fu_2213_p2 = (ap_phi_mux_k13_0_i_phi_fu_660_p4 + 3'd1);

assign k_fu_2157_p2 = (ap_phi_mux_k_0_i_phi_fu_649_p4 + 3'd1);

assign largest_10_fu_1854_p1 = p_Result_30_fu_1846_p3;

assign largest_1_fu_1959_p3 = ((and_ln189_fu_1953_p2[0:0] === 1'b1) ? largest_10_fu_1854_p1 : d3_fu_1880_p1);

assign largest_6_fu_1695_p3 = ((and_ln189_2_fu_1681_p2[0:0] === 1'b1) ? largest_9_fu_1425_p1 : d3_7_fu_1454_p1);

assign largest_7_fu_1775_p3 = ((and_ln179_1_fu_1615_p2[0:0] === 1'b1) ? d1_4_fu_1367_p1 : largest_6_fu_1695_p3);

assign largest_8_fu_1783_p3 = ((and_ln184_7_fu_1729_p2[0:0] === 1'b1) ? d2_5_fu_1396_p1 : largest_7_fu_1775_p3);

assign largest_9_fu_1425_p1 = p_Result_28_fu_1417_p3;

assign or_ln179_1_fu_1511_p2 = (icmp_ln179_3_fu_1505_p2 | icmp_ln179_2_fu_1499_p2);

assign or_ln179_2_fu_1551_p2 = (icmp_ln179_5_fu_1545_p2 | icmp_ln179_4_fu_1539_p2);

assign or_ln179_3_fu_1591_p2 = (icmp_ln179_7_fu_1585_p2 | icmp_ln179_6_fu_1579_p2);

assign or_ln179_fu_1493_p2 = (icmp_ln179_fu_1481_p2 | icmp_ln179_1_fu_1487_p2);

assign or_ln189_1_fu_1935_p2 = (icmp_ln189_3_fu_1929_p2 | icmp_ln189_2_fu_1923_p2);

assign or_ln189_fu_1907_p2 = (icmp_ln189_fu_1895_p2 | icmp_ln189_1_fu_1901_p2);

assign or_ln201_1_fu_1822_p2 = (icmp_ln201_3_fu_1816_p2 | icmp_ln201_2_fu_1810_p2);

assign or_ln201_fu_2006_p2 = (icmp_ln201_fu_1994_p2 | icmp_ln201_1_fu_2000_p2);

assign p_Result_25_fu_2063_p3 = {{p_Result_s_fu_2056_p3}, {31'd1065353216}};

assign p_Result_26_fu_1359_p3 = {{1'd0}, {trunc_ln368_2_fu_1351_p1}};

assign p_Result_27_fu_1388_p3 = {{1'd0}, {trunc_ln368_3_fu_1380_p1}};

assign p_Result_28_fu_1417_p3 = {{1'd0}, {trunc_ln368_4_fu_1409_p1}};

assign p_Result_29_fu_1446_p3 = {{1'd0}, {trunc_ln368_5_fu_1438_p1}};

assign p_Result_30_fu_1846_p3 = {{1'd0}, {trunc_ln368_fu_1838_p1}};

assign p_Result_31_fu_1872_p3 = {{1'd0}, {trunc_ln368_1_fu_1864_p1}};

assign p_Result_s_fu_2056_p3 = p_Val2_39_reg_2427[32'd31];

assign p_Val2_34_fu_1860_p1 = Ri_M_imag_q1;

assign p_Val2_36_fu_1376_p1 = Ri_M_imag_q0;

assign p_Val2_37_fu_1405_p1 = Ri_M_real_q1;

assign p_Val2_38_fu_1434_p1 = Ri_M_imag_q1;

assign p_Val2_39_fu_1347_p1 = Ri_M_real_q0;

assign p_Val2_s_fu_1834_p1 = Ri_M_real_q1;

assign r_fu_1074_p2 = (r_0_i_reg_398 + 3'd1);

assign select_ln486_1_fu_1217_p3 = ((icmp_ln498_fu_1190_p2[0:0] === 1'b1) ? icmp_ln490_1_fu_1211_p2 : icmp_ln490_fu_1168_p2);

assign select_ln486_2_fu_1245_p3 = ((icmp_ln498_fu_1190_p2[0:0] === 1'b1) ? sub_ln499_fu_1233_p2 : sub_ln499_1_fu_1239_p2);

assign select_ln486_3_fu_1253_p3 = ((icmp_ln498_fu_1190_p2[0:0] === 1'b1) ? add_ln513_1_fu_1205_p2 : j_0_i_reg_443);

assign select_ln486_4_fu_1271_p3 = ((icmp_ln498_fu_1190_p2[0:0] === 1'b1) ? add_ln513_fu_1265_p2 : add_ln513_1_fu_1205_p2);

assign select_ln486_fu_1196_p3 = ((icmp_ln498_fu_1190_p2[0:0] === 1'b1) ? 2'd3 : i_0_i_reg_454);

assign sub_ln499_1_fu_1239_p2 = (j_0_i_reg_443 - zext_ln499_fu_1174_p1);

assign sub_ln499_fu_1233_p2 = (add_ln513_1_fu_1205_p2 - zext_ln499_1_fu_1225_p1);

assign tmp_11_fu_1980_p4 = {{bitcast_ln201_fu_1976_p1[30:23]}};

assign tmp_13_fu_1461_p4 = {{p_Val2_39_fu_1347_p1[30:23]}};

assign tmp_14_fu_1471_p4 = {{p_Val2_36_fu_1376_p1[30:23]}};

assign tmp_16_fu_1529_p4 = {{p_Val2_37_fu_1405_p1[30:23]}};

assign tmp_18_fu_1569_p4 = {{p_Val2_38_fu_1434_p1[30:23]}};

assign tmp_1_fu_1885_p4 = {{p_Val2_s_fu_1834_p1[30:23]}};

assign tmp_26_fu_1796_p4 = {{bitcast_ln201_1_fu_1792_p1[30:23]}};

assign tmp_3_fu_998_p3 = {{phi_ln459_reg_352}, {phi_ln459_1_reg_364}};

assign tmp_4_fu_1913_p4 = {{p_Val2_34_fu_1860_p1[30:23]}};

assign tmp_5_fu_1084_p3 = {{r_0_i_reg_398}, {2'd0}};

assign tmp_7_fu_1299_p3 = {{grp_fu_858_p2}, {2'd0}};

assign tmp_8_fu_1323_p3 = {{select_ln486_fu_1196_p3}, {2'd0}};

assign tmp_9_fu_1036_p3 = {{phi_ln460_reg_375}, {phi_ln460_1_reg_387}};

assign tmp_M_imag_2_fu_2130_p1 = xor_ln155_fu_2124_p2;

assign tmp_M_imag_4_fu_2085_p1 = xor_ln155_1_fu_2079_p2;

assign tmp_M_imag_6_fu_2100_p1 = xor_ln155_2_fu_2094_p2;

assign trunc_ln189_1_fu_1868_p1 = p_Val2_34_fu_1860_p1[22:0];

assign trunc_ln189_2_fu_1355_p1 = p_Val2_39_fu_1347_p1[22:0];

assign trunc_ln189_3_fu_1384_p1 = p_Val2_36_fu_1376_p1[22:0];

assign trunc_ln189_4_fu_1413_p1 = p_Val2_37_fu_1405_p1[22:0];

assign trunc_ln189_5_fu_1442_p1 = p_Val2_38_fu_1434_p1[22:0];

assign trunc_ln189_fu_1842_p1 = p_Val2_s_fu_1834_p1[22:0];

assign trunc_ln201_1_fu_1806_p1 = bitcast_ln201_1_fu_1792_p1[22:0];

assign trunc_ln201_fu_1990_p1 = bitcast_ln201_fu_1976_p1[22:0];

assign trunc_ln368_1_fu_1864_p1 = p_Val2_34_fu_1860_p1[30:0];

assign trunc_ln368_2_fu_1351_p1 = p_Val2_39_fu_1347_p1[30:0];

assign trunc_ln368_3_fu_1380_p1 = p_Val2_36_fu_1376_p1[30:0];

assign trunc_ln368_4_fu_1409_p1 = p_Val2_37_fu_1405_p1[30:0];

assign trunc_ln368_5_fu_1438_p1 = p_Val2_38_fu_1434_p1[30:0];

assign trunc_ln368_fu_1838_p1 = p_Val2_s_fu_1834_p1[30:0];

assign xor_ln155_1_fu_2079_p2 = (bitcast_ln155_3_fu_2075_p1 ^ 32'd2147483648);

assign xor_ln155_2_fu_2094_p2 = (bitcast_ln155_5_fu_2090_p1 ^ 32'd2147483648);

assign xor_ln155_fu_2124_p2 = (bitcast_ln155_fu_2120_p1 ^ 32'd2147483648);

assign xor_ln179_fu_1711_p2 = (1'd1 ^ and_ln179_1_fu_1615_p2);

assign xor_ln444_fu_2109_p2 = (bitcast_ln444_fu_2105_p1 ^ 32'd2147483648);

assign xor_ln486_fu_1283_p2 = (zext_ln486_1_fu_1279_p1 ^ 32'd4294967295);

assign zext_ln1027_1_fu_1044_p1 = tmp_9_fu_1036_p3;

assign zext_ln1027_fu_1006_p1 = tmp_3_fu_998_p3;

assign zext_ln1067_1_fu_1092_p1 = tmp_5_fu_1084_p3;

assign zext_ln1067_2_fu_1102_p1 = add_ln1067_fu_1096_p2;

assign zext_ln1067_3_fu_1126_p1 = c_0_i_reg_410;

assign zext_ln1067_4_fu_1135_p1 = add_ln1067_1_fu_1130_p2;

assign zext_ln1067_fu_1080_p1 = r_0_i_reg_398;

assign zext_ln114_1_fu_2177_p1 = add_ln114_fu_2172_p2;

assign zext_ln114_2_fu_2188_p1 = add_ln114_2_fu_2183_p2;

assign zext_ln114_3_fu_2228_p1 = ap_phi_mux_k13_0_i_phi_fu_660_p4;

assign zext_ln114_4_fu_2237_p1 = add_ln114_3_fu_2232_p2;

assign zext_ln114_5_fu_2248_p1 = add_ln114_4_fu_2243_p2;

assign zext_ln114_fu_2168_p1 = ap_phi_mux_k_0_i_phi_fu_649_p4;

assign zext_ln482_1_fu_1162_p1 = add_ln482_fu_1157_p2;

assign zext_ln482_fu_1153_p1 = c12_0_i_reg_421;

assign zext_ln486_1_fu_1279_p1 = select_ln486_3_fu_1253_p3;

assign zext_ln486_fu_1229_p1 = select_ln486_1_fu_1217_p3;

assign zext_ln498_fu_1289_p1 = select_ln486_fu_1196_p3;

assign zext_ln499_1_fu_1225_p1 = icmp_ln490_1_fu_1211_p2;

assign zext_ln499_fu_1174_p1 = icmp_ln490_fu_1168_p2;

assign zext_ln503_1_fu_1317_p1 = add_ln503_1_fu_1311_p2;

assign zext_ln503_2_fu_1331_p1 = tmp_8_fu_1323_p3;

assign zext_ln503_3_fu_1341_p1 = add_ln503_2_fu_1335_p2;

assign zext_ln503_fu_1307_p1 = tmp_7_fu_1299_p3;

assign zext_ln513_fu_1261_p1 = select_ln486_3_fu_1253_p3;

assign zext_ln519_fu_2219_p1 = ap_phi_mux_k13_0_i_phi_fu_660_p4;

assign zext_ln521_fu_2198_p1 = add_ln521_fu_2194_p2;

always @ (posedge ap_clk) begin
    zext_ln1067_1_reg_2295[1:0] <= 2'b00;
    zext_ln1067_1_reg_2295[5] <= 1'b0;
    zext_ln482_1_reg_2331[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln486_reg_2364[2:1] <= 2'b00;
    zext_ln498_reg_2384[2] <= 1'b0;
    zext_ln503_reg_2393[1:0] <= 2'b00;
    zext_ln503_reg_2393[4] <= 1'b0;
    zext_ln503_2_reg_2411[1:0] <= 2'b00;
    zext_ln503_2_reg_2411[4] <= 1'b0;
    d1_4_reg_2432[31] <= 1'b0;
    d2_5_reg_2437[31] <= 1'b0;
    largest_9_reg_2442[31] <= 1'b0;
    d3_7_reg_2447[31] <= 1'b0;
    d1_3_reg_2472[31] <= 1'b0;
    d2_4_reg_2477[31] <= 1'b0;
    d3_6_reg_2482[31] <= 1'b0;
    largest_8_reg_2487[31] <= 1'b0;
    largest_10_reg_2499[31] <= 1'b0;
    d3_reg_2504[31] <= 1'b0;
    largest_1_reg_2519[31] <= 1'b0;
    d3_1_reg_2526[31] <= 1'b0;
end

endmodule //qrf_top_Loop_1_proc3
