# RISC16-Verilog
This project is implemented in the extent of CENG 3010 Computer Organization as a part of the term project 2. The other part of the project and further details can be found [here](github.com/omer-metin/CPU16-Simulator).
