# FSM-Extraction-From-Verilog-Design-Description
Extracting FSM from verilog design description supervised by Dr. Binod Kumar
