#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d91eea95c0 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f78217cf018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55d91eefe820 .functor BUFZ 1, o0x7f78217cf018, C4<0>, C4<0>, C4<0>;
v0x55d91eeb0430_0 .net "A", 0 0, o0x7f78217cf018;  0 drivers
v0x55d91eeaf9e0_0 .net "Y", 0 0, L_0x55d91eefe820;  1 drivers
S_0x55d91eea0220 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f78217cf0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d91eeaef90_0 .net "C", 0 0, o0x7f78217cf0d8;  0 drivers
o0x7f78217cf108 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d91eeae540_0 .net "D", 0 0, o0x7f78217cf108;  0 drivers
v0x55d91eeadaf0_0 .var "Q", 0 0;
o0x7f78217cf168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d91eead0a0_0 .net "R", 0 0, o0x7f78217cf168;  0 drivers
o0x7f78217cf198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d91eeac5c0_0 .net "S", 0 0, o0x7f78217cf198;  0 drivers
E_0x55d91eec5860 .event posedge, v0x55d91eead0a0_0, v0x55d91eeac5c0_0, v0x55d91eeaef90_0;
S_0x55d91eea1280 .scope module, "Gen_relojes_synth" "Gen_relojes_synth" 3 5;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
v0x55d91eef9b60_0 .net "_00_", 0 0, L_0x55d91ef04010;  1 drivers
v0x55d91eef9d30_0 .net "_01_", 31 0, L_0x55d91ef04e80;  1 drivers
v0x55d91eef9e10_0 .net "_02_", 0 0, L_0x55d91eefe900;  1 drivers
v0x55d91eef9f00_0 .net "_03_", 0 0, L_0x55d91eefec10;  1 drivers
v0x55d91eef9ff0_0 .net "_04_", 0 0, L_0x55d91eefef20;  1 drivers
v0x55d91eefa130_0 .net "_05_", 0 0, L_0x55d91eeff000;  1 drivers
v0x55d91eefa220_0 .net "_06_", 0 0, L_0x55d91eeff2b0;  1 drivers
v0x55d91eefa310_0 .net "_07_", 0 0, L_0x55d91eeff6a0;  1 drivers
v0x55d91eefa400_0 .net "_08_", 0 0, L_0x55d91eeff8e0;  1 drivers
v0x55d91eefa4a0_0 .net "_09_", 0 0, L_0x55d91eeffa00;  1 drivers
v0x55d91eefa590_0 .net "_10_", 0 0, L_0x55d91eeffcd0;  1 drivers
v0x55d91eefa680_0 .net "_11_", 0 0, L_0x55d91ef00120;  1 drivers
v0x55d91eefa770_0 .net "_12_", 0 0, L_0x55d91ef00240;  1 drivers
v0x55d91eefa860_0 .net "_13_", 0 0, L_0x55d91ef00510;  1 drivers
v0x55d91eefa950_0 .net "_14_", 0 0, L_0x55d91ef009d0;  1 drivers
v0x55d91eefaa40_0 .net "_15_", 0 0, L_0x55d91ef00c10;  1 drivers
v0x55d91eefab30_0 .net "_16_", 0 0, L_0x55d91ef00e50;  1 drivers
v0x55d91eefabd0_0 .net "_17_", 0 0, L_0x55d91ef01000;  1 drivers
v0x55d91eefacc0_0 .net "_18_", 0 0, L_0x55d91ef012c0;  1 drivers
v0x55d91eefadb0_0 .net "_19_", 0 0, L_0x55d91ef016c0;  1 drivers
v0x55d91eefaea0_0 .net "_20_", 0 0, L_0x55d91ef017e0;  1 drivers
v0x55d91eefaf90_0 .net "_21_", 0 0, L_0x55d91ef01ac0;  1 drivers
v0x55d91eefb080_0 .net "_22_", 0 0, L_0x55d91ef01fc0;  1 drivers
v0x55d91eefb170_0 .net "_23_", 0 0, L_0x55d91ef02200;  1 drivers
v0x55d91eefb260_0 .net "_24_", 0 0, L_0x55d91ef02320;  1 drivers
v0x55d91eefb350_0 .net "_25_", 0 0, L_0x55d91ef02670;  1 drivers
v0x55d91eefb440_0 .net "_26_", 0 0, L_0x55d91ef02b90;  1 drivers
v0x55d91eefb530_0 .net "_27_", 0 0, L_0x55d91ef02cb0;  1 drivers
v0x55d91eefb620_0 .net "_28_", 0 0, L_0x55d91ef03070;  1 drivers
v0x55d91eefb710_0 .net "_29_", 0 0, L_0x55d91ef039c0;  1 drivers
v0x55d91eefb800_0 .net "_30_", 0 0, L_0x55d91ef03bc0;  1 drivers
v0x55d91eefb8f0_0 .net "_31_", 0 0, L_0x55d91ef03dc0;  1 drivers
L_0x7f78217868d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d91eefb990_0 .net/2u *"_s198", 30 0, L_0x7f78217868d0;  1 drivers
o0x7f78217d16b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d91eefba50_0 .net "clk_in", 0 0, o0x7f78217d16b8;  0 drivers
v0x55d91eefbb30_0 .net "clk_out", 0 0, v0x55d91eeef240_0;  1 drivers
v0x55d91eefbbf0_0 .net "counter", 31 0, L_0x55d91ef046c0;  1 drivers
L_0x55d91eefe970 .part L_0x55d91ef046c0, 16, 1;
L_0x55d91eefea60 .part L_0x55d91ef046c0, 18, 1;
L_0x55d91eefecd0 .part L_0x55d91ef046c0, 20, 1;
L_0x55d91eefedc0 .part L_0x55d91ef046c0, 23, 1;
L_0x55d91eeff070 .part L_0x55d91ef046c0, 8, 1;
L_0x55d91eeff110 .part L_0x55d91ef046c0, 10, 1;
L_0x55d91eeff370 .part L_0x55d91ef046c0, 12, 1;
L_0x55d91eeff460 .part L_0x55d91ef046c0, 14, 1;
L_0x55d91eeffa70 .part L_0x55d91ef046c0, 29, 1;
L_0x55d91eeffb10 .part L_0x55d91ef046c0, 28, 1;
L_0x55d91eeffd40 .part L_0x55d91ef046c0, 30, 1;
L_0x55d91eeffe30 .part L_0x55d91ef046c0, 31, 1;
L_0x55d91ef002b0 .part L_0x55d91ef046c0, 22, 1;
L_0x55d91ef003a0 .part L_0x55d91ef046c0, 25, 1;
L_0x55d91ef005d0 .part L_0x55d91ef046c0, 24, 1;
L_0x55d91ef006c0 .part L_0x55d91ef046c0, 26, 1;
L_0x55d91ef01070 .part L_0x55d91ef046c0, 9, 1;
L_0x55d91ef01110 .part L_0x55d91ef046c0, 11, 1;
L_0x55d91ef01330 .part L_0x55d91ef046c0, 13, 1;
L_0x55d91ef01420 .part L_0x55d91ef046c0, 15, 1;
L_0x55d91ef011b0 .part L_0x55d91ef046c0, 1, 1;
L_0x55d91ef018a0 .part L_0x55d91ef046c0, 3, 1;
L_0x55d91ef01b80 .part L_0x55d91ef046c0, 5, 1;
L_0x55d91ef01c70 .part L_0x55d91ef046c0, 7, 1;
L_0x55d91ef02390 .part L_0x55d91ef046c0, 0, 1;
L_0x55d91ef02430 .part L_0x55d91ef046c0, 2, 1;
L_0x55d91ef02730 .part L_0x55d91ef046c0, 4, 1;
L_0x55d91ef02820 .part L_0x55d91ef046c0, 6, 1;
L_0x55d91ef02d20 .part L_0x55d91ef046c0, 17, 1;
L_0x55d91ef02e10 .part L_0x55d91ef046c0, 19, 1;
L_0x55d91ef03130 .part L_0x55d91ef046c0, 21, 1;
L_0x55d91ef03220 .part L_0x55d91ef046c0, 27, 1;
L_0x55d91ef04080 .part L_0x55d91ef04e80, 0, 1;
LS_0x55d91ef046c0_0_0 .concat8 [ 1 1 1 1], v0x55d91eeef700_0, v0x55d91eeefc40_0, v0x55d91eef0100_0, v0x55d91eef05f0_0;
LS_0x55d91ef046c0_0_4 .concat8 [ 1 1 1 1], v0x55d91eef0a90_0, v0x55d91eef0f80_0, v0x55d91eef1470_0, v0x55d91eef1960_0;
LS_0x55d91ef046c0_0_8 .concat8 [ 1 1 1 1], v0x55d91eef1e50_0, v0x55d91eef2340_0, v0x55d91eef2830_0, v0x55d91eef2d20_0;
LS_0x55d91ef046c0_0_12 .concat8 [ 1 1 1 1], v0x55d91eef3210_0, v0x55d91eef3700_0, v0x55d91eef3bf0_0, v0x55d91eef42f0_0;
LS_0x55d91ef046c0_0_16 .concat8 [ 1 1 1 1], v0x55d91eef47e0_0, v0x55d91eef4cd0_0, v0x55d91eef51c0_0, v0x55d91eef56b0_0;
LS_0x55d91ef046c0_0_20 .concat8 [ 1 1 1 1], v0x55d91eef5ba0_0, v0x55d91eef6090_0, v0x55d91eef6580_0, v0x55d91eef6a70_0;
LS_0x55d91ef046c0_0_24 .concat8 [ 1 1 1 1], v0x55d91eef6f60_0, v0x55d91eef7450_0, v0x55d91eef7940_0, v0x55d91eef7e30_0;
LS_0x55d91ef046c0_0_28 .concat8 [ 1 1 1 1], v0x55d91eef8320_0, v0x55d91eef8810_0, v0x55d91eef8d00_0, v0x55d91eef9a10_0;
LS_0x55d91ef046c0_1_0 .concat8 [ 4 4 4 4], LS_0x55d91ef046c0_0_0, LS_0x55d91ef046c0_0_4, LS_0x55d91ef046c0_0_8, LS_0x55d91ef046c0_0_12;
LS_0x55d91ef046c0_1_4 .concat8 [ 4 4 4 4], LS_0x55d91ef046c0_0_16, LS_0x55d91ef046c0_0_20, LS_0x55d91ef046c0_0_24, LS_0x55d91ef046c0_0_28;
L_0x55d91ef046c0 .concat8 [ 16 16 0 0], LS_0x55d91ef046c0_1_0, LS_0x55d91ef046c0_1_4;
L_0x55d91ef04e80 .concat8 [ 1 31 0 0], L_0x55d91ef03f30, L_0x7f78217868d0;
S_0x55d91eea5c60 .scope module, "_32_" "NOR" 3 47, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eefe890 .functor OR 1, L_0x55d91eefe970, L_0x55d91eefea60, C4<0>, C4<0>;
L_0x55d91eefe900 .functor NOT 1, L_0x55d91eefe890, C4<0>, C4<0>, C4<0>;
v0x55d91eee35e0_0 .net "A", 0 0, L_0x55d91eefe970;  1 drivers
v0x55d91eee36c0_0 .net "B", 0 0, L_0x55d91eefea60;  1 drivers
v0x55d91eee3780_0 .net "Y", 0 0, L_0x55d91eefe900;  alias, 1 drivers
v0x55d91eee3820_0 .net *"_s0", 0 0, L_0x55d91eefe890;  1 drivers
S_0x55d91eea6cc0 .scope module, "_33_" "NOR" 3 52, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eefeba0 .functor OR 1, L_0x55d91eefecd0, L_0x55d91eefedc0, C4<0>, C4<0>;
L_0x55d91eefec10 .functor NOT 1, L_0x55d91eefeba0, C4<0>, C4<0>, C4<0>;
v0x55d91eee3a20_0 .net "A", 0 0, L_0x55d91eefecd0;  1 drivers
v0x55d91eee3b00_0 .net "B", 0 0, L_0x55d91eefedc0;  1 drivers
v0x55d91eee3bc0_0 .net "Y", 0 0, L_0x55d91eefec10;  alias, 1 drivers
v0x55d91eee3c60_0 .net *"_s0", 0 0, L_0x55d91eefeba0;  1 drivers
S_0x55d91eea8560 .scope module, "_34_" "NAND" 3 57, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eefeeb0 .functor AND 1, L_0x55d91eefe900, L_0x55d91eefec10, C4<1>, C4<1>;
L_0x55d91eefef20 .functor NOT 1, L_0x55d91eefeeb0, C4<0>, C4<0>, C4<0>;
v0x55d91eee3e60_0 .net "A", 0 0, L_0x55d91eefe900;  alias, 1 drivers
v0x55d91eee3f00_0 .net "B", 0 0, L_0x55d91eefec10;  alias, 1 drivers
v0x55d91eee3fd0_0 .net "Y", 0 0, L_0x55d91eefef20;  alias, 1 drivers
v0x55d91eee40a0_0 .net *"_s0", 0 0, L_0x55d91eefeeb0;  1 drivers
S_0x55d91eee41c0 .scope module, "_35_" "NOR" 3 62, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eefef90 .functor OR 1, L_0x55d91eeff070, L_0x55d91eeff110, C4<0>, C4<0>;
L_0x55d91eeff000 .functor NOT 1, L_0x55d91eefef90, C4<0>, C4<0>, C4<0>;
v0x55d91eee43e0_0 .net "A", 0 0, L_0x55d91eeff070;  1 drivers
v0x55d91eee44c0_0 .net "B", 0 0, L_0x55d91eeff110;  1 drivers
v0x55d91eee4580_0 .net "Y", 0 0, L_0x55d91eeff000;  alias, 1 drivers
v0x55d91eee4650_0 .net *"_s0", 0 0, L_0x55d91eefef90;  1 drivers
S_0x55d91eee47b0 .scope module, "_36_" "NOR" 3 67, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eeff240 .functor OR 1, L_0x55d91eeff370, L_0x55d91eeff460, C4<0>, C4<0>;
L_0x55d91eeff2b0 .functor NOT 1, L_0x55d91eeff240, C4<0>, C4<0>, C4<0>;
v0x55d91eee4a20_0 .net "A", 0 0, L_0x55d91eeff370;  1 drivers
v0x55d91eee4b00_0 .net "B", 0 0, L_0x55d91eeff460;  1 drivers
v0x55d91eee4bc0_0 .net "Y", 0 0, L_0x55d91eeff2b0;  alias, 1 drivers
v0x55d91eee4c60_0 .net *"_s0", 0 0, L_0x55d91eeff240;  1 drivers
S_0x55d91eee4dc0 .scope module, "_37_" "NAND" 3 72, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eeff5a0 .functor AND 1, L_0x55d91eeff000, L_0x55d91eeff2b0, C4<1>, C4<1>;
L_0x55d91eeff6a0 .functor NOT 1, L_0x55d91eeff5a0, C4<0>, C4<0>, C4<0>;
v0x55d91eee4fe0_0 .net "A", 0 0, L_0x55d91eeff000;  alias, 1 drivers
v0x55d91eee50d0_0 .net "B", 0 0, L_0x55d91eeff2b0;  alias, 1 drivers
v0x55d91eee51a0_0 .net "Y", 0 0, L_0x55d91eeff6a0;  alias, 1 drivers
v0x55d91eee5270_0 .net *"_s0", 0 0, L_0x55d91eeff5a0;  1 drivers
S_0x55d91eee5390 .scope module, "_38_" "NOR" 3 77, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eeff730 .functor OR 1, L_0x55d91eefef20, L_0x55d91eeff6a0, C4<0>, C4<0>;
L_0x55d91eeff8e0 .functor NOT 1, L_0x55d91eeff730, C4<0>, C4<0>, C4<0>;
v0x55d91eee55b0_0 .net "A", 0 0, L_0x55d91eefef20;  alias, 1 drivers
v0x55d91eee56a0_0 .net "B", 0 0, L_0x55d91eeff6a0;  alias, 1 drivers
v0x55d91eee5770_0 .net "Y", 0 0, L_0x55d91eeff8e0;  alias, 1 drivers
v0x55d91eee5840_0 .net *"_s0", 0 0, L_0x55d91eeff730;  1 drivers
S_0x55d91eee5960 .scope module, "_39_" "NOR" 3 82, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eeff970 .functor OR 1, L_0x55d91eeffa70, L_0x55d91eeffb10, C4<0>, C4<0>;
L_0x55d91eeffa00 .functor NOT 1, L_0x55d91eeff970, C4<0>, C4<0>, C4<0>;
v0x55d91eee5b80_0 .net "A", 0 0, L_0x55d91eeffa70;  1 drivers
v0x55d91eee5c60_0 .net "B", 0 0, L_0x55d91eeffb10;  1 drivers
v0x55d91eee5d20_0 .net "Y", 0 0, L_0x55d91eeffa00;  alias, 1 drivers
v0x55d91eee5df0_0 .net *"_s0", 0 0, L_0x55d91eeff970;  1 drivers
S_0x55d91eee5f50 .scope module, "_40_" "NOR" 3 87, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eeffc60 .functor OR 1, L_0x55d91eeffd40, L_0x55d91eeffe30, C4<0>, C4<0>;
L_0x55d91eeffcd0 .functor NOT 1, L_0x55d91eeffc60, C4<0>, C4<0>, C4<0>;
v0x55d91eee6120_0 .net "A", 0 0, L_0x55d91eeffd40;  1 drivers
v0x55d91eee6200_0 .net "B", 0 0, L_0x55d91eeffe30;  1 drivers
v0x55d91eee62c0_0 .net "Y", 0 0, L_0x55d91eeffcd0;  alias, 1 drivers
v0x55d91eee6390_0 .net *"_s0", 0 0, L_0x55d91eeffc60;  1 drivers
S_0x55d91eee64f0 .scope module, "_41_" "NAND" 3 92, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eefff90 .functor AND 1, L_0x55d91eeffa00, L_0x55d91eeffcd0, C4<1>, C4<1>;
L_0x55d91ef00120 .functor NOT 1, L_0x55d91eefff90, C4<0>, C4<0>, C4<0>;
v0x55d91eee6710_0 .net "A", 0 0, L_0x55d91eeffa00;  alias, 1 drivers
v0x55d91eee6800_0 .net "B", 0 0, L_0x55d91eeffcd0;  alias, 1 drivers
v0x55d91eee68d0_0 .net "Y", 0 0, L_0x55d91ef00120;  alias, 1 drivers
v0x55d91eee69a0_0 .net *"_s0", 0 0, L_0x55d91eefff90;  1 drivers
S_0x55d91eee6ac0 .scope module, "_42_" "NOR" 3 97, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef001b0 .functor OR 1, L_0x55d91ef002b0, L_0x55d91ef003a0, C4<0>, C4<0>;
L_0x55d91ef00240 .functor NOT 1, L_0x55d91ef001b0, C4<0>, C4<0>, C4<0>;
v0x55d91eee6ce0_0 .net "A", 0 0, L_0x55d91ef002b0;  1 drivers
v0x55d91eee6dc0_0 .net "B", 0 0, L_0x55d91ef003a0;  1 drivers
v0x55d91eee6e80_0 .net "Y", 0 0, L_0x55d91ef00240;  alias, 1 drivers
v0x55d91eee6f50_0 .net *"_s0", 0 0, L_0x55d91ef001b0;  1 drivers
S_0x55d91eee70b0 .scope module, "_43_" "NOR" 3 102, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91eefff20 .functor OR 1, L_0x55d91ef005d0, L_0x55d91ef006c0, C4<0>, C4<0>;
L_0x55d91ef00510 .functor NOT 1, L_0x55d91eefff20, C4<0>, C4<0>, C4<0>;
v0x55d91eee72d0_0 .net "A", 0 0, L_0x55d91ef005d0;  1 drivers
v0x55d91eee73b0_0 .net "B", 0 0, L_0x55d91ef006c0;  1 drivers
v0x55d91eee7470_0 .net "Y", 0 0, L_0x55d91ef00510;  alias, 1 drivers
v0x55d91eee7540_0 .net *"_s0", 0 0, L_0x55d91eefff20;  1 drivers
S_0x55d91eee76a0 .scope module, "_44_" "NAND" 3 107, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef00840 .functor AND 1, L_0x55d91ef00240, L_0x55d91ef00510, C4<1>, C4<1>;
L_0x55d91ef009d0 .functor NOT 1, L_0x55d91ef00840, C4<0>, C4<0>, C4<0>;
v0x55d91eee78c0_0 .net "A", 0 0, L_0x55d91ef00240;  alias, 1 drivers
v0x55d91eee79b0_0 .net "B", 0 0, L_0x55d91ef00510;  alias, 1 drivers
v0x55d91eee7a80_0 .net "Y", 0 0, L_0x55d91ef009d0;  alias, 1 drivers
v0x55d91eee7b50_0 .net *"_s0", 0 0, L_0x55d91ef00840;  1 drivers
S_0x55d91eee7c70 .scope module, "_45_" "NOR" 3 112, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef00a60 .functor OR 1, L_0x55d91ef00120, L_0x55d91ef009d0, C4<0>, C4<0>;
L_0x55d91ef00c10 .functor NOT 1, L_0x55d91ef00a60, C4<0>, C4<0>, C4<0>;
v0x55d91eee7e90_0 .net "A", 0 0, L_0x55d91ef00120;  alias, 1 drivers
v0x55d91eee7f80_0 .net "B", 0 0, L_0x55d91ef009d0;  alias, 1 drivers
v0x55d91eee8050_0 .net "Y", 0 0, L_0x55d91ef00c10;  alias, 1 drivers
v0x55d91eee8120_0 .net *"_s0", 0 0, L_0x55d91ef00a60;  1 drivers
S_0x55d91eee8240 .scope module, "_46_" "NAND" 3 117, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef00ca0 .functor AND 1, L_0x55d91eeff8e0, L_0x55d91ef00c10, C4<1>, C4<1>;
L_0x55d91ef00e50 .functor NOT 1, L_0x55d91ef00ca0, C4<0>, C4<0>, C4<0>;
v0x55d91eee8460_0 .net "A", 0 0, L_0x55d91eeff8e0;  alias, 1 drivers
v0x55d91eee8550_0 .net "B", 0 0, L_0x55d91ef00c10;  alias, 1 drivers
v0x55d91eee8620_0 .net "Y", 0 0, L_0x55d91ef00e50;  alias, 1 drivers
v0x55d91eee86f0_0 .net *"_s0", 0 0, L_0x55d91ef00ca0;  1 drivers
S_0x55d91eee8810 .scope module, "_47_" "NOR" 3 122, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef00f70 .functor OR 1, L_0x55d91ef01070, L_0x55d91ef01110, C4<0>, C4<0>;
L_0x55d91ef01000 .functor NOT 1, L_0x55d91ef00f70, C4<0>, C4<0>, C4<0>;
v0x55d91eee8a30_0 .net "A", 0 0, L_0x55d91ef01070;  1 drivers
v0x55d91eee8b10_0 .net "B", 0 0, L_0x55d91ef01110;  1 drivers
v0x55d91eee8bd0_0 .net "Y", 0 0, L_0x55d91ef01000;  alias, 1 drivers
v0x55d91eee8ca0_0 .net *"_s0", 0 0, L_0x55d91ef00f70;  1 drivers
S_0x55d91eee8e00 .scope module, "_48_" "NOR" 3 127, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef01250 .functor OR 1, L_0x55d91ef01330, L_0x55d91ef01420, C4<0>, C4<0>;
L_0x55d91ef012c0 .functor NOT 1, L_0x55d91ef01250, C4<0>, C4<0>, C4<0>;
v0x55d91eee9020_0 .net "A", 0 0, L_0x55d91ef01330;  1 drivers
v0x55d91eee9100_0 .net "B", 0 0, L_0x55d91ef01420;  1 drivers
v0x55d91eee91c0_0 .net "Y", 0 0, L_0x55d91ef012c0;  alias, 1 drivers
v0x55d91eee9290_0 .net *"_s0", 0 0, L_0x55d91ef01250;  1 drivers
S_0x55d91eee93f0 .scope module, "_49_" "NAND" 3 132, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef015c0 .functor AND 1, L_0x55d91ef01000, L_0x55d91ef012c0, C4<1>, C4<1>;
L_0x55d91ef016c0 .functor NOT 1, L_0x55d91ef015c0, C4<0>, C4<0>, C4<0>;
v0x55d91eee9610_0 .net "A", 0 0, L_0x55d91ef01000;  alias, 1 drivers
v0x55d91eee9700_0 .net "B", 0 0, L_0x55d91ef012c0;  alias, 1 drivers
v0x55d91eee97d0_0 .net "Y", 0 0, L_0x55d91ef016c0;  alias, 1 drivers
v0x55d91eee98a0_0 .net *"_s0", 0 0, L_0x55d91ef015c0;  1 drivers
S_0x55d91eee99c0 .scope module, "_50_" "NOR" 3 137, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef01750 .functor OR 1, L_0x55d91ef011b0, L_0x55d91ef018a0, C4<0>, C4<0>;
L_0x55d91ef017e0 .functor NOT 1, L_0x55d91ef01750, C4<0>, C4<0>, C4<0>;
v0x55d91eee9be0_0 .net "A", 0 0, L_0x55d91ef011b0;  1 drivers
v0x55d91eee9cc0_0 .net "B", 0 0, L_0x55d91ef018a0;  1 drivers
v0x55d91eee9d80_0 .net "Y", 0 0, L_0x55d91ef017e0;  alias, 1 drivers
v0x55d91eee9e50_0 .net *"_s0", 0 0, L_0x55d91ef01750;  1 drivers
S_0x55d91eee9fb0 .scope module, "_51_" "NOR" 3 142, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef01a50 .functor OR 1, L_0x55d91ef01b80, L_0x55d91ef01c70, C4<0>, C4<0>;
L_0x55d91ef01ac0 .functor NOT 1, L_0x55d91ef01a50, C4<0>, C4<0>, C4<0>;
v0x55d91eeea1d0_0 .net "A", 0 0, L_0x55d91ef01b80;  1 drivers
v0x55d91eeea2b0_0 .net "B", 0 0, L_0x55d91ef01c70;  1 drivers
v0x55d91eeea370_0 .net "Y", 0 0, L_0x55d91ef01ac0;  alias, 1 drivers
v0x55d91eeea440_0 .net *"_s0", 0 0, L_0x55d91ef01a50;  1 drivers
S_0x55d91eeea5a0 .scope module, "_52_" "NAND" 3 147, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef01e30 .functor AND 1, L_0x55d91ef017e0, L_0x55d91ef01ac0, C4<1>, C4<1>;
L_0x55d91ef01fc0 .functor NOT 1, L_0x55d91ef01e30, C4<0>, C4<0>, C4<0>;
v0x55d91eeea7c0_0 .net "A", 0 0, L_0x55d91ef017e0;  alias, 1 drivers
v0x55d91eeea8b0_0 .net "B", 0 0, L_0x55d91ef01ac0;  alias, 1 drivers
v0x55d91eeea980_0 .net "Y", 0 0, L_0x55d91ef01fc0;  alias, 1 drivers
v0x55d91eeeaa50_0 .net *"_s0", 0 0, L_0x55d91ef01e30;  1 drivers
S_0x55d91eeeab70 .scope module, "_53_" "NOR" 3 152, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef02050 .functor OR 1, L_0x55d91ef016c0, L_0x55d91ef01fc0, C4<0>, C4<0>;
L_0x55d91ef02200 .functor NOT 1, L_0x55d91ef02050, C4<0>, C4<0>, C4<0>;
v0x55d91eeead90_0 .net "A", 0 0, L_0x55d91ef016c0;  alias, 1 drivers
v0x55d91eeeae80_0 .net "B", 0 0, L_0x55d91ef01fc0;  alias, 1 drivers
v0x55d91eeeaf50_0 .net "Y", 0 0, L_0x55d91ef02200;  alias, 1 drivers
v0x55d91eeeb020_0 .net *"_s0", 0 0, L_0x55d91ef02050;  1 drivers
S_0x55d91eeeb140 .scope module, "_54_" "NOR" 3 157, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef02290 .functor OR 1, L_0x55d91ef02390, L_0x55d91ef02430, C4<0>, C4<0>;
L_0x55d91ef02320 .functor NOT 1, L_0x55d91ef02290, C4<0>, C4<0>, C4<0>;
v0x55d91eeeb360_0 .net "A", 0 0, L_0x55d91ef02390;  1 drivers
v0x55d91eeeb440_0 .net "B", 0 0, L_0x55d91ef02430;  1 drivers
v0x55d91eeeb500_0 .net "Y", 0 0, L_0x55d91ef02320;  alias, 1 drivers
v0x55d91eeeb5d0_0 .net *"_s0", 0 0, L_0x55d91ef02290;  1 drivers
S_0x55d91eeeb730 .scope module, "_55_" "NOR" 3 162, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef02600 .functor OR 1, L_0x55d91ef02730, L_0x55d91ef02820, C4<0>, C4<0>;
L_0x55d91ef02670 .functor NOT 1, L_0x55d91ef02600, C4<0>, C4<0>, C4<0>;
v0x55d91eeeb950_0 .net "A", 0 0, L_0x55d91ef02730;  1 drivers
v0x55d91eeeba30_0 .net "B", 0 0, L_0x55d91ef02820;  1 drivers
v0x55d91eeebaf0_0 .net "Y", 0 0, L_0x55d91ef02670;  alias, 1 drivers
v0x55d91eeebbc0_0 .net *"_s0", 0 0, L_0x55d91ef02600;  1 drivers
S_0x55d91eeebd20 .scope module, "_56_" "NAND" 3 167, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef02a00 .functor AND 1, L_0x55d91ef02320, L_0x55d91ef02670, C4<1>, C4<1>;
L_0x55d91ef02b90 .functor NOT 1, L_0x55d91ef02a00, C4<0>, C4<0>, C4<0>;
v0x55d91eeebf40_0 .net "A", 0 0, L_0x55d91ef02320;  alias, 1 drivers
v0x55d91eeec030_0 .net "B", 0 0, L_0x55d91ef02670;  alias, 1 drivers
v0x55d91eeec100_0 .net "Y", 0 0, L_0x55d91ef02b90;  alias, 1 drivers
v0x55d91eeec1d0_0 .net *"_s0", 0 0, L_0x55d91ef02a00;  1 drivers
S_0x55d91eeec2f0 .scope module, "_57_" "NOR" 3 172, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef02c20 .functor OR 1, L_0x55d91ef02d20, L_0x55d91ef02e10, C4<0>, C4<0>;
L_0x55d91ef02cb0 .functor NOT 1, L_0x55d91ef02c20, C4<0>, C4<0>, C4<0>;
v0x55d91eeec510_0 .net "A", 0 0, L_0x55d91ef02d20;  1 drivers
v0x55d91eeec5f0_0 .net "B", 0 0, L_0x55d91ef02e10;  1 drivers
v0x55d91eeec6b0_0 .net "Y", 0 0, L_0x55d91ef02cb0;  alias, 1 drivers
v0x55d91eeec780_0 .net *"_s0", 0 0, L_0x55d91ef02c20;  1 drivers
S_0x55d91eeec8e0 .scope module, "_58_" "NOR" 3 177, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef03000 .functor OR 1, L_0x55d91ef03130, L_0x55d91ef03220, C4<0>, C4<0>;
L_0x55d91ef03070 .functor NOT 1, L_0x55d91ef03000, C4<0>, C4<0>, C4<0>;
v0x55d91eeecb00_0 .net "A", 0 0, L_0x55d91ef03130;  1 drivers
v0x55d91eeecbe0_0 .net "B", 0 0, L_0x55d91ef03220;  1 drivers
v0x55d91eeecca0_0 .net "Y", 0 0, L_0x55d91ef03070;  alias, 1 drivers
v0x55d91eeecd70_0 .net *"_s0", 0 0, L_0x55d91ef03000;  1 drivers
S_0x55d91eeeced0 .scope module, "_59_" "NAND" 3 182, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef03830 .functor AND 1, L_0x55d91ef02cb0, L_0x55d91ef03070, C4<1>, C4<1>;
L_0x55d91ef039c0 .functor NOT 1, L_0x55d91ef03830, C4<0>, C4<0>, C4<0>;
v0x55d91eeed0f0_0 .net "A", 0 0, L_0x55d91ef02cb0;  alias, 1 drivers
v0x55d91eeed1e0_0 .net "B", 0 0, L_0x55d91ef03070;  alias, 1 drivers
v0x55d91eeed2b0_0 .net "Y", 0 0, L_0x55d91ef039c0;  alias, 1 drivers
v0x55d91eeed380_0 .net *"_s0", 0 0, L_0x55d91ef03830;  1 drivers
S_0x55d91eeed4a0 .scope module, "_60_" "NOR" 3 187, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef03a30 .functor OR 1, L_0x55d91ef02b90, L_0x55d91ef039c0, C4<0>, C4<0>;
L_0x55d91ef03bc0 .functor NOT 1, L_0x55d91ef03a30, C4<0>, C4<0>, C4<0>;
v0x55d91eeed6c0_0 .net "A", 0 0, L_0x55d91ef02b90;  alias, 1 drivers
v0x55d91eeed7b0_0 .net "B", 0 0, L_0x55d91ef039c0;  alias, 1 drivers
v0x55d91eeed880_0 .net "Y", 0 0, L_0x55d91ef03bc0;  alias, 1 drivers
v0x55d91eeed950_0 .net *"_s0", 0 0, L_0x55d91ef03a30;  1 drivers
S_0x55d91eeeda70 .scope module, "_61_" "NAND" 3 192, 2 14 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef03c30 .functor AND 1, L_0x55d91ef02200, L_0x55d91ef03bc0, C4<1>, C4<1>;
L_0x55d91ef03dc0 .functor NOT 1, L_0x55d91ef03c30, C4<0>, C4<0>, C4<0>;
v0x55d91eeedc90_0 .net "A", 0 0, L_0x55d91ef02200;  alias, 1 drivers
v0x55d91eeedd80_0 .net "B", 0 0, L_0x55d91ef03bc0;  alias, 1 drivers
v0x55d91eeede50_0 .net "Y", 0 0, L_0x55d91ef03dc0;  alias, 1 drivers
v0x55d91eeedf20_0 .net *"_s0", 0 0, L_0x55d91ef03c30;  1 drivers
S_0x55d91eeee040 .scope module, "_62_" "NOR" 3 197, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef03ec0 .functor OR 1, L_0x55d91ef00e50, L_0x55d91ef03dc0, C4<0>, C4<0>;
L_0x55d91ef03f30 .functor NOT 1, L_0x55d91ef03ec0, C4<0>, C4<0>, C4<0>;
v0x55d91eeee260_0 .net "A", 0 0, L_0x55d91ef00e50;  alias, 1 drivers
v0x55d91eeee350_0 .net "B", 0 0, L_0x55d91ef03dc0;  alias, 1 drivers
v0x55d91eeee420_0 .net "Y", 0 0, L_0x55d91ef03f30;  1 drivers
v0x55d91eeee4f0_0 .net *"_s0", 0 0, L_0x55d91ef03ec0;  1 drivers
S_0x55d91eeee610 .scope module, "_63_" "NOR" 3 202, 2 20 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55d91ef03fa0 .functor OR 1, L_0x55d91ef00e50, L_0x55d91ef03dc0, C4<0>, C4<0>;
L_0x55d91ef04010 .functor NOT 1, L_0x55d91ef03fa0, C4<0>, C4<0>, C4<0>;
v0x55d91eeee830_0 .net "A", 0 0, L_0x55d91ef00e50;  alias, 1 drivers
v0x55d91eeee940_0 .net "B", 0 0, L_0x55d91ef03dc0;  alias, 1 drivers
v0x55d91eeeea50_0 .net "Y", 0 0, L_0x55d91ef04010;  alias, 1 drivers
v0x55d91eeeeaf0_0 .net *"_s0", 0 0, L_0x55d91ef03fa0;  1 drivers
S_0x55d91eeeec30 .scope module, "_64_" "DFF" 3 208, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eeef0a0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
v0x55d91eeef180_0 .net "D", 0 0, L_0x55d91ef04010;  alias, 1 drivers
v0x55d91eeef240_0 .var "Q", 0 0;
E_0x55d91eec5ad0 .event posedge, v0x55d91eeef0a0_0;
S_0x55d91eeef350 .scope module, "_65_" "DFF" 3 214, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eeef570_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
v0x55d91eeef660_0 .net "D", 0 0, L_0x55d91ef04080;  1 drivers
v0x55d91eeef700_0 .var "Q", 0 0;
S_0x55d91eeef850 .scope module, "_66_" "DFF" 3 220, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eeefa70_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eeefb80_0 .net "D", 0 0, L_0x7f7821786018;  1 drivers
v0x55d91eeefc40_0 .var "Q", 0 0;
S_0x55d91eeefd60 .scope module, "_67_" "DFF" 3 226, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eeeff80_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef0040_0 .net "D", 0 0, L_0x7f7821786060;  1 drivers
v0x55d91eef0100_0 .var "Q", 0 0;
S_0x55d91eef0250 .scope module, "_68_" "DFF" 3 232, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef0470_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217860a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef0530_0 .net "D", 0 0, L_0x7f78217860a8;  1 drivers
v0x55d91eef05f0_0 .var "Q", 0 0;
S_0x55d91eef0740 .scope module, "_69_" "DFF" 3 238, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef0910_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef09d0_0 .net "D", 0 0, L_0x7f78217860f0;  1 drivers
v0x55d91eef0a90_0 .var "Q", 0 0;
S_0x55d91eef0be0 .scope module, "_70_" "DFF" 3 244, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef0e00_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef0ec0_0 .net "D", 0 0, L_0x7f7821786138;  1 drivers
v0x55d91eef0f80_0 .var "Q", 0 0;
S_0x55d91eef10d0 .scope module, "_71_" "DFF" 3 250, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef12f0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef13b0_0 .net "D", 0 0, L_0x7f7821786180;  1 drivers
v0x55d91eef1470_0 .var "Q", 0 0;
S_0x55d91eef15c0 .scope module, "_72_" "DFF" 3 256, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef17e0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217861c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef18a0_0 .net "D", 0 0, L_0x7f78217861c8;  1 drivers
v0x55d91eef1960_0 .var "Q", 0 0;
S_0x55d91eef1ab0 .scope module, "_73_" "DFF" 3 262, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef1cd0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef1d90_0 .net "D", 0 0, L_0x7f7821786210;  1 drivers
v0x55d91eef1e50_0 .var "Q", 0 0;
S_0x55d91eef1fa0 .scope module, "_74_" "DFF" 3 268, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef21c0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef2280_0 .net "D", 0 0, L_0x7f7821786258;  1 drivers
v0x55d91eef2340_0 .var "Q", 0 0;
S_0x55d91eef2490 .scope module, "_75_" "DFF" 3 274, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef26b0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef2770_0 .net "D", 0 0, L_0x7f78217862a0;  1 drivers
v0x55d91eef2830_0 .var "Q", 0 0;
S_0x55d91eef2980 .scope module, "_76_" "DFF" 3 280, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef2ba0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef2c60_0 .net "D", 0 0, L_0x7f78217862e8;  1 drivers
v0x55d91eef2d20_0 .var "Q", 0 0;
S_0x55d91eef2e70 .scope module, "_77_" "DFF" 3 286, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef3090_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef3150_0 .net "D", 0 0, L_0x7f7821786330;  1 drivers
v0x55d91eef3210_0 .var "Q", 0 0;
S_0x55d91eef3360 .scope module, "_78_" "DFF" 3 292, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef3580_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef3640_0 .net "D", 0 0, L_0x7f7821786378;  1 drivers
v0x55d91eef3700_0 .var "Q", 0 0;
S_0x55d91eef3850 .scope module, "_79_" "DFF" 3 298, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef3a70_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef3b30_0 .net "D", 0 0, L_0x7f78217863c0;  1 drivers
v0x55d91eef3bf0_0 .var "Q", 0 0;
S_0x55d91eef3d40 .scope module, "_80_" "DFF" 3 304, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef3f60_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef4230_0 .net "D", 0 0, L_0x7f7821786408;  1 drivers
v0x55d91eef42f0_0 .var "Q", 0 0;
S_0x55d91eef4440 .scope module, "_81_" "DFF" 3 310, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef4660_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef4720_0 .net "D", 0 0, L_0x7f7821786450;  1 drivers
v0x55d91eef47e0_0 .var "Q", 0 0;
S_0x55d91eef4930 .scope module, "_82_" "DFF" 3 316, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef4b50_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef4c10_0 .net "D", 0 0, L_0x7f7821786498;  1 drivers
v0x55d91eef4cd0_0 .var "Q", 0 0;
S_0x55d91eef4e20 .scope module, "_83_" "DFF" 3 322, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef5040_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217864e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef5100_0 .net "D", 0 0, L_0x7f78217864e0;  1 drivers
v0x55d91eef51c0_0 .var "Q", 0 0;
S_0x55d91eef5310 .scope module, "_84_" "DFF" 3 328, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef5530_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef55f0_0 .net "D", 0 0, L_0x7f7821786528;  1 drivers
v0x55d91eef56b0_0 .var "Q", 0 0;
S_0x55d91eef5800 .scope module, "_85_" "DFF" 3 334, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef5a20_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef5ae0_0 .net "D", 0 0, L_0x7f7821786570;  1 drivers
v0x55d91eef5ba0_0 .var "Q", 0 0;
S_0x55d91eef5cf0 .scope module, "_86_" "DFF" 3 340, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef5f10_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217865b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef5fd0_0 .net "D", 0 0, L_0x7f78217865b8;  1 drivers
v0x55d91eef6090_0 .var "Q", 0 0;
S_0x55d91eef61e0 .scope module, "_87_" "DFF" 3 346, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef6400_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef64c0_0 .net "D", 0 0, L_0x7f7821786600;  1 drivers
v0x55d91eef6580_0 .var "Q", 0 0;
S_0x55d91eef66d0 .scope module, "_88_" "DFF" 3 352, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef68f0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef69b0_0 .net "D", 0 0, L_0x7f7821786648;  1 drivers
v0x55d91eef6a70_0 .var "Q", 0 0;
S_0x55d91eef6bc0 .scope module, "_89_" "DFF" 3 358, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef6de0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef6ea0_0 .net "D", 0 0, L_0x7f7821786690;  1 drivers
v0x55d91eef6f60_0 .var "Q", 0 0;
S_0x55d91eef70b0 .scope module, "_90_" "DFF" 3 364, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef72d0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217866d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef7390_0 .net "D", 0 0, L_0x7f78217866d8;  1 drivers
v0x55d91eef7450_0 .var "Q", 0 0;
S_0x55d91eef75a0 .scope module, "_91_" "DFF" 3 370, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef77c0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef7880_0 .net "D", 0 0, L_0x7f7821786720;  1 drivers
v0x55d91eef7940_0 .var "Q", 0 0;
S_0x55d91eef7a90 .scope module, "_92_" "DFF" 3 376, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef7cb0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef7d70_0 .net "D", 0 0, L_0x7f7821786768;  1 drivers
v0x55d91eef7e30_0 .var "Q", 0 0;
S_0x55d91eef7f80 .scope module, "_93_" "DFF" 3 382, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef81a0_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217867b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef8260_0 .net "D", 0 0, L_0x7f78217867b0;  1 drivers
v0x55d91eef8320_0 .var "Q", 0 0;
S_0x55d91eef8470 .scope module, "_94_" "DFF" 3 388, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef8690_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f78217867f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef8750_0 .net "D", 0 0, L_0x7f78217867f8;  1 drivers
v0x55d91eef8810_0 .var "Q", 0 0;
S_0x55d91eef8960 .scope module, "_95_" "DFF" 3 394, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef8b80_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef8c40_0 .net "D", 0 0, L_0x7f7821786840;  1 drivers
v0x55d91eef8d00_0 .var "Q", 0 0;
S_0x55d91eef8e50 .scope module, "_96_" "DFF" 3 400, 2 26 0, S_0x55d91eea1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55d91eef9480_0 .net "C", 0 0, o0x7f78217d16b8;  alias, 0 drivers
L_0x7f7821786888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d91eef9950_0 .net "D", 0 0, L_0x7f7821786888;  1 drivers
v0x55d91eef9a10_0 .var "Q", 0 0;
S_0x55d91eea2b20 .scope module, "NOT" "NOT" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f78217d3698 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55d91ef14f80 .functor NOT 1, o0x7f78217d3698, C4<0>, C4<0>, C4<0>;
v0x55d91eefbd30_0 .net "A", 0 0, o0x7f78217d3698;  0 drivers
v0x55d91eefbdf0_0 .net "Y", 0 0, L_0x55d91ef14f80;  1 drivers
S_0x55d91eea3b80 .scope module, "Testbench_reg" "Testbench_reg" 4 10;
 .timescale -9 -12;
v0x55d91eefe560_0 .net "clk_in", 0 0, v0x55d91eefe230_0;  1 drivers
RS_0x7f78217d3788 .resolv tri, v0x55d91eefc300_0, v0x55d91eefc850_0;
v0x55d91eefe620_0 .net8 "clk_out_2f", 0 0, RS_0x7f78217d3788;  2 drivers
RS_0x7f78217d3758 .resolv tri, v0x55d91eefcdc0_0, v0x55d91eefd340_0;
v0x55d91eefe6e0_0 .net8 "clk_out_4f", 0 0, RS_0x7f78217d3758;  2 drivers
RS_0x7f78217d3a28 .resolv tri, v0x55d91eefd970_0, v0x55d91eefdec0_0;
v0x55d91eefe780_0 .net8 "clk_out_f", 0 0, RS_0x7f78217d3a28;  2 drivers
S_0x55d91eefbf10 .scope module, "clk_2f_cond" "Gen_relojes" 4 21, 5 1 0, S_0x55d91eea3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x55d91eefc0e0 .param/l "DIVISOR" 0 5 5, C4<00000000000000000000000000000010>;
v0x55d91eefc220_0 .net8 "clk_in", 0 0, RS_0x7f78217d3758;  alias, 2 drivers
v0x55d91eefc300_0 .var "clk_out", 0 0;
v0x55d91eefc3c0_0 .var "counter", 31 0;
E_0x55d91eefc1a0 .event posedge, v0x55d91eefc220_0;
S_0x55d91eefc4e0 .scope module, "clk_2f_estr" "Gen_relojes" 4 33, 5 1 0, S_0x55d91eea3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x55d91eefc6b0 .param/l "DIVISOR" 0 5 5, C4<00000000000000000000000000000010>;
v0x55d91eefc790_0 .net8 "clk_in", 0 0, RS_0x7f78217d3758;  alias, 2 drivers
v0x55d91eefc850_0 .var "clk_out", 0 0;
v0x55d91eefc8f0_0 .var "counter", 31 0;
S_0x55d91eefc9d0 .scope module, "clk_4f_cond" "Gen_relojes" 4 17, 5 1 0, S_0x55d91eea3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x55d91eefcba0 .param/l "DIVISOR" 0 5 5, C4<00000000000000000000000000000110>;
v0x55d91eefcce0_0 .net "clk_in", 0 0, v0x55d91eefe230_0;  alias, 1 drivers
v0x55d91eefcdc0_0 .var "clk_out", 0 0;
v0x55d91eefced0_0 .var "counter", 31 0;
E_0x55d91eefcc80 .event posedge, v0x55d91eefcce0_0;
S_0x55d91eefcfd0 .scope module, "clk_4f_estr" "Gen_relojes" 4 29, 5 1 0, S_0x55d91eea3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x55d91eefd1a0 .param/l "DIVISOR" 0 5 5, C4<00000000000000000000000000000110>;
v0x55d91eefd280_0 .net "clk_in", 0 0, v0x55d91eefe230_0;  alias, 1 drivers
v0x55d91eefd340_0 .var "clk_out", 0 0;
v0x55d91eefd3e0_0 .var "counter", 31 0;
S_0x55d91eefd4e0 .scope module, "clk_f_cond" "Gen_relojes" 4 25, 5 1 0, S_0x55d91eea3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x55d91eefd700 .param/l "DIVISOR" 0 5 5, C4<00000000000000000000000000000010>;
v0x55d91eefd860_0 .net8 "clk_in", 0 0, RS_0x7f78217d3788;  alias, 2 drivers
v0x55d91eefd970_0 .var "clk_out", 0 0;
v0x55d91eefda30_0 .var "counter", 31 0;
E_0x55d91eefd7e0 .event posedge, v0x55d91eefc300_0;
S_0x55d91eefdb50 .scope module, "clk_f_estr" "Gen_relojes" 4 37, 5 1 0, S_0x55d91eea3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_out"
    .port_info 1 /INPUT 1 "clk_in"
P_0x55d91eefdd20 .param/l "DIVISOR" 0 5 5, C4<00000000000000000000000000000010>;
v0x55d91eefde00_0 .net8 "clk_in", 0 0, RS_0x7f78217d3788;  alias, 2 drivers
v0x55d91eefdec0_0 .var "clk_out", 0 0;
v0x55d91eefdf80_0 .var "counter", 31 0;
S_0x55d91eefe060 .scope module, "test" "tester_reg" 4 41, 6 1 0, S_0x55d91eea3b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_out_f"
    .port_info 1 /INPUT 1 "clk_out_2f"
    .port_info 2 /INPUT 1 "clk_out_4f"
    .port_info 3 /OUTPUT 1 "clk_in"
v0x55d91eefe230_0 .var "clk_in", 0 0;
v0x55d91eefe320_0 .net8 "clk_out_2f", 0 0, RS_0x7f78217d3788;  alias, 2 drivers
v0x55d91eefe3e0_0 .net8 "clk_out_4f", 0 0, RS_0x7f78217d3758;  alias, 2 drivers
v0x55d91eefe480_0 .net8 "clk_out_f", 0 0, RS_0x7f78217d3a28;  alias, 2 drivers
    .scope S_0x55d91eea0220;
T_0 ;
    %wait E_0x55d91eec5860;
    %load/vec4 v0x55d91eeac5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d91eeadaf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d91eead0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d91eeadaf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55d91eeae540_0;
    %assign/vec4 v0x55d91eeadaf0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d91eeeec30;
T_1 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eeef180_0;
    %assign/vec4 v0x55d91eeef240_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d91eeef350;
T_2 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eeef660_0;
    %assign/vec4 v0x55d91eeef700_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d91eeef850;
T_3 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eeefb80_0;
    %assign/vec4 v0x55d91eeefc40_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d91eeefd60;
T_4 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef0040_0;
    %assign/vec4 v0x55d91eef0100_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d91eef0250;
T_5 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef0530_0;
    %assign/vec4 v0x55d91eef05f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d91eef0740;
T_6 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef09d0_0;
    %assign/vec4 v0x55d91eef0a90_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d91eef0be0;
T_7 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef0ec0_0;
    %assign/vec4 v0x55d91eef0f80_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d91eef10d0;
T_8 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef13b0_0;
    %assign/vec4 v0x55d91eef1470_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d91eef15c0;
T_9 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef18a0_0;
    %assign/vec4 v0x55d91eef1960_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d91eef1ab0;
T_10 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef1d90_0;
    %assign/vec4 v0x55d91eef1e50_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d91eef1fa0;
T_11 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef2280_0;
    %assign/vec4 v0x55d91eef2340_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55d91eef2490;
T_12 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef2770_0;
    %assign/vec4 v0x55d91eef2830_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d91eef2980;
T_13 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef2c60_0;
    %assign/vec4 v0x55d91eef2d20_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55d91eef2e70;
T_14 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef3150_0;
    %assign/vec4 v0x55d91eef3210_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d91eef3360;
T_15 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef3640_0;
    %assign/vec4 v0x55d91eef3700_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55d91eef3850;
T_16 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef3b30_0;
    %assign/vec4 v0x55d91eef3bf0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55d91eef3d40;
T_17 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef4230_0;
    %assign/vec4 v0x55d91eef42f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d91eef4440;
T_18 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef4720_0;
    %assign/vec4 v0x55d91eef47e0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55d91eef4930;
T_19 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef4c10_0;
    %assign/vec4 v0x55d91eef4cd0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d91eef4e20;
T_20 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef5100_0;
    %assign/vec4 v0x55d91eef51c0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55d91eef5310;
T_21 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef55f0_0;
    %assign/vec4 v0x55d91eef56b0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55d91eef5800;
T_22 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef5ae0_0;
    %assign/vec4 v0x55d91eef5ba0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55d91eef5cf0;
T_23 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef5fd0_0;
    %assign/vec4 v0x55d91eef6090_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55d91eef61e0;
T_24 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef64c0_0;
    %assign/vec4 v0x55d91eef6580_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55d91eef66d0;
T_25 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef69b0_0;
    %assign/vec4 v0x55d91eef6a70_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55d91eef6bc0;
T_26 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef6ea0_0;
    %assign/vec4 v0x55d91eef6f60_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55d91eef70b0;
T_27 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef7390_0;
    %assign/vec4 v0x55d91eef7450_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55d91eef75a0;
T_28 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef7880_0;
    %assign/vec4 v0x55d91eef7940_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55d91eef7a90;
T_29 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef7d70_0;
    %assign/vec4 v0x55d91eef7e30_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55d91eef7f80;
T_30 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef8260_0;
    %assign/vec4 v0x55d91eef8320_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55d91eef8470;
T_31 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef8750_0;
    %assign/vec4 v0x55d91eef8810_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55d91eef8960;
T_32 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef8c40_0;
    %assign/vec4 v0x55d91eef8d00_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55d91eef8e50;
T_33 ;
    %wait E_0x55d91eec5ad0;
    %load/vec4 v0x55d91eef9950_0;
    %assign/vec4 v0x55d91eef9a10_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55d91eefc9d0;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d91eefced0_0, 0, 32;
    %end;
    .thread T_34;
    .scope S_0x55d91eefc9d0;
T_35 ;
    %wait E_0x55d91eefcc80;
    %load/vec4 v0x55d91eefced0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d91eefced0_0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x55d91eefced0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_35.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d91eefced0_0, 0;
T_35.0 ;
    %load/vec4 v0x55d91eefced0_0;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_35.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_35.3, 8;
T_35.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_35.3, 8;
 ; End of false expr.
    %blend;
T_35.3;
    %assign/vec4 v0x55d91eefcdc0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55d91eefbf10;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d91eefc3c0_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_0x55d91eefbf10;
T_37 ;
    %wait E_0x55d91eefc1a0;
    %load/vec4 v0x55d91eefc3c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d91eefc3c0_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55d91eefc3c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d91eefc3c0_0, 0;
T_37.0 ;
    %load/vec4 v0x55d91eefc3c0_0;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_37.3, 8;
T_37.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_37.3, 8;
 ; End of false expr.
    %blend;
T_37.3;
    %assign/vec4 v0x55d91eefc300_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55d91eefd4e0;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d91eefda30_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0x55d91eefd4e0;
T_39 ;
    %wait E_0x55d91eefd7e0;
    %load/vec4 v0x55d91eefda30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d91eefda30_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55d91eefda30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_39.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d91eefda30_0, 0;
T_39.0 ;
    %load/vec4 v0x55d91eefda30_0;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_39.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_39.3, 8;
T_39.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_39.3, 8;
 ; End of false expr.
    %blend;
T_39.3;
    %assign/vec4 v0x55d91eefd970_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55d91eefcfd0;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d91eefd3e0_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0x55d91eefcfd0;
T_41 ;
    %wait E_0x55d91eefcc80;
    %load/vec4 v0x55d91eefd3e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d91eefd3e0_0, 0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x55d91eefd3e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_41.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d91eefd3e0_0, 0;
T_41.0 ;
    %load/vec4 v0x55d91eefd3e0_0;
    %cmpi/u 3, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_41.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.3, 8;
T_41.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.3, 8;
 ; End of false expr.
    %blend;
T_41.3;
    %assign/vec4 v0x55d91eefd340_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55d91eefc4e0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d91eefc8f0_0, 0, 32;
    %end;
    .thread T_42;
    .scope S_0x55d91eefc4e0;
T_43 ;
    %wait E_0x55d91eefc1a0;
    %load/vec4 v0x55d91eefc8f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d91eefc8f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55d91eefc8f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_43.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d91eefc8f0_0, 0;
T_43.0 ;
    %load/vec4 v0x55d91eefc8f0_0;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_43.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x55d91eefc850_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55d91eefdb50;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d91eefdf80_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x55d91eefdb50;
T_45 ;
    %wait E_0x55d91eefd7e0;
    %load/vec4 v0x55d91eefdf80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d91eefdf80_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55d91eefdf80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_45.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d91eefdf80_0, 0;
T_45.0 ;
    %load/vec4 v0x55d91eefdf80_0;
    %cmpi/u 1, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_45.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %assign/vec4 v0x55d91eefdec0_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55d91eefe060;
T_46 ;
    %vpi_call 6 8 "$dumpfile", "reloj.vcd" {0 0 0};
    %vpi_call 6 9 "$dumpvars" {0 0 0};
    %pushi/vec4 40, 0, 32;
T_46.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_46.1, 5;
    %jmp/1 T_46.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d91eefcc80;
    %jmp T_46.0;
T_46.1 ;
    %pop/vec4 1;
    %vpi_call 6 13 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x55d91eefe060;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d91eefe230_0, 0;
    %end;
    .thread T_47;
    .scope S_0x55d91eefe060;
T_48 ;
    %delay 2840207360, 465;
    %load/vec4 v0x55d91eefe230_0;
    %inv;
    %assign/vec4 v0x55d91eefe230_0, 0;
    %jmp T_48;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "./Gen_relojes_synth.v";
    "Testbench_reg.v";
    "./Gen_relojes.v";
    "./tester_reg.v";
