 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : secded_encoder_72_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:29:25 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: data_in[60]
              (input port)
  Endpoint: code_out[68]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[60] (in)                         0.00       0.00 r
  code_out[68] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[59]
              (input port)
  Endpoint: code_out[67]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[59] (in)                         0.00       0.00 r
  code_out[67] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[57]
              (input port)
  Endpoint: code_out[65]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[57] (in)                         0.00       0.00 r
  code_out[65] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[54]
              (input port)
  Endpoint: code_out[61]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[54] (in)                         0.00       0.00 r
  code_out[61] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[53]
              (input port)
  Endpoint: code_out[60]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[53] (in)                         0.00       0.00 r
  code_out[60] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[50]
              (input port)
  Endpoint: code_out[57]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[50] (in)                         0.00       0.00 r
  code_out[57] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[48]
              (input port)
  Endpoint: code_out[55]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[48] (in)                         0.00       0.00 r
  code_out[55] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[47]
              (input port)
  Endpoint: code_out[54]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[47] (in)                         0.00       0.00 r
  code_out[54] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[44]
              (input port)
  Endpoint: code_out[51]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[44] (in)                         0.00       0.00 r
  code_out[51] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: data_in[43]
              (input port)
  Endpoint: code_out[50]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  secded_encoder_72_64
                     8000                  saed14rvt_base_tt0p8v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  data_in[43] (in)                         0.00       0.00 r
  code_out[50] (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


1
