
SCU_0-0-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061f0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  080063a0  080063a0  000163a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    0000003c  080065c4  080065c4  000165c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000e8  08006600  08006600  00016600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000018  080066e8  080066e8  000166e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08006700  08006700  00016700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000013c  20000000  08006704  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  0002013c  2**0
                  CONTENTS
  9 .bss          00004998  2000013c  2000013c  0002013c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004ad4  20004ad4  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004149b  00000000  00000000  0002016c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007dd6  00000000  00000000  00061607  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001988  00000000  00000000  000693e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001de0  00000000  00000000  0006ad68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000ff32  00000000  00000000  0006cb48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000ef4e  00000000  00000000  0007ca7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0008b9c8  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000ba28  00000000  00000000  0008ba44  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    0001267f  00000000  00000000  0009746c  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      000001ed  00000000  00000000  000a9aeb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000013c 	.word	0x2000013c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006388 	.word	0x08006388

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000140 	.word	0x20000140
 80001ec:	08006388 	.word	0x08006388

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f001 b8f6 	b.w	8001408 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	468c      	mov	ip, r1
 800023a:	460d      	mov	r5, r1
 800023c:	4604      	mov	r4, r0
 800023e:	9e08      	ldr	r6, [sp, #32]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d151      	bne.n	80002e8 <__udivmoddi4+0xb4>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d96d      	bls.n	8000326 <__udivmoddi4+0xf2>
 800024a:	fab2 fe82 	clz	lr, r2
 800024e:	f1be 0f00 	cmp.w	lr, #0
 8000252:	d00b      	beq.n	800026c <__udivmoddi4+0x38>
 8000254:	f1ce 0c20 	rsb	ip, lr, #32
 8000258:	fa01 f50e 	lsl.w	r5, r1, lr
 800025c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000260:	fa02 f70e 	lsl.w	r7, r2, lr
 8000264:	ea4c 0c05 	orr.w	ip, ip, r5
 8000268:	fa00 f40e 	lsl.w	r4, r0, lr
 800026c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000270:	0c25      	lsrs	r5, r4, #16
 8000272:	fbbc f8fa 	udiv	r8, ip, sl
 8000276:	fa1f f987 	uxth.w	r9, r7
 800027a:	fb0a cc18 	mls	ip, sl, r8, ip
 800027e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000282:	fb08 f309 	mul.w	r3, r8, r9
 8000286:	42ab      	cmp	r3, r5
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x6c>
 800028a:	19ed      	adds	r5, r5, r7
 800028c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000290:	f080 8123 	bcs.w	80004da <__udivmoddi4+0x2a6>
 8000294:	42ab      	cmp	r3, r5
 8000296:	f240 8120 	bls.w	80004da <__udivmoddi4+0x2a6>
 800029a:	f1a8 0802 	sub.w	r8, r8, #2
 800029e:	443d      	add	r5, r7
 80002a0:	1aed      	subs	r5, r5, r3
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb5 f0fa 	udiv	r0, r5, sl
 80002a8:	fb0a 5510 	mls	r5, sl, r0, r5
 80002ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002b0:	fb00 f909 	mul.w	r9, r0, r9
 80002b4:	45a1      	cmp	r9, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x98>
 80002b8:	19e4      	adds	r4, r4, r7
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 810a 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80002c2:	45a1      	cmp	r9, r4
 80002c4:	f240 8107 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	eba4 0409 	sub.w	r4, r4, r9
 80002d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002d4:	2100      	movs	r1, #0
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	d061      	beq.n	800039e <__udivmoddi4+0x16a>
 80002da:	fa24 f40e 	lsr.w	r4, r4, lr
 80002de:	2300      	movs	r3, #0
 80002e0:	6034      	str	r4, [r6, #0]
 80002e2:	6073      	str	r3, [r6, #4]
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d907      	bls.n	80002fc <__udivmoddi4+0xc8>
 80002ec:	2e00      	cmp	r6, #0
 80002ee:	d054      	beq.n	800039a <__udivmoddi4+0x166>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	f040 808e 	bne.w	8000422 <__udivmoddi4+0x1ee>
 8000306:	42ab      	cmp	r3, r5
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xdc>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 80fa 	bhi.w	8000504 <__udivmoddi4+0x2d0>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb65 0503 	sbc.w	r5, r5, r3
 8000316:	2001      	movs	r0, #1
 8000318:	46ac      	mov	ip, r5
 800031a:	2e00      	cmp	r6, #0
 800031c:	d03f      	beq.n	800039e <__udivmoddi4+0x16a>
 800031e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	b912      	cbnz	r2, 800032e <__udivmoddi4+0xfa>
 8000328:	2701      	movs	r7, #1
 800032a:	fbb7 f7f2 	udiv	r7, r7, r2
 800032e:	fab7 fe87 	clz	lr, r7
 8000332:	f1be 0f00 	cmp.w	lr, #0
 8000336:	d134      	bne.n	80003a2 <__udivmoddi4+0x16e>
 8000338:	1beb      	subs	r3, r5, r7
 800033a:	0c3a      	lsrs	r2, r7, #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb3 f8f2 	udiv	r8, r3, r2
 8000346:	0c25      	lsrs	r5, r4, #16
 8000348:	fb02 3318 	mls	r3, r2, r8, r3
 800034c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000350:	fb0c f308 	mul.w	r3, ip, r8
 8000354:	42ab      	cmp	r3, r5
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x134>
 8000358:	19ed      	adds	r5, r5, r7
 800035a:	f108 30ff 	add.w	r0, r8, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x132>
 8000360:	42ab      	cmp	r3, r5
 8000362:	f200 80d1 	bhi.w	8000508 <__udivmoddi4+0x2d4>
 8000366:	4680      	mov	r8, r0
 8000368:	1aed      	subs	r5, r5, r3
 800036a:	b2a3      	uxth	r3, r4
 800036c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000370:	fb02 5510 	mls	r5, r2, r0, r5
 8000374:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000378:	fb0c fc00 	mul.w	ip, ip, r0
 800037c:	45a4      	cmp	ip, r4
 800037e:	d907      	bls.n	8000390 <__udivmoddi4+0x15c>
 8000380:	19e4      	adds	r4, r4, r7
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x15a>
 8000388:	45a4      	cmp	ip, r4
 800038a:	f200 80b8 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 800038e:	4618      	mov	r0, r3
 8000390:	eba4 040c 	sub.w	r4, r4, ip
 8000394:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000398:	e79d      	b.n	80002d6 <__udivmoddi4+0xa2>
 800039a:	4631      	mov	r1, r6
 800039c:	4630      	mov	r0, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	f1ce 0420 	rsb	r4, lr, #32
 80003a6:	fa05 f30e 	lsl.w	r3, r5, lr
 80003aa:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ae:	fa20 f804 	lsr.w	r8, r0, r4
 80003b2:	0c3a      	lsrs	r2, r7, #16
 80003b4:	fa25 f404 	lsr.w	r4, r5, r4
 80003b8:	ea48 0803 	orr.w	r8, r8, r3
 80003bc:	fbb4 f1f2 	udiv	r1, r4, r2
 80003c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003c4:	fb02 4411 	mls	r4, r2, r1, r4
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003d0:	fb01 f30c 	mul.w	r3, r1, ip
 80003d4:	42ab      	cmp	r3, r5
 80003d6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1bc>
 80003dc:	19ed      	adds	r5, r5, r7
 80003de:	f101 30ff 	add.w	r0, r1, #4294967295
 80003e2:	f080 808a 	bcs.w	80004fa <__udivmoddi4+0x2c6>
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	f240 8087 	bls.w	80004fa <__udivmoddi4+0x2c6>
 80003ec:	3902      	subs	r1, #2
 80003ee:	443d      	add	r5, r7
 80003f0:	1aeb      	subs	r3, r5, r3
 80003f2:	fa1f f588 	uxth.w	r5, r8
 80003f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003fa:	fb02 3310 	mls	r3, r2, r0, r3
 80003fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000402:	fb00 f30c 	mul.w	r3, r0, ip
 8000406:	42ab      	cmp	r3, r5
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1e6>
 800040a:	19ed      	adds	r5, r5, r7
 800040c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000410:	d26f      	bcs.n	80004f2 <__udivmoddi4+0x2be>
 8000412:	42ab      	cmp	r3, r5
 8000414:	d96d      	bls.n	80004f2 <__udivmoddi4+0x2be>
 8000416:	3802      	subs	r0, #2
 8000418:	443d      	add	r5, r7
 800041a:	1aeb      	subs	r3, r5, r3
 800041c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000420:	e78f      	b.n	8000342 <__udivmoddi4+0x10e>
 8000422:	f1c1 0720 	rsb	r7, r1, #32
 8000426:	fa22 f807 	lsr.w	r8, r2, r7
 800042a:	408b      	lsls	r3, r1
 800042c:	fa05 f401 	lsl.w	r4, r5, r1
 8000430:	ea48 0303 	orr.w	r3, r8, r3
 8000434:	fa20 fe07 	lsr.w	lr, r0, r7
 8000438:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800043c:	40fd      	lsrs	r5, r7
 800043e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000442:	fbb5 f9fc 	udiv	r9, r5, ip
 8000446:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800044a:	fb0c 5519 	mls	r5, ip, r9, r5
 800044e:	fa1f f883 	uxth.w	r8, r3
 8000452:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000456:	fb09 f408 	mul.w	r4, r9, r8
 800045a:	42ac      	cmp	r4, r5
 800045c:	fa02 f201 	lsl.w	r2, r2, r1
 8000460:	fa00 fa01 	lsl.w	sl, r0, r1
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x244>
 8000466:	18ed      	adds	r5, r5, r3
 8000468:	f109 30ff 	add.w	r0, r9, #4294967295
 800046c:	d243      	bcs.n	80004f6 <__udivmoddi4+0x2c2>
 800046e:	42ac      	cmp	r4, r5
 8000470:	d941      	bls.n	80004f6 <__udivmoddi4+0x2c2>
 8000472:	f1a9 0902 	sub.w	r9, r9, #2
 8000476:	441d      	add	r5, r3
 8000478:	1b2d      	subs	r5, r5, r4
 800047a:	fa1f fe8e 	uxth.w	lr, lr
 800047e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000482:	fb0c 5510 	mls	r5, ip, r0, r5
 8000486:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800048a:	fb00 f808 	mul.w	r8, r0, r8
 800048e:	45a0      	cmp	r8, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x26e>
 8000492:	18e4      	adds	r4, r4, r3
 8000494:	f100 35ff 	add.w	r5, r0, #4294967295
 8000498:	d229      	bcs.n	80004ee <__udivmoddi4+0x2ba>
 800049a:	45a0      	cmp	r8, r4
 800049c:	d927      	bls.n	80004ee <__udivmoddi4+0x2ba>
 800049e:	3802      	subs	r0, #2
 80004a0:	441c      	add	r4, r3
 80004a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004a6:	eba4 0408 	sub.w	r4, r4, r8
 80004aa:	fba0 8902 	umull	r8, r9, r0, r2
 80004ae:	454c      	cmp	r4, r9
 80004b0:	46c6      	mov	lr, r8
 80004b2:	464d      	mov	r5, r9
 80004b4:	d315      	bcc.n	80004e2 <__udivmoddi4+0x2ae>
 80004b6:	d012      	beq.n	80004de <__udivmoddi4+0x2aa>
 80004b8:	b156      	cbz	r6, 80004d0 <__udivmoddi4+0x29c>
 80004ba:	ebba 030e 	subs.w	r3, sl, lr
 80004be:	eb64 0405 	sbc.w	r4, r4, r5
 80004c2:	fa04 f707 	lsl.w	r7, r4, r7
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431f      	orrs	r7, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	6037      	str	r7, [r6, #0]
 80004ce:	6074      	str	r4, [r6, #4]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d6:	4618      	mov	r0, r3
 80004d8:	e6f8      	b.n	80002cc <__udivmoddi4+0x98>
 80004da:	4690      	mov	r8, r2
 80004dc:	e6e0      	b.n	80002a0 <__udivmoddi4+0x6c>
 80004de:	45c2      	cmp	sl, r8
 80004e0:	d2ea      	bcs.n	80004b8 <__udivmoddi4+0x284>
 80004e2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004e6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ea:	3801      	subs	r0, #1
 80004ec:	e7e4      	b.n	80004b8 <__udivmoddi4+0x284>
 80004ee:	4628      	mov	r0, r5
 80004f0:	e7d7      	b.n	80004a2 <__udivmoddi4+0x26e>
 80004f2:	4640      	mov	r0, r8
 80004f4:	e791      	b.n	800041a <__udivmoddi4+0x1e6>
 80004f6:	4681      	mov	r9, r0
 80004f8:	e7be      	b.n	8000478 <__udivmoddi4+0x244>
 80004fa:	4601      	mov	r1, r0
 80004fc:	e778      	b.n	80003f0 <__udivmoddi4+0x1bc>
 80004fe:	3802      	subs	r0, #2
 8000500:	443c      	add	r4, r7
 8000502:	e745      	b.n	8000390 <__udivmoddi4+0x15c>
 8000504:	4608      	mov	r0, r1
 8000506:	e708      	b.n	800031a <__udivmoddi4+0xe6>
 8000508:	f1a8 0802 	sub.w	r8, r8, #2
 800050c:	443d      	add	r5, r7
 800050e:	e72b      	b.n	8000368 <__udivmoddi4+0x134>

08000510 <selfrel_offset31>:
 8000510:	6803      	ldr	r3, [r0, #0]
 8000512:	005a      	lsls	r2, r3, #1
 8000514:	bf4c      	ite	mi
 8000516:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800051a:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 800051e:	4418      	add	r0, r3
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop

08000524 <search_EIT_table>:
 8000524:	b361      	cbz	r1, 8000580 <search_EIT_table+0x5c>
 8000526:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800052a:	f101 3aff 	add.w	sl, r1, #4294967295
 800052e:	4690      	mov	r8, r2
 8000530:	4606      	mov	r6, r0
 8000532:	46d1      	mov	r9, sl
 8000534:	2700      	movs	r7, #0
 8000536:	eb07 0409 	add.w	r4, r7, r9
 800053a:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 800053e:	1064      	asrs	r4, r4, #1
 8000540:	00e5      	lsls	r5, r4, #3
 8000542:	1971      	adds	r1, r6, r5
 8000544:	4608      	mov	r0, r1
 8000546:	f7ff ffe3 	bl	8000510 <selfrel_offset31>
 800054a:	45a2      	cmp	sl, r4
 800054c:	4683      	mov	fp, r0
 800054e:	f105 0008 	add.w	r0, r5, #8
 8000552:	4430      	add	r0, r6
 8000554:	d009      	beq.n	800056a <search_EIT_table+0x46>
 8000556:	f7ff ffdb 	bl	8000510 <selfrel_offset31>
 800055a:	45c3      	cmp	fp, r8
 800055c:	f100 30ff 	add.w	r0, r0, #4294967295
 8000560:	d805      	bhi.n	800056e <search_EIT_table+0x4a>
 8000562:	4540      	cmp	r0, r8
 8000564:	d209      	bcs.n	800057a <search_EIT_table+0x56>
 8000566:	1c67      	adds	r7, r4, #1
 8000568:	e7e5      	b.n	8000536 <search_EIT_table+0x12>
 800056a:	45c3      	cmp	fp, r8
 800056c:	d905      	bls.n	800057a <search_EIT_table+0x56>
 800056e:	42a7      	cmp	r7, r4
 8000570:	d002      	beq.n	8000578 <search_EIT_table+0x54>
 8000572:	f104 39ff 	add.w	r9, r4, #4294967295
 8000576:	e7de      	b.n	8000536 <search_EIT_table+0x12>
 8000578:	2100      	movs	r1, #0
 800057a:	4608      	mov	r0, r1
 800057c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000580:	4608      	mov	r0, r1
 8000582:	4770      	bx	lr

08000584 <__gnu_unwind_get_pr_addr>:
 8000584:	2801      	cmp	r0, #1
 8000586:	d007      	beq.n	8000598 <__gnu_unwind_get_pr_addr+0x14>
 8000588:	2802      	cmp	r0, #2
 800058a:	d007      	beq.n	800059c <__gnu_unwind_get_pr_addr+0x18>
 800058c:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <__gnu_unwind_get_pr_addr+0x1c>)
 800058e:	2800      	cmp	r0, #0
 8000590:	bf0c      	ite	eq
 8000592:	4618      	moveq	r0, r3
 8000594:	2000      	movne	r0, #0
 8000596:	4770      	bx	lr
 8000598:	4802      	ldr	r0, [pc, #8]	; (80005a4 <__gnu_unwind_get_pr_addr+0x20>)
 800059a:	4770      	bx	lr
 800059c:	4802      	ldr	r0, [pc, #8]	; (80005a8 <__gnu_unwind_get_pr_addr+0x24>)
 800059e:	4770      	bx	lr
 80005a0:	08000c89 	.word	0x08000c89
 80005a4:	08000c8d 	.word	0x08000c8d
 80005a8:	08000c91 	.word	0x08000c91

080005ac <get_eit_entry>:
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	4b24      	ldr	r3, [pc, #144]	; (8000640 <get_eit_entry+0x94>)
 80005b0:	b083      	sub	sp, #12
 80005b2:	4604      	mov	r4, r0
 80005b4:	1e8d      	subs	r5, r1, #2
 80005b6:	b37b      	cbz	r3, 8000618 <get_eit_entry+0x6c>
 80005b8:	a901      	add	r1, sp, #4
 80005ba:	4628      	mov	r0, r5
 80005bc:	f3af 8000 	nop.w
 80005c0:	b320      	cbz	r0, 800060c <get_eit_entry+0x60>
 80005c2:	9901      	ldr	r1, [sp, #4]
 80005c4:	462a      	mov	r2, r5
 80005c6:	f7ff ffad 	bl	8000524 <search_EIT_table>
 80005ca:	4601      	mov	r1, r0
 80005cc:	b1f0      	cbz	r0, 800060c <get_eit_entry+0x60>
 80005ce:	f7ff ff9f 	bl	8000510 <selfrel_offset31>
 80005d2:	684b      	ldr	r3, [r1, #4]
 80005d4:	64a0      	str	r0, [r4, #72]	; 0x48
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d012      	beq.n	8000600 <get_eit_entry+0x54>
 80005da:	2b00      	cmp	r3, #0
 80005dc:	f101 0004 	add.w	r0, r1, #4
 80005e0:	db20      	blt.n	8000624 <get_eit_entry+0x78>
 80005e2:	f7ff ff95 	bl	8000510 <selfrel_offset31>
 80005e6:	2300      	movs	r3, #0
 80005e8:	64e0      	str	r0, [r4, #76]	; 0x4c
 80005ea:	6523      	str	r3, [r4, #80]	; 0x50
 80005ec:	6803      	ldr	r3, [r0, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	db1c      	blt.n	800062c <get_eit_entry+0x80>
 80005f2:	f7ff ff8d 	bl	8000510 <selfrel_offset31>
 80005f6:	2300      	movs	r3, #0
 80005f8:	6120      	str	r0, [r4, #16]
 80005fa:	4618      	mov	r0, r3
 80005fc:	b003      	add	sp, #12
 80005fe:	bd30      	pop	{r4, r5, pc}
 8000600:	2300      	movs	r3, #0
 8000602:	6123      	str	r3, [r4, #16]
 8000604:	2305      	movs	r3, #5
 8000606:	4618      	mov	r0, r3
 8000608:	b003      	add	sp, #12
 800060a:	bd30      	pop	{r4, r5, pc}
 800060c:	2300      	movs	r3, #0
 800060e:	6123      	str	r3, [r4, #16]
 8000610:	2309      	movs	r3, #9
 8000612:	4618      	mov	r0, r3
 8000614:	b003      	add	sp, #12
 8000616:	bd30      	pop	{r4, r5, pc}
 8000618:	490a      	ldr	r1, [pc, #40]	; (8000644 <get_eit_entry+0x98>)
 800061a:	480b      	ldr	r0, [pc, #44]	; (8000648 <get_eit_entry+0x9c>)
 800061c:	1a09      	subs	r1, r1, r0
 800061e:	10c9      	asrs	r1, r1, #3
 8000620:	9101      	str	r1, [sp, #4]
 8000622:	e7cf      	b.n	80005c4 <get_eit_entry+0x18>
 8000624:	2301      	movs	r3, #1
 8000626:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000628:	6523      	str	r3, [r4, #80]	; 0x50
 800062a:	e7df      	b.n	80005ec <get_eit_entry+0x40>
 800062c:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000630:	f7ff ffa8 	bl	8000584 <__gnu_unwind_get_pr_addr>
 8000634:	2800      	cmp	r0, #0
 8000636:	6120      	str	r0, [r4, #16]
 8000638:	bf14      	ite	ne
 800063a:	2300      	movne	r3, #0
 800063c:	2309      	moveq	r3, #9
 800063e:	e7dc      	b.n	80005fa <get_eit_entry+0x4e>
 8000640:	00000000 	.word	0x00000000
 8000644:	080066e8 	.word	0x080066e8
 8000648:	08006600 	.word	0x08006600

0800064c <restore_non_core_regs>:
 800064c:	6803      	ldr	r3, [r0, #0]
 800064e:	07da      	lsls	r2, r3, #31
 8000650:	b510      	push	{r4, lr}
 8000652:	4604      	mov	r4, r0
 8000654:	d406      	bmi.n	8000664 <restore_non_core_regs+0x18>
 8000656:	079b      	lsls	r3, r3, #30
 8000658:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800065c:	d509      	bpl.n	8000672 <restore_non_core_regs+0x26>
 800065e:	f000 fc51 	bl	8000f04 <__gnu_Unwind_Restore_VFP_D>
 8000662:	6823      	ldr	r3, [r4, #0]
 8000664:	0759      	lsls	r1, r3, #29
 8000666:	d509      	bpl.n	800067c <restore_non_core_regs+0x30>
 8000668:	071a      	lsls	r2, r3, #28
 800066a:	d50e      	bpl.n	800068a <restore_non_core_regs+0x3e>
 800066c:	06db      	lsls	r3, r3, #27
 800066e:	d513      	bpl.n	8000698 <restore_non_core_regs+0x4c>
 8000670:	bd10      	pop	{r4, pc}
 8000672:	f000 fc3f 	bl	8000ef4 <__gnu_Unwind_Restore_VFP>
 8000676:	6823      	ldr	r3, [r4, #0]
 8000678:	0759      	lsls	r1, r3, #29
 800067a:	d4f5      	bmi.n	8000668 <restore_non_core_regs+0x1c>
 800067c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000680:	f000 fc48 	bl	8000f14 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000684:	6823      	ldr	r3, [r4, #0]
 8000686:	071a      	lsls	r2, r3, #28
 8000688:	d4f0      	bmi.n	800066c <restore_non_core_regs+0x20>
 800068a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800068e:	f000 fc49 	bl	8000f24 <__gnu_Unwind_Restore_WMMXD>
 8000692:	6823      	ldr	r3, [r4, #0]
 8000694:	06db      	lsls	r3, r3, #27
 8000696:	d4eb      	bmi.n	8000670 <restore_non_core_regs+0x24>
 8000698:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800069c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80006a0:	f000 bc84 	b.w	8000fac <__gnu_Unwind_Restore_WMMXC>

080006a4 <_Unwind_decode_typeinfo_ptr.isra.0>:
 80006a4:	6803      	ldr	r3, [r0, #0]
 80006a6:	b103      	cbz	r3, 80006aa <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 80006a8:	4403      	add	r3, r0
 80006aa:	4618      	mov	r0, r3
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <__gnu_unwind_24bit.isra.1>:
 80006b0:	2009      	movs	r0, #9
 80006b2:	4770      	bx	lr

080006b4 <_Unwind_DebugHook>:
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <unwind_phase2>:
 80006b8:	b570      	push	{r4, r5, r6, lr}
 80006ba:	4604      	mov	r4, r0
 80006bc:	460d      	mov	r5, r1
 80006be:	e008      	b.n	80006d2 <unwind_phase2+0x1a>
 80006c0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80006c2:	6163      	str	r3, [r4, #20]
 80006c4:	462a      	mov	r2, r5
 80006c6:	6923      	ldr	r3, [r4, #16]
 80006c8:	4621      	mov	r1, r4
 80006ca:	2001      	movs	r0, #1
 80006cc:	4798      	blx	r3
 80006ce:	2808      	cmp	r0, #8
 80006d0:	d108      	bne.n	80006e4 <unwind_phase2+0x2c>
 80006d2:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80006d4:	4620      	mov	r0, r4
 80006d6:	f7ff ff69 	bl	80005ac <get_eit_entry>
 80006da:	4606      	mov	r6, r0
 80006dc:	2800      	cmp	r0, #0
 80006de:	d0ef      	beq.n	80006c0 <unwind_phase2+0x8>
 80006e0:	f005 fcd2 	bl	8006088 <abort>
 80006e4:	2807      	cmp	r0, #7
 80006e6:	d1fb      	bne.n	80006e0 <unwind_phase2+0x28>
 80006e8:	4630      	mov	r0, r6
 80006ea:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80006ec:	f7ff ffe2 	bl	80006b4 <_Unwind_DebugHook>
 80006f0:	1d28      	adds	r0, r5, #4
 80006f2:	f000 fbf3 	bl	8000edc <__restore_core_regs>
 80006f6:	bf00      	nop

080006f8 <unwind_phase2_forced>:
 80006f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006fc:	1d0c      	adds	r4, r1, #4
 80006fe:	4605      	mov	r5, r0
 8000700:	4692      	mov	sl, r2
 8000702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000704:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000708:	ae03      	add	r6, sp, #12
 800070a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800070c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800070e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000710:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000712:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000714:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000718:	ac02      	add	r4, sp, #8
 800071a:	f8d5 800c 	ldr.w	r8, [r5, #12]
 800071e:	f8d5 9018 	ldr.w	r9, [r5, #24]
 8000722:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8000726:	2300      	movs	r3, #0
 8000728:	4628      	mov	r0, r5
 800072a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800072c:	6023      	str	r3, [r4, #0]
 800072e:	f7ff ff3d 	bl	80005ac <get_eit_entry>
 8000732:	f1ba 0f00 	cmp.w	sl, #0
 8000736:	4607      	mov	r7, r0
 8000738:	bf14      	ite	ne
 800073a:	260a      	movne	r6, #10
 800073c:	2609      	moveq	r6, #9
 800073e:	b17f      	cbz	r7, 8000760 <unwind_phase2_forced+0x68>
 8000740:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000742:	f046 0110 	orr.w	r1, r6, #16
 8000746:	e88d 0210 	stmia.w	sp, {r4, r9}
 800074a:	462a      	mov	r2, r5
 800074c:	6463      	str	r3, [r4, #68]	; 0x44
 800074e:	2001      	movs	r0, #1
 8000750:	462b      	mov	r3, r5
 8000752:	47c0      	blx	r8
 8000754:	bb78      	cbnz	r0, 80007b6 <unwind_phase2_forced+0xbe>
 8000756:	4638      	mov	r0, r7
 8000758:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800075c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000760:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000762:	616b      	str	r3, [r5, #20]
 8000764:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000768:	4621      	mov	r1, r4
 800076a:	a87a      	add	r0, sp, #488	; 0x1e8
 800076c:	f005 fcd6 	bl	800611c <memcpy>
 8000770:	692b      	ldr	r3, [r5, #16]
 8000772:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000774:	4629      	mov	r1, r5
 8000776:	4630      	mov	r0, r6
 8000778:	4798      	blx	r3
 800077a:	9b88      	ldr	r3, [sp, #544]	; 0x220
 800077c:	4682      	mov	sl, r0
 800077e:	e88d 0210 	stmia.w	sp, {r4, r9}
 8000782:	4631      	mov	r1, r6
 8000784:	6463      	str	r3, [r4, #68]	; 0x44
 8000786:	462a      	mov	r2, r5
 8000788:	462b      	mov	r3, r5
 800078a:	2001      	movs	r0, #1
 800078c:	47c0      	blx	r8
 800078e:	b990      	cbnz	r0, 80007b6 <unwind_phase2_forced+0xbe>
 8000790:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000794:	a97a      	add	r1, sp, #488	; 0x1e8
 8000796:	4620      	mov	r0, r4
 8000798:	f005 fcc0 	bl	800611c <memcpy>
 800079c:	f1ba 0f08 	cmp.w	sl, #8
 80007a0:	d106      	bne.n	80007b0 <unwind_phase2_forced+0xb8>
 80007a2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80007a4:	4628      	mov	r0, r5
 80007a6:	f7ff ff01 	bl	80005ac <get_eit_entry>
 80007aa:	2609      	movs	r6, #9
 80007ac:	4607      	mov	r7, r0
 80007ae:	e7c6      	b.n	800073e <unwind_phase2_forced+0x46>
 80007b0:	f1ba 0f07 	cmp.w	sl, #7
 80007b4:	d005      	beq.n	80007c2 <unwind_phase2_forced+0xca>
 80007b6:	2709      	movs	r7, #9
 80007b8:	4638      	mov	r0, r7
 80007ba:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80007be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c2:	4638      	mov	r0, r7
 80007c4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80007c6:	f7ff ff75 	bl	80006b4 <_Unwind_DebugHook>
 80007ca:	a803      	add	r0, sp, #12
 80007cc:	f000 fb86 	bl	8000edc <__restore_core_regs>

080007d0 <_Unwind_GetCFA>:
 80007d0:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80007d2:	4770      	bx	lr

080007d4 <__gnu_Unwind_RaiseException>:
 80007d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80007d8:	640b      	str	r3, [r1, #64]	; 0x40
 80007da:	1d0e      	adds	r6, r1, #4
 80007dc:	460f      	mov	r7, r1
 80007de:	4604      	mov	r4, r0
 80007e0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80007e2:	b0f9      	sub	sp, #484	; 0x1e4
 80007e4:	ad01      	add	r5, sp, #4
 80007e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007e8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80007ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007ec:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80007ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007f0:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80007f4:	f04f 36ff 	mov.w	r6, #4294967295
 80007f8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80007fc:	9600      	str	r6, [sp, #0]
 80007fe:	e006      	b.n	800080e <__gnu_Unwind_RaiseException+0x3a>
 8000800:	6923      	ldr	r3, [r4, #16]
 8000802:	466a      	mov	r2, sp
 8000804:	4621      	mov	r1, r4
 8000806:	4798      	blx	r3
 8000808:	2808      	cmp	r0, #8
 800080a:	4605      	mov	r5, r0
 800080c:	d108      	bne.n	8000820 <__gnu_Unwind_RaiseException+0x4c>
 800080e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000810:	4620      	mov	r0, r4
 8000812:	f7ff fecb 	bl	80005ac <get_eit_entry>
 8000816:	2800      	cmp	r0, #0
 8000818:	d0f2      	beq.n	8000800 <__gnu_Unwind_RaiseException+0x2c>
 800081a:	2009      	movs	r0, #9
 800081c:	b079      	add	sp, #484	; 0x1e4
 800081e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000820:	4668      	mov	r0, sp
 8000822:	f7ff ff13 	bl	800064c <restore_non_core_regs>
 8000826:	2d06      	cmp	r5, #6
 8000828:	d1f7      	bne.n	800081a <__gnu_Unwind_RaiseException+0x46>
 800082a:	4639      	mov	r1, r7
 800082c:	4620      	mov	r0, r4
 800082e:	f7ff ff43 	bl	80006b8 <unwind_phase2>
 8000832:	bf00      	nop

08000834 <__gnu_Unwind_ForcedUnwind>:
 8000834:	b430      	push	{r4, r5}
 8000836:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000838:	60c1      	str	r1, [r0, #12]
 800083a:	6182      	str	r2, [r0, #24]
 800083c:	4619      	mov	r1, r3
 800083e:	641d      	str	r5, [r3, #64]	; 0x40
 8000840:	2200      	movs	r2, #0
 8000842:	bc30      	pop	{r4, r5}
 8000844:	e758      	b.n	80006f8 <unwind_phase2_forced>
 8000846:	bf00      	nop

08000848 <__gnu_Unwind_Resume>:
 8000848:	b570      	push	{r4, r5, r6, lr}
 800084a:	68c6      	ldr	r6, [r0, #12]
 800084c:	6943      	ldr	r3, [r0, #20]
 800084e:	640b      	str	r3, [r1, #64]	; 0x40
 8000850:	b126      	cbz	r6, 800085c <__gnu_Unwind_Resume+0x14>
 8000852:	2201      	movs	r2, #1
 8000854:	f7ff ff50 	bl	80006f8 <unwind_phase2_forced>
 8000858:	f005 fc16 	bl	8006088 <abort>
 800085c:	6903      	ldr	r3, [r0, #16]
 800085e:	460a      	mov	r2, r1
 8000860:	4604      	mov	r4, r0
 8000862:	460d      	mov	r5, r1
 8000864:	4601      	mov	r1, r0
 8000866:	2002      	movs	r0, #2
 8000868:	4798      	blx	r3
 800086a:	2807      	cmp	r0, #7
 800086c:	d007      	beq.n	800087e <__gnu_Unwind_Resume+0x36>
 800086e:	2808      	cmp	r0, #8
 8000870:	d103      	bne.n	800087a <__gnu_Unwind_Resume+0x32>
 8000872:	4629      	mov	r1, r5
 8000874:	4620      	mov	r0, r4
 8000876:	f7ff ff1f 	bl	80006b8 <unwind_phase2>
 800087a:	f005 fc05 	bl	8006088 <abort>
 800087e:	4630      	mov	r0, r6
 8000880:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000882:	f7ff ff17 	bl	80006b4 <_Unwind_DebugHook>
 8000886:	1d28      	adds	r0, r5, #4
 8000888:	f000 fb28 	bl	8000edc <__restore_core_regs>

0800088c <__gnu_Unwind_Resume_or_Rethrow>:
 800088c:	68c2      	ldr	r2, [r0, #12]
 800088e:	b11a      	cbz	r2, 8000898 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8000890:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8000892:	640a      	str	r2, [r1, #64]	; 0x40
 8000894:	2200      	movs	r2, #0
 8000896:	e72f      	b.n	80006f8 <unwind_phase2_forced>
 8000898:	e79c      	b.n	80007d4 <__gnu_Unwind_RaiseException>
 800089a:	bf00      	nop

0800089c <_Unwind_Complete>:
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop

080008a0 <_Unwind_DeleteException>:
 80008a0:	6883      	ldr	r3, [r0, #8]
 80008a2:	b113      	cbz	r3, 80008aa <_Unwind_DeleteException+0xa>
 80008a4:	4601      	mov	r1, r0
 80008a6:	2001      	movs	r0, #1
 80008a8:	4718      	bx	r3
 80008aa:	4770      	bx	lr

080008ac <_Unwind_VRS_Get>:
 80008ac:	b500      	push	{lr}
 80008ae:	2904      	cmp	r1, #4
 80008b0:	d807      	bhi.n	80008c2 <_Unwind_VRS_Get+0x16>
 80008b2:	e8df f001 	tbb	[pc, r1]
 80008b6:	0903      	.short	0x0903
 80008b8:	0906      	.short	0x0906
 80008ba:	09          	.byte	0x09
 80008bb:	00          	.byte	0x00
 80008bc:	b90b      	cbnz	r3, 80008c2 <_Unwind_VRS_Get+0x16>
 80008be:	2a0f      	cmp	r2, #15
 80008c0:	d905      	bls.n	80008ce <_Unwind_VRS_Get+0x22>
 80008c2:	2002      	movs	r0, #2
 80008c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80008c8:	2001      	movs	r0, #1
 80008ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80008ce:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80008d2:	4618      	mov	r0, r3
 80008d4:	6853      	ldr	r3, [r2, #4]
 80008d6:	9a01      	ldr	r2, [sp, #4]
 80008d8:	6013      	str	r3, [r2, #0]
 80008da:	f85d fb04 	ldr.w	pc, [sp], #4
 80008de:	bf00      	nop

080008e0 <_Unwind_GetGR>:
 80008e0:	b510      	push	{r4, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	2300      	movs	r3, #0
 80008e6:	ac03      	add	r4, sp, #12
 80008e8:	460a      	mov	r2, r1
 80008ea:	9400      	str	r4, [sp, #0]
 80008ec:	4619      	mov	r1, r3
 80008ee:	f7ff ffdd 	bl	80008ac <_Unwind_VRS_Get>
 80008f2:	9803      	ldr	r0, [sp, #12]
 80008f4:	b004      	add	sp, #16
 80008f6:	bd10      	pop	{r4, pc}

080008f8 <_Unwind_VRS_Set>:
 80008f8:	b500      	push	{lr}
 80008fa:	2904      	cmp	r1, #4
 80008fc:	d807      	bhi.n	800090e <_Unwind_VRS_Set+0x16>
 80008fe:	e8df f001 	tbb	[pc, r1]
 8000902:	0903      	.short	0x0903
 8000904:	0906      	.short	0x0906
 8000906:	09          	.byte	0x09
 8000907:	00          	.byte	0x00
 8000908:	b90b      	cbnz	r3, 800090e <_Unwind_VRS_Set+0x16>
 800090a:	2a0f      	cmp	r2, #15
 800090c:	d905      	bls.n	800091a <_Unwind_VRS_Set+0x22>
 800090e:	2002      	movs	r0, #2
 8000910:	f85d fb04 	ldr.w	pc, [sp], #4
 8000914:	2001      	movs	r0, #1
 8000916:	f85d fb04 	ldr.w	pc, [sp], #4
 800091a:	9901      	ldr	r1, [sp, #4]
 800091c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000920:	6809      	ldr	r1, [r1, #0]
 8000922:	6051      	str	r1, [r2, #4]
 8000924:	4618      	mov	r0, r3
 8000926:	f85d fb04 	ldr.w	pc, [sp], #4
 800092a:	bf00      	nop

0800092c <_Unwind_SetGR>:
 800092c:	b510      	push	{r4, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	ac04      	add	r4, sp, #16
 8000932:	2300      	movs	r3, #0
 8000934:	f844 2d04 	str.w	r2, [r4, #-4]!
 8000938:	460a      	mov	r2, r1
 800093a:	9400      	str	r4, [sp, #0]
 800093c:	4619      	mov	r1, r3
 800093e:	f7ff ffdb 	bl	80008f8 <_Unwind_VRS_Set>
 8000942:	b004      	add	sp, #16
 8000944:	bd10      	pop	{r4, pc}
 8000946:	bf00      	nop

08000948 <__gnu_Unwind_Backtrace>:
 8000948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800094a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800094c:	6413      	str	r3, [r2, #64]	; 0x40
 800094e:	1d15      	adds	r5, r2, #4
 8000950:	4607      	mov	r7, r0
 8000952:	460e      	mov	r6, r1
 8000954:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000956:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 800095a:	ac17      	add	r4, sp, #92	; 0x5c
 800095c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800095e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000962:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000964:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000966:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800096a:	f04f 35ff 	mov.w	r5, #4294967295
 800096e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000972:	9516      	str	r5, [sp, #88]	; 0x58
 8000974:	e010      	b.n	8000998 <__gnu_Unwind_Backtrace+0x50>
 8000976:	a816      	add	r0, sp, #88	; 0x58
 8000978:	f7ff ffd8 	bl	800092c <_Unwind_SetGR>
 800097c:	4631      	mov	r1, r6
 800097e:	a816      	add	r0, sp, #88	; 0x58
 8000980:	47b8      	blx	r7
 8000982:	aa16      	add	r2, sp, #88	; 0x58
 8000984:	4669      	mov	r1, sp
 8000986:	b978      	cbnz	r0, 80009a8 <__gnu_Unwind_Backtrace+0x60>
 8000988:	9b04      	ldr	r3, [sp, #16]
 800098a:	2008      	movs	r0, #8
 800098c:	4798      	blx	r3
 800098e:	2805      	cmp	r0, #5
 8000990:	4604      	mov	r4, r0
 8000992:	d00a      	beq.n	80009aa <__gnu_Unwind_Backtrace+0x62>
 8000994:	2809      	cmp	r0, #9
 8000996:	d007      	beq.n	80009a8 <__gnu_Unwind_Backtrace+0x60>
 8000998:	9926      	ldr	r1, [sp, #152]	; 0x98
 800099a:	4668      	mov	r0, sp
 800099c:	f7ff fe06 	bl	80005ac <get_eit_entry>
 80009a0:	466a      	mov	r2, sp
 80009a2:	210c      	movs	r1, #12
 80009a4:	2800      	cmp	r0, #0
 80009a6:	d0e6      	beq.n	8000976 <__gnu_Unwind_Backtrace+0x2e>
 80009a8:	2409      	movs	r4, #9
 80009aa:	a816      	add	r0, sp, #88	; 0x58
 80009ac:	f7ff fe4e 	bl	800064c <restore_non_core_regs>
 80009b0:	4620      	mov	r0, r4
 80009b2:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 80009b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080009b8 <__gnu_unwind_pr_common>:
 80009b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009bc:	460d      	mov	r5, r1
 80009be:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 80009c0:	b08b      	sub	sp, #44	; 0x2c
 80009c2:	1d0c      	adds	r4, r1, #4
 80009c4:	6809      	ldr	r1, [r1, #0]
 80009c6:	9107      	str	r1, [sp, #28]
 80009c8:	4691      	mov	r9, r2
 80009ca:	9408      	str	r4, [sp, #32]
 80009cc:	f000 0b03 	and.w	fp, r0, #3
 80009d0:	461e      	mov	r6, r3
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d160      	bne.n	8000a98 <__gnu_unwind_pr_common+0xe0>
 80009d6:	0209      	lsls	r1, r1, #8
 80009d8:	2303      	movs	r3, #3
 80009da:	9107      	str	r1, [sp, #28]
 80009dc:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 80009e0:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80009e4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80009e6:	f1bb 0f02 	cmp.w	fp, #2
 80009ea:	bf08      	it	eq
 80009ec:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80009ee:	f013 0301 	ands.w	r3, r3, #1
 80009f2:	d140      	bne.n	8000a76 <__gnu_unwind_pr_common+0xbe>
 80009f4:	9301      	str	r3, [sp, #4]
 80009f6:	f000 0308 	and.w	r3, r0, #8
 80009fa:	9303      	str	r3, [sp, #12]
 80009fc:	f8d4 8000 	ldr.w	r8, [r4]
 8000a00:	f1b8 0f00 	cmp.w	r8, #0
 8000a04:	d039      	beq.n	8000a7a <__gnu_unwind_pr_common+0xc2>
 8000a06:	2e02      	cmp	r6, #2
 8000a08:	d043      	beq.n	8000a92 <__gnu_unwind_pr_common+0xda>
 8000a0a:	f8b4 8000 	ldrh.w	r8, [r4]
 8000a0e:	8867      	ldrh	r7, [r4, #2]
 8000a10:	3404      	adds	r4, #4
 8000a12:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000a14:	f027 0a01 	bic.w	sl, r7, #1
 8000a18:	210f      	movs	r1, #15
 8000a1a:	4648      	mov	r0, r9
 8000a1c:	449a      	add	sl, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <_Unwind_GetGR>
 8000a22:	4582      	cmp	sl, r0
 8000a24:	d833      	bhi.n	8000a8e <__gnu_unwind_pr_common+0xd6>
 8000a26:	f028 0301 	bic.w	r3, r8, #1
 8000a2a:	449a      	add	sl, r3
 8000a2c:	4550      	cmp	r0, sl
 8000a2e:	bf2c      	ite	cs
 8000a30:	2000      	movcs	r0, #0
 8000a32:	2001      	movcc	r0, #1
 8000a34:	007f      	lsls	r7, r7, #1
 8000a36:	f007 0702 	and.w	r7, r7, #2
 8000a3a:	f008 0801 	and.w	r8, r8, #1
 8000a3e:	ea47 0708 	orr.w	r7, r7, r8
 8000a42:	2f01      	cmp	r7, #1
 8000a44:	d03e      	beq.n	8000ac4 <__gnu_unwind_pr_common+0x10c>
 8000a46:	d335      	bcc.n	8000ab4 <__gnu_unwind_pr_common+0xfc>
 8000a48:	2f02      	cmp	r7, #2
 8000a4a:	d11c      	bne.n	8000a86 <__gnu_unwind_pr_common+0xce>
 8000a4c:	6823      	ldr	r3, [r4, #0]
 8000a4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000a52:	9202      	str	r2, [sp, #8]
 8000a54:	f1bb 0f00 	cmp.w	fp, #0
 8000a58:	d176      	bne.n	8000b48 <__gnu_unwind_pr_common+0x190>
 8000a5a:	b128      	cbz	r0, 8000a68 <__gnu_unwind_pr_common+0xb0>
 8000a5c:	9903      	ldr	r1, [sp, #12]
 8000a5e:	2900      	cmp	r1, #0
 8000a60:	d07e      	beq.n	8000b60 <__gnu_unwind_pr_common+0x1a8>
 8000a62:	2a00      	cmp	r2, #0
 8000a64:	f000 80a6 	beq.w	8000bb4 <__gnu_unwind_pr_common+0x1fc>
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	db77      	blt.n	8000b5c <__gnu_unwind_pr_common+0x1a4>
 8000a6c:	9b02      	ldr	r3, [sp, #8]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8000a74:	e7c2      	b.n	80009fc <__gnu_unwind_pr_common+0x44>
 8000a76:	2300      	movs	r3, #0
 8000a78:	9301      	str	r3, [sp, #4]
 8000a7a:	2e02      	cmp	r6, #2
 8000a7c:	dd3e      	ble.n	8000afc <__gnu_unwind_pr_common+0x144>
 8000a7e:	f7ff fe17 	bl	80006b0 <__gnu_unwind_24bit.isra.1>
 8000a82:	2800      	cmp	r0, #0
 8000a84:	d040      	beq.n	8000b08 <__gnu_unwind_pr_common+0x150>
 8000a86:	2009      	movs	r0, #9
 8000a88:	b00b      	add	sp, #44	; 0x2c
 8000a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a8e:	2000      	movs	r0, #0
 8000a90:	e7d0      	b.n	8000a34 <__gnu_unwind_pr_common+0x7c>
 8000a92:	6867      	ldr	r7, [r4, #4]
 8000a94:	3408      	adds	r4, #8
 8000a96:	e7bc      	b.n	8000a12 <__gnu_unwind_pr_common+0x5a>
 8000a98:	2b02      	cmp	r3, #2
 8000a9a:	dca3      	bgt.n	80009e4 <__gnu_unwind_pr_common+0x2c>
 8000a9c:	0c0b      	lsrs	r3, r1, #16
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	0409      	lsls	r1, r1, #16
 8000aa2:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8000aac:	9107      	str	r1, [sp, #28]
 8000aae:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8000ab2:	e797      	b.n	80009e4 <__gnu_unwind_pr_common+0x2c>
 8000ab4:	f1bb 0f00 	cmp.w	fp, #0
 8000ab8:	d002      	beq.n	8000ac0 <__gnu_unwind_pr_common+0x108>
 8000aba:	2800      	cmp	r0, #0
 8000abc:	f040 80bd 	bne.w	8000c3a <__gnu_unwind_pr_common+0x282>
 8000ac0:	3404      	adds	r4, #4
 8000ac2:	e79b      	b.n	80009fc <__gnu_unwind_pr_common+0x44>
 8000ac4:	f1bb 0f00 	cmp.w	fp, #0
 8000ac8:	d125      	bne.n	8000b16 <__gnu_unwind_pr_common+0x15e>
 8000aca:	b1a8      	cbz	r0, 8000af8 <__gnu_unwind_pr_common+0x140>
 8000acc:	e894 000c 	ldmia.w	r4, {r2, r3}
 8000ad0:	1c99      	adds	r1, r3, #2
 8000ad2:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000ad6:	d0d6      	beq.n	8000a86 <__gnu_unwind_pr_common+0xce>
 8000ad8:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8000adc:	3301      	adds	r3, #1
 8000ade:	9106      	str	r1, [sp, #24]
 8000ae0:	f000 80a3 	beq.w	8000c2a <__gnu_unwind_pr_common+0x272>
 8000ae4:	1d20      	adds	r0, r4, #4
 8000ae6:	f7ff fddd 	bl	80006a4 <_Unwind_decode_typeinfo_ptr.isra.0>
 8000aea:	ab06      	add	r3, sp, #24
 8000aec:	4601      	mov	r1, r0
 8000aee:	4628      	mov	r0, r5
 8000af0:	f3af 8000 	nop.w
 8000af4:	2800      	cmp	r0, #0
 8000af6:	d177      	bne.n	8000be8 <__gnu_unwind_pr_common+0x230>
 8000af8:	3408      	adds	r4, #8
 8000afa:	e77f      	b.n	80009fc <__gnu_unwind_pr_common+0x44>
 8000afc:	a907      	add	r1, sp, #28
 8000afe:	4648      	mov	r0, r9
 8000b00:	f000 faee 	bl	80010e0 <__gnu_unwind_execute>
 8000b04:	2800      	cmp	r0, #0
 8000b06:	d1be      	bne.n	8000a86 <__gnu_unwind_pr_common+0xce>
 8000b08:	9b01      	ldr	r3, [sp, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d15c      	bne.n	8000bc8 <__gnu_unwind_pr_common+0x210>
 8000b0e:	2008      	movs	r0, #8
 8000b10:	b00b      	add	sp, #44	; 0x2c
 8000b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000b16:	210d      	movs	r1, #13
 8000b18:	4648      	mov	r0, r9
 8000b1a:	6a2f      	ldr	r7, [r5, #32]
 8000b1c:	f7ff fee0 	bl	80008e0 <_Unwind_GetGR>
 8000b20:	4287      	cmp	r7, r0
 8000b22:	d1e9      	bne.n	8000af8 <__gnu_unwind_pr_common+0x140>
 8000b24:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000b26:	429c      	cmp	r4, r3
 8000b28:	d1e6      	bne.n	8000af8 <__gnu_unwind_pr_common+0x140>
 8000b2a:	4620      	mov	r0, r4
 8000b2c:	f7ff fcf0 	bl	8000510 <selfrel_offset31>
 8000b30:	210f      	movs	r1, #15
 8000b32:	4602      	mov	r2, r0
 8000b34:	4648      	mov	r0, r9
 8000b36:	f7ff fef9 	bl	800092c <_Unwind_SetGR>
 8000b3a:	4648      	mov	r0, r9
 8000b3c:	462a      	mov	r2, r5
 8000b3e:	2100      	movs	r1, #0
 8000b40:	f7ff fef4 	bl	800092c <_Unwind_SetGR>
 8000b44:	2007      	movs	r0, #7
 8000b46:	e79f      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000b48:	210d      	movs	r1, #13
 8000b4a:	4648      	mov	r0, r9
 8000b4c:	6a2f      	ldr	r7, [r5, #32]
 8000b4e:	f7ff fec7 	bl	80008e0 <_Unwind_GetGR>
 8000b52:	4287      	cmp	r7, r0
 8000b54:	d058      	beq.n	8000c08 <__gnu_unwind_pr_common+0x250>
 8000b56:	6823      	ldr	r3, [r4, #0]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	da87      	bge.n	8000a6c <__gnu_unwind_pr_common+0xb4>
 8000b5c:	3404      	adds	r4, #4
 8000b5e:	e785      	b.n	8000a6c <__gnu_unwind_pr_common+0xb4>
 8000b60:	9b02      	ldr	r3, [sp, #8]
 8000b62:	b33b      	cbz	r3, 8000bb4 <__gnu_unwind_pr_common+0x1fc>
 8000b64:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000b68:	1d27      	adds	r7, r4, #4
 8000b6a:	f8cd b010 	str.w	fp, [sp, #16]
 8000b6e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8000b72:	f8dd a008 	ldr.w	sl, [sp, #8]
 8000b76:	9605      	str	r6, [sp, #20]
 8000b78:	46a3      	mov	fp, r4
 8000b7a:	461c      	mov	r4, r3
 8000b7c:	e002      	b.n	8000b84 <__gnu_unwind_pr_common+0x1cc>
 8000b7e:	45b2      	cmp	sl, r6
 8000b80:	46b0      	mov	r8, r6
 8000b82:	d016      	beq.n	8000bb2 <__gnu_unwind_pr_common+0x1fa>
 8000b84:	4638      	mov	r0, r7
 8000b86:	9406      	str	r4, [sp, #24]
 8000b88:	f7ff fd8c 	bl	80006a4 <_Unwind_decode_typeinfo_ptr.isra.0>
 8000b8c:	ab06      	add	r3, sp, #24
 8000b8e:	4601      	mov	r1, r0
 8000b90:	2200      	movs	r2, #0
 8000b92:	4628      	mov	r0, r5
 8000b94:	f3af 8000 	nop.w
 8000b98:	f108 0601 	add.w	r6, r8, #1
 8000b9c:	3704      	adds	r7, #4
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	d0ed      	beq.n	8000b7e <__gnu_unwind_pr_common+0x1c6>
 8000ba2:	9b02      	ldr	r3, [sp, #8]
 8000ba4:	9e05      	ldr	r6, [sp, #20]
 8000ba6:	4543      	cmp	r3, r8
 8000ba8:	465c      	mov	r4, fp
 8000baa:	f8dd b010 	ldr.w	fp, [sp, #16]
 8000bae:	d1d2      	bne.n	8000b56 <__gnu_unwind_pr_common+0x19e>
 8000bb0:	e000      	b.n	8000bb4 <__gnu_unwind_pr_common+0x1fc>
 8000bb2:	465c      	mov	r4, fp
 8000bb4:	4648      	mov	r0, r9
 8000bb6:	210d      	movs	r1, #13
 8000bb8:	f7ff fe92 	bl	80008e0 <_Unwind_GetGR>
 8000bbc:	9b06      	ldr	r3, [sp, #24]
 8000bbe:	6228      	str	r0, [r5, #32]
 8000bc0:	62ac      	str	r4, [r5, #40]	; 0x28
 8000bc2:	626b      	str	r3, [r5, #36]	; 0x24
 8000bc4:	2006      	movs	r0, #6
 8000bc6:	e75f      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000bc8:	210f      	movs	r1, #15
 8000bca:	4648      	mov	r0, r9
 8000bcc:	f7ff fe88 	bl	80008e0 <_Unwind_GetGR>
 8000bd0:	210e      	movs	r1, #14
 8000bd2:	4602      	mov	r2, r0
 8000bd4:	4648      	mov	r0, r9
 8000bd6:	f7ff fea9 	bl	800092c <_Unwind_SetGR>
 8000bda:	4648      	mov	r0, r9
 8000bdc:	4a29      	ldr	r2, [pc, #164]	; (8000c84 <__gnu_unwind_pr_common+0x2cc>)
 8000bde:	210f      	movs	r1, #15
 8000be0:	f7ff fea4 	bl	800092c <_Unwind_SetGR>
 8000be4:	2007      	movs	r0, #7
 8000be6:	e74f      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000be8:	4607      	mov	r7, r0
 8000bea:	210d      	movs	r1, #13
 8000bec:	4648      	mov	r0, r9
 8000bee:	f7ff fe77 	bl	80008e0 <_Unwind_GetGR>
 8000bf2:	2f02      	cmp	r7, #2
 8000bf4:	6228      	str	r0, [r5, #32]
 8000bf6:	d11d      	bne.n	8000c34 <__gnu_unwind_pr_common+0x27c>
 8000bf8:	462b      	mov	r3, r5
 8000bfa:	9a06      	ldr	r2, [sp, #24]
 8000bfc:	f843 2f2c 	str.w	r2, [r3, #44]!
 8000c00:	626b      	str	r3, [r5, #36]	; 0x24
 8000c02:	62ac      	str	r4, [r5, #40]	; 0x28
 8000c04:	2006      	movs	r0, #6
 8000c06:	e73f      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000c08:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000c0a:	429c      	cmp	r4, r3
 8000c0c:	d1a3      	bne.n	8000b56 <__gnu_unwind_pr_common+0x19e>
 8000c0e:	2204      	movs	r2, #4
 8000c10:	2700      	movs	r7, #0
 8000c12:	18a3      	adds	r3, r4, r2
 8000c14:	9902      	ldr	r1, [sp, #8]
 8000c16:	62a9      	str	r1, [r5, #40]	; 0x28
 8000c18:	62ef      	str	r7, [r5, #44]	; 0x2c
 8000c1a:	632a      	str	r2, [r5, #48]	; 0x30
 8000c1c:	636b      	str	r3, [r5, #52]	; 0x34
 8000c1e:	6823      	ldr	r3, [r4, #0]
 8000c20:	42bb      	cmp	r3, r7
 8000c22:	db1d      	blt.n	8000c60 <__gnu_unwind_pr_common+0x2a8>
 8000c24:	2301      	movs	r3, #1
 8000c26:	9301      	str	r3, [sp, #4]
 8000c28:	e720      	b.n	8000a6c <__gnu_unwind_pr_common+0xb4>
 8000c2a:	4648      	mov	r0, r9
 8000c2c:	210d      	movs	r1, #13
 8000c2e:	f7ff fe57 	bl	80008e0 <_Unwind_GetGR>
 8000c32:	6228      	str	r0, [r5, #32]
 8000c34:	9b06      	ldr	r3, [sp, #24]
 8000c36:	626b      	str	r3, [r5, #36]	; 0x24
 8000c38:	e7e3      	b.n	8000c02 <__gnu_unwind_pr_common+0x24a>
 8000c3a:	4620      	mov	r0, r4
 8000c3c:	f7ff fc68 	bl	8000510 <selfrel_offset31>
 8000c40:	3404      	adds	r4, #4
 8000c42:	4606      	mov	r6, r0
 8000c44:	63ac      	str	r4, [r5, #56]	; 0x38
 8000c46:	4628      	mov	r0, r5
 8000c48:	f3af 8000 	nop.w
 8000c4c:	2800      	cmp	r0, #0
 8000c4e:	f43f af1a 	beq.w	8000a86 <__gnu_unwind_pr_common+0xce>
 8000c52:	4648      	mov	r0, r9
 8000c54:	4632      	mov	r2, r6
 8000c56:	210f      	movs	r1, #15
 8000c58:	f7ff fe68 	bl	800092c <_Unwind_SetGR>
 8000c5c:	2007      	movs	r0, #7
 8000c5e:	e713      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000c60:	4608      	mov	r0, r1
 8000c62:	3001      	adds	r0, #1
 8000c64:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000c68:	f7ff fc52 	bl	8000510 <selfrel_offset31>
 8000c6c:	210f      	movs	r1, #15
 8000c6e:	4602      	mov	r2, r0
 8000c70:	4648      	mov	r0, r9
 8000c72:	f7ff fe5b 	bl	800092c <_Unwind_SetGR>
 8000c76:	4648      	mov	r0, r9
 8000c78:	462a      	mov	r2, r5
 8000c7a:	4639      	mov	r1, r7
 8000c7c:	f7ff fe56 	bl	800092c <_Unwind_SetGR>
 8000c80:	2007      	movs	r0, #7
 8000c82:	e701      	b.n	8000a88 <__gnu_unwind_pr_common+0xd0>
 8000c84:	00000000 	.word	0x00000000

08000c88 <__aeabi_unwind_cpp_pr0>:
 8000c88:	2300      	movs	r3, #0
 8000c8a:	e695      	b.n	80009b8 <__gnu_unwind_pr_common>

08000c8c <__aeabi_unwind_cpp_pr1>:
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	e693      	b.n	80009b8 <__gnu_unwind_pr_common>

08000c90 <__aeabi_unwind_cpp_pr2>:
 8000c90:	2302      	movs	r3, #2
 8000c92:	e691      	b.n	80009b8 <__gnu_unwind_pr_common>

08000c94 <_Unwind_VRS_Pop>:
 8000c94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c96:	4604      	mov	r4, r0
 8000c98:	b0c5      	sub	sp, #276	; 0x114
 8000c9a:	2904      	cmp	r1, #4
 8000c9c:	d80d      	bhi.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000c9e:	e8df f001 	tbb	[pc, r1]
 8000ca2:	0353      	.short	0x0353
 8000ca4:	310c      	.short	0x310c
 8000ca6:	0f          	.byte	0x0f
 8000ca7:	00          	.byte	0x00
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	ea4f 4612 	mov.w	r6, r2, lsr #16
 8000cae:	b295      	uxth	r5, r2
 8000cb0:	d162      	bne.n	8000d78 <_Unwind_VRS_Pop+0xe4>
 8000cb2:	1972      	adds	r2, r6, r5
 8000cb4:	2a10      	cmp	r2, #16
 8000cb6:	f240 809b 	bls.w	8000df0 <_Unwind_VRS_Pop+0x15c>
 8000cba:	2002      	movs	r0, #2
 8000cbc:	b045      	add	sp, #276	; 0x114
 8000cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d1fa      	bne.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000cc4:	2a10      	cmp	r2, #16
 8000cc6:	d8f8      	bhi.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000cc8:	6823      	ldr	r3, [r4, #0]
 8000cca:	06d8      	lsls	r0, r3, #27
 8000ccc:	f100 80c6 	bmi.w	8000e5c <_Unwind_VRS_Pop+0x1c8>
 8000cd0:	ae22      	add	r6, sp, #136	; 0x88
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	9201      	str	r2, [sp, #4]
 8000cd6:	f000 f973 	bl	8000fc0 <__gnu_Unwind_Save_WMMXC>
 8000cda:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000cdc:	9a01      	ldr	r2, [sp, #4]
 8000cde:	2300      	movs	r3, #0
 8000ce0:	2501      	movs	r5, #1
 8000ce2:	fa05 f103 	lsl.w	r1, r5, r3
 8000ce6:	4211      	tst	r1, r2
 8000ce8:	d003      	beq.n	8000cf2 <_Unwind_VRS_Pop+0x5e>
 8000cea:	6801      	ldr	r1, [r0, #0]
 8000cec:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8000cf0:	3004      	adds	r0, #4
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	2b04      	cmp	r3, #4
 8000cf6:	d1f4      	bne.n	8000ce2 <_Unwind_VRS_Pop+0x4e>
 8000cf8:	63a0      	str	r0, [r4, #56]	; 0x38
 8000cfa:	4630      	mov	r0, r6
 8000cfc:	f000 f956 	bl	8000fac <__gnu_Unwind_Restore_WMMXC>
 8000d00:	2000      	movs	r0, #0
 8000d02:	e7db      	b.n	8000cbc <_Unwind_VRS_Pop+0x28>
 8000d04:	2b03      	cmp	r3, #3
 8000d06:	d1d8      	bne.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d08:	0c15      	lsrs	r5, r2, #16
 8000d0a:	b297      	uxth	r7, r2
 8000d0c:	19eb      	adds	r3, r5, r7
 8000d0e:	2b10      	cmp	r3, #16
 8000d10:	d8d3      	bhi.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d12:	6823      	ldr	r3, [r4, #0]
 8000d14:	071e      	lsls	r6, r3, #28
 8000d16:	f100 80b5 	bmi.w	8000e84 <_Unwind_VRS_Pop+0x1f0>
 8000d1a:	ae22      	add	r6, sp, #136	; 0x88
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	f000 f923 	bl	8000f68 <__gnu_Unwind_Save_WMMXD>
 8000d22:	00ed      	lsls	r5, r5, #3
 8000d24:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000d26:	b14f      	cbz	r7, 8000d3c <_Unwind_VRS_Pop+0xa8>
 8000d28:	3d04      	subs	r5, #4
 8000d2a:	1971      	adds	r1, r6, r5
 8000d2c:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 8000d30:	f853 2b04 	ldr.w	r2, [r3], #4
 8000d34:	f841 2f04 	str.w	r2, [r1, #4]!
 8000d38:	4283      	cmp	r3, r0
 8000d3a:	d1f9      	bne.n	8000d30 <_Unwind_VRS_Pop+0x9c>
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	63a3      	str	r3, [r4, #56]	; 0x38
 8000d40:	f000 f8f0 	bl	8000f24 <__gnu_Unwind_Restore_WMMXD>
 8000d44:	2000      	movs	r0, #0
 8000d46:	e7b9      	b.n	8000cbc <_Unwind_VRS_Pop+0x28>
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d1b6      	bne.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d4c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000d4e:	b297      	uxth	r7, r2
 8000d50:	1d20      	adds	r0, r4, #4
 8000d52:	2601      	movs	r6, #1
 8000d54:	fa06 f103 	lsl.w	r1, r6, r3
 8000d58:	4239      	tst	r1, r7
 8000d5a:	f103 0301 	add.w	r3, r3, #1
 8000d5e:	d002      	beq.n	8000d66 <_Unwind_VRS_Pop+0xd2>
 8000d60:	6829      	ldr	r1, [r5, #0]
 8000d62:	6001      	str	r1, [r0, #0]
 8000d64:	3504      	adds	r5, #4
 8000d66:	2b10      	cmp	r3, #16
 8000d68:	f100 0004 	add.w	r0, r0, #4
 8000d6c:	d1f2      	bne.n	8000d54 <_Unwind_VRS_Pop+0xc0>
 8000d6e:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8000d72:	d13b      	bne.n	8000dec <_Unwind_VRS_Pop+0x158>
 8000d74:	63a5      	str	r5, [r4, #56]	; 0x38
 8000d76:	e7a1      	b.n	8000cbc <_Unwind_VRS_Pop+0x28>
 8000d78:	2b05      	cmp	r3, #5
 8000d7a:	d19e      	bne.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d7c:	1977      	adds	r7, r6, r5
 8000d7e:	2f20      	cmp	r7, #32
 8000d80:	d89b      	bhi.n	8000cba <_Unwind_VRS_Pop+0x26>
 8000d82:	2e0f      	cmp	r6, #15
 8000d84:	d966      	bls.n	8000e54 <_Unwind_VRS_Pop+0x1c0>
 8000d86:	462f      	mov	r7, r5
 8000d88:	2d00      	cmp	r5, #0
 8000d8a:	d13a      	bne.n	8000e02 <_Unwind_VRS_Pop+0x16e>
 8000d8c:	462a      	mov	r2, r5
 8000d8e:	2700      	movs	r7, #0
 8000d90:	2a00      	cmp	r2, #0
 8000d92:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000d94:	dd72      	ble.n	8000e7c <_Unwind_VRS_Pop+0x1e8>
 8000d96:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8000d9a:	4601      	mov	r1, r0
 8000d9c:	a844      	add	r0, sp, #272	; 0x110
 8000d9e:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8000da2:	388c      	subs	r0, #140	; 0x8c
 8000da4:	f851 5b04 	ldr.w	r5, [r1], #4
 8000da8:	f840 5f04 	str.w	r5, [r0, #4]!
 8000dac:	4291      	cmp	r1, r2
 8000dae:	d1f9      	bne.n	8000da4 <_Unwind_VRS_Pop+0x110>
 8000db0:	4608      	mov	r0, r1
 8000db2:	b197      	cbz	r7, 8000dda <_Unwind_VRS_Pop+0x146>
 8000db4:	2e10      	cmp	r6, #16
 8000db6:	4632      	mov	r2, r6
 8000db8:	a944      	add	r1, sp, #272	; 0x110
 8000dba:	bf38      	it	cc
 8000dbc:	2210      	movcc	r2, #16
 8000dbe:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8000dc2:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8000dc6:	0079      	lsls	r1, r7, #1
 8000dc8:	3a04      	subs	r2, #4
 8000dca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000dce:	f850 5b04 	ldr.w	r5, [r0], #4
 8000dd2:	f842 5f04 	str.w	r5, [r2, #4]!
 8000dd6:	4288      	cmp	r0, r1
 8000dd8:	d1f9      	bne.n	8000dce <_Unwind_VRS_Pop+0x13a>
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d048      	beq.n	8000e70 <_Unwind_VRS_Pop+0x1dc>
 8000dde:	2e0f      	cmp	r6, #15
 8000de0:	63a1      	str	r1, [r4, #56]	; 0x38
 8000de2:	d933      	bls.n	8000e4c <_Unwind_VRS_Pop+0x1b8>
 8000de4:	b117      	cbz	r7, 8000dec <_Unwind_VRS_Pop+0x158>
 8000de6:	a802      	add	r0, sp, #8
 8000de8:	f000 f894 	bl	8000f14 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000dec:	2000      	movs	r0, #0
 8000dee:	e765      	b.n	8000cbc <_Unwind_VRS_Pop+0x28>
 8000df0:	2e0f      	cmp	r6, #15
 8000df2:	f63f af62 	bhi.w	8000cba <_Unwind_VRS_Pop+0x26>
 8000df6:	2700      	movs	r7, #0
 8000df8:	6822      	ldr	r2, [r4, #0]
 8000dfa:	07d1      	lsls	r1, r2, #31
 8000dfc:	d417      	bmi.n	8000e2e <_Unwind_VRS_Pop+0x19a>
 8000dfe:	2f00      	cmp	r7, #0
 8000e00:	d060      	beq.n	8000ec4 <_Unwind_VRS_Pop+0x230>
 8000e02:	6822      	ldr	r2, [r4, #0]
 8000e04:	0751      	lsls	r1, r2, #29
 8000e06:	d445      	bmi.n	8000e94 <_Unwind_VRS_Pop+0x200>
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d04d      	beq.n	8000ea8 <_Unwind_VRS_Pop+0x214>
 8000e0c:	2e0f      	cmp	r6, #15
 8000e0e:	d806      	bhi.n	8000e1e <_Unwind_VRS_Pop+0x18a>
 8000e10:	a822      	add	r0, sp, #136	; 0x88
 8000e12:	9301      	str	r3, [sp, #4]
 8000e14:	f000 f87a 	bl	8000f0c <__gnu_Unwind_Save_VFP_D>
 8000e18:	9b01      	ldr	r3, [sp, #4]
 8000e1a:	2f00      	cmp	r7, #0
 8000e1c:	d0b6      	beq.n	8000d8c <_Unwind_VRS_Pop+0xf8>
 8000e1e:	a802      	add	r0, sp, #8
 8000e20:	9301      	str	r3, [sp, #4]
 8000e22:	f000 f87b 	bl	8000f1c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000e26:	9b01      	ldr	r3, [sp, #4]
 8000e28:	f1c6 0210 	rsb	r2, r6, #16
 8000e2c:	e7b0      	b.n	8000d90 <_Unwind_VRS_Pop+0xfc>
 8000e2e:	f022 0101 	bic.w	r1, r2, #1
 8000e32:	2b05      	cmp	r3, #5
 8000e34:	6021      	str	r1, [r4, #0]
 8000e36:	9301      	str	r3, [sp, #4]
 8000e38:	4620      	mov	r0, r4
 8000e3a:	d03b      	beq.n	8000eb4 <_Unwind_VRS_Pop+0x220>
 8000e3c:	f022 0203 	bic.w	r2, r2, #3
 8000e40:	f840 2b48 	str.w	r2, [r0], #72
 8000e44:	f000 f85a 	bl	8000efc <__gnu_Unwind_Save_VFP>
 8000e48:	9b01      	ldr	r3, [sp, #4]
 8000e4a:	e7d8      	b.n	8000dfe <_Unwind_VRS_Pop+0x16a>
 8000e4c:	a822      	add	r0, sp, #136	; 0x88
 8000e4e:	f000 f859 	bl	8000f04 <__gnu_Unwind_Restore_VFP_D>
 8000e52:	e7c7      	b.n	8000de4 <_Unwind_VRS_Pop+0x150>
 8000e54:	2f10      	cmp	r7, #16
 8000e56:	d9ce      	bls.n	8000df6 <_Unwind_VRS_Pop+0x162>
 8000e58:	3f10      	subs	r7, #16
 8000e5a:	e7cd      	b.n	8000df8 <_Unwind_VRS_Pop+0x164>
 8000e5c:	f023 0310 	bic.w	r3, r3, #16
 8000e60:	6023      	str	r3, [r4, #0]
 8000e62:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000e66:	9201      	str	r2, [sp, #4]
 8000e68:	f000 f8aa 	bl	8000fc0 <__gnu_Unwind_Save_WMMXC>
 8000e6c:	9a01      	ldr	r2, [sp, #4]
 8000e6e:	e72f      	b.n	8000cd0 <_Unwind_VRS_Pop+0x3c>
 8000e70:	3104      	adds	r1, #4
 8000e72:	63a1      	str	r1, [r4, #56]	; 0x38
 8000e74:	a822      	add	r0, sp, #136	; 0x88
 8000e76:	f000 f83d 	bl	8000ef4 <__gnu_Unwind_Restore_VFP>
 8000e7a:	e7b7      	b.n	8000dec <_Unwind_VRS_Pop+0x158>
 8000e7c:	2f00      	cmp	r7, #0
 8000e7e:	d199      	bne.n	8000db4 <_Unwind_VRS_Pop+0x120>
 8000e80:	4601      	mov	r1, r0
 8000e82:	e7aa      	b.n	8000dda <_Unwind_VRS_Pop+0x146>
 8000e84:	f023 0308 	bic.w	r3, r3, #8
 8000e88:	6023      	str	r3, [r4, #0]
 8000e8a:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000e8e:	f000 f86b 	bl	8000f68 <__gnu_Unwind_Save_WMMXD>
 8000e92:	e742      	b.n	8000d1a <_Unwind_VRS_Pop+0x86>
 8000e94:	4620      	mov	r0, r4
 8000e96:	f022 0204 	bic.w	r2, r2, #4
 8000e9a:	f840 2bd0 	str.w	r2, [r0], #208
 8000e9e:	9301      	str	r3, [sp, #4]
 8000ea0:	f000 f83c 	bl	8000f1c <__gnu_Unwind_Save_VFP_D_16_to_31>
 8000ea4:	9b01      	ldr	r3, [sp, #4]
 8000ea6:	e7af      	b.n	8000e08 <_Unwind_VRS_Pop+0x174>
 8000ea8:	a822      	add	r0, sp, #136	; 0x88
 8000eaa:	9301      	str	r3, [sp, #4]
 8000eac:	f000 f826 	bl	8000efc <__gnu_Unwind_Save_VFP>
 8000eb0:	9b01      	ldr	r3, [sp, #4]
 8000eb2:	e7b9      	b.n	8000e28 <_Unwind_VRS_Pop+0x194>
 8000eb4:	f041 0102 	orr.w	r1, r1, #2
 8000eb8:	f840 1b48 	str.w	r1, [r0], #72
 8000ebc:	f000 f826 	bl	8000f0c <__gnu_Unwind_Save_VFP_D>
 8000ec0:	9b01      	ldr	r3, [sp, #4]
 8000ec2:	e79c      	b.n	8000dfe <_Unwind_VRS_Pop+0x16a>
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d003      	beq.n	8000ed0 <_Unwind_VRS_Pop+0x23c>
 8000ec8:	2e0f      	cmp	r6, #15
 8000eca:	f63f af5f 	bhi.w	8000d8c <_Unwind_VRS_Pop+0xf8>
 8000ece:	e79f      	b.n	8000e10 <_Unwind_VRS_Pop+0x17c>
 8000ed0:	a822      	add	r0, sp, #136	; 0x88
 8000ed2:	9301      	str	r3, [sp, #4]
 8000ed4:	f000 f812 	bl	8000efc <__gnu_Unwind_Save_VFP>
 8000ed8:	9b01      	ldr	r3, [sp, #4]
 8000eda:	e757      	b.n	8000d8c <_Unwind_VRS_Pop+0xf8>

08000edc <__restore_core_regs>:
 8000edc:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8000ee0:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8000ee4:	469c      	mov	ip, r3
 8000ee6:	46a6      	mov	lr, r4
 8000ee8:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8000eec:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000ef0:	46e5      	mov	sp, ip
 8000ef2:	bd00      	pop	{pc}

08000ef4 <__gnu_Unwind_Restore_VFP>:
 8000ef4:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <__gnu_Unwind_Save_VFP>:
 8000efc:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__gnu_Unwind_Restore_VFP_D>:
 8000f04:	ec90 0b20 	vldmia	r0, {d0-d15}
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <__gnu_Unwind_Save_VFP_D>:
 8000f0c:	ec80 0b20 	vstmia	r0, {d0-d15}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8000f14:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8000f1c:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <__gnu_Unwind_Restore_WMMXD>:
 8000f24:	ecf0 0102 	ldfe	f0, [r0], #8
 8000f28:	ecf0 1102 	ldfe	f1, [r0], #8
 8000f2c:	ecf0 2102 	ldfe	f2, [r0], #8
 8000f30:	ecf0 3102 	ldfe	f3, [r0], #8
 8000f34:	ecf0 4102 	ldfe	f4, [r0], #8
 8000f38:	ecf0 5102 	ldfe	f5, [r0], #8
 8000f3c:	ecf0 6102 	ldfe	f6, [r0], #8
 8000f40:	ecf0 7102 	ldfe	f7, [r0], #8
 8000f44:	ecf0 8102 	ldfp	f0, [r0], #8
 8000f48:	ecf0 9102 	ldfp	f1, [r0], #8
 8000f4c:	ecf0 a102 	ldfp	f2, [r0], #8
 8000f50:	ecf0 b102 	ldfp	f3, [r0], #8
 8000f54:	ecf0 c102 	ldfp	f4, [r0], #8
 8000f58:	ecf0 d102 	ldfp	f5, [r0], #8
 8000f5c:	ecf0 e102 	ldfp	f6, [r0], #8
 8000f60:	ecf0 f102 	ldfp	f7, [r0], #8
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <__gnu_Unwind_Save_WMMXD>:
 8000f68:	ece0 0102 	stfe	f0, [r0], #8
 8000f6c:	ece0 1102 	stfe	f1, [r0], #8
 8000f70:	ece0 2102 	stfe	f2, [r0], #8
 8000f74:	ece0 3102 	stfe	f3, [r0], #8
 8000f78:	ece0 4102 	stfe	f4, [r0], #8
 8000f7c:	ece0 5102 	stfe	f5, [r0], #8
 8000f80:	ece0 6102 	stfe	f6, [r0], #8
 8000f84:	ece0 7102 	stfe	f7, [r0], #8
 8000f88:	ece0 8102 	stfp	f0, [r0], #8
 8000f8c:	ece0 9102 	stfp	f1, [r0], #8
 8000f90:	ece0 a102 	stfp	f2, [r0], #8
 8000f94:	ece0 b102 	stfp	f3, [r0], #8
 8000f98:	ece0 c102 	stfp	f4, [r0], #8
 8000f9c:	ece0 d102 	stfp	f5, [r0], #8
 8000fa0:	ece0 e102 	stfp	f6, [r0], #8
 8000fa4:	ece0 f102 	stfp	f7, [r0], #8
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop

08000fac <__gnu_Unwind_Restore_WMMXC>:
 8000fac:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8000fb0:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8000fb4:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8000fb8:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop

08000fc0 <__gnu_Unwind_Save_WMMXC>:
 8000fc0:	fca0 8101 	stc2	1, cr8, [r0], #4
 8000fc4:	fca0 9101 	stc2	1, cr9, [r0], #4
 8000fc8:	fca0 a101 	stc2	1, cr10, [r0], #4
 8000fcc:	fca0 b101 	stc2	1, cr11, [r0], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop

08000fd4 <_Unwind_RaiseException>:
 8000fd4:	46ec      	mov	ip, sp
 8000fd6:	b500      	push	{lr}
 8000fd8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8000fdc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8000fe0:	f04f 0300 	mov.w	r3, #0
 8000fe4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8000fe8:	a901      	add	r1, sp, #4
 8000fea:	f7ff fbf3 	bl	80007d4 <__gnu_Unwind_RaiseException>
 8000fee:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8000ff2:	b012      	add	sp, #72	; 0x48
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <_Unwind_Resume>:
 8000ff8:	46ec      	mov	ip, sp
 8000ffa:	b500      	push	{lr}
 8000ffc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001000:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001004:	f04f 0300 	mov.w	r3, #0
 8001008:	e92d 000c 	stmdb	sp!, {r2, r3}
 800100c:	a901      	add	r1, sp, #4
 800100e:	f7ff fc1b 	bl	8000848 <__gnu_Unwind_Resume>
 8001012:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001016:	b012      	add	sp, #72	; 0x48
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop

0800101c <_Unwind_Resume_or_Rethrow>:
 800101c:	46ec      	mov	ip, sp
 800101e:	b500      	push	{lr}
 8001020:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001024:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001028:	f04f 0300 	mov.w	r3, #0
 800102c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001030:	a901      	add	r1, sp, #4
 8001032:	f7ff fc2b 	bl	800088c <__gnu_Unwind_Resume_or_Rethrow>
 8001036:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800103a:	b012      	add	sp, #72	; 0x48
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <_Unwind_ForcedUnwind>:
 8001040:	46ec      	mov	ip, sp
 8001042:	b500      	push	{lr}
 8001044:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001048:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800104c:	f04f 0300 	mov.w	r3, #0
 8001050:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001054:	ab01      	add	r3, sp, #4
 8001056:	f7ff fbed 	bl	8000834 <__gnu_Unwind_ForcedUnwind>
 800105a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800105e:	b012      	add	sp, #72	; 0x48
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <_Unwind_Backtrace>:
 8001064:	46ec      	mov	ip, sp
 8001066:	b500      	push	{lr}
 8001068:	e92d 5000 	stmdb	sp!, {ip, lr}
 800106c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001070:	f04f 0300 	mov.w	r3, #0
 8001074:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001078:	aa01      	add	r2, sp, #4
 800107a:	f7ff fc65 	bl	8000948 <__gnu_Unwind_Backtrace>
 800107e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001082:	b012      	add	sp, #72	; 0x48
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <next_unwind_byte>:
 8001088:	7a02      	ldrb	r2, [r0, #8]
 800108a:	b91a      	cbnz	r2, 8001094 <next_unwind_byte+0xc>
 800108c:	7a43      	ldrb	r3, [r0, #9]
 800108e:	b943      	cbnz	r3, 80010a2 <next_unwind_byte+0x1a>
 8001090:	20b0      	movs	r0, #176	; 0xb0
 8001092:	4770      	bx	lr
 8001094:	6803      	ldr	r3, [r0, #0]
 8001096:	3a01      	subs	r2, #1
 8001098:	7202      	strb	r2, [r0, #8]
 800109a:	021a      	lsls	r2, r3, #8
 800109c:	6002      	str	r2, [r0, #0]
 800109e:	0e18      	lsrs	r0, r3, #24
 80010a0:	4770      	bx	lr
 80010a2:	6842      	ldr	r2, [r0, #4]
 80010a4:	3b01      	subs	r3, #1
 80010a6:	b410      	push	{r4}
 80010a8:	7243      	strb	r3, [r0, #9]
 80010aa:	6813      	ldr	r3, [r2, #0]
 80010ac:	2103      	movs	r1, #3
 80010ae:	1d14      	adds	r4, r2, #4
 80010b0:	7201      	strb	r1, [r0, #8]
 80010b2:	021a      	lsls	r2, r3, #8
 80010b4:	6044      	str	r4, [r0, #4]
 80010b6:	6002      	str	r2, [r0, #0]
 80010b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80010bc:	0e18      	lsrs	r0, r3, #24
 80010be:	4770      	bx	lr

080010c0 <_Unwind_GetGR.constprop.0>:
 80010c0:	b500      	push	{lr}
 80010c2:	b085      	sub	sp, #20
 80010c4:	aa03      	add	r2, sp, #12
 80010c6:	2300      	movs	r3, #0
 80010c8:	9200      	str	r2, [sp, #0]
 80010ca:	4619      	mov	r1, r3
 80010cc:	220c      	movs	r2, #12
 80010ce:	f7ff fbed 	bl	80008ac <_Unwind_VRS_Get>
 80010d2:	9803      	ldr	r0, [sp, #12]
 80010d4:	b005      	add	sp, #20
 80010d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80010da:	bf00      	nop

080010dc <unwind_UCB_from_context>:
 80010dc:	e7f0      	b.n	80010c0 <_Unwind_GetGR.constprop.0>
 80010de:	bf00      	nop

080010e0 <__gnu_unwind_execute>:
 80010e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010e4:	4606      	mov	r6, r0
 80010e6:	b085      	sub	sp, #20
 80010e8:	460f      	mov	r7, r1
 80010ea:	f04f 0800 	mov.w	r8, #0
 80010ee:	4638      	mov	r0, r7
 80010f0:	f7ff ffca 	bl	8001088 <next_unwind_byte>
 80010f4:	28b0      	cmp	r0, #176	; 0xb0
 80010f6:	4604      	mov	r4, r0
 80010f8:	d023      	beq.n	8001142 <__gnu_unwind_execute+0x62>
 80010fa:	0605      	lsls	r5, r0, #24
 80010fc:	d427      	bmi.n	800114e <__gnu_unwind_execute+0x6e>
 80010fe:	2300      	movs	r3, #0
 8001100:	f10d 090c 	add.w	r9, sp, #12
 8001104:	4619      	mov	r1, r3
 8001106:	0085      	lsls	r5, r0, #2
 8001108:	220d      	movs	r2, #13
 800110a:	f8cd 9000 	str.w	r9, [sp]
 800110e:	4630      	mov	r0, r6
 8001110:	f7ff fbcc 	bl	80008ac <_Unwind_VRS_Get>
 8001114:	b2ed      	uxtb	r5, r5
 8001116:	9b03      	ldr	r3, [sp, #12]
 8001118:	f8cd 9000 	str.w	r9, [sp]
 800111c:	0660      	lsls	r0, r4, #25
 800111e:	f105 0504 	add.w	r5, r5, #4
 8001122:	bf4c      	ite	mi
 8001124:	1b5d      	submi	r5, r3, r5
 8001126:	18ed      	addpl	r5, r5, r3
 8001128:	2300      	movs	r3, #0
 800112a:	4619      	mov	r1, r3
 800112c:	220d      	movs	r2, #13
 800112e:	4630      	mov	r0, r6
 8001130:	9503      	str	r5, [sp, #12]
 8001132:	f7ff fbe1 	bl	80008f8 <_Unwind_VRS_Set>
 8001136:	4638      	mov	r0, r7
 8001138:	f7ff ffa6 	bl	8001088 <next_unwind_byte>
 800113c:	28b0      	cmp	r0, #176	; 0xb0
 800113e:	4604      	mov	r4, r0
 8001140:	d1db      	bne.n	80010fa <__gnu_unwind_execute+0x1a>
 8001142:	f1b8 0f00 	cmp.w	r8, #0
 8001146:	f000 8095 	beq.w	8001274 <__gnu_unwind_execute+0x194>
 800114a:	2000      	movs	r0, #0
 800114c:	e01c      	b.n	8001188 <__gnu_unwind_execute+0xa8>
 800114e:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001152:	2b80      	cmp	r3, #128	; 0x80
 8001154:	d05d      	beq.n	8001212 <__gnu_unwind_execute+0x132>
 8001156:	2b90      	cmp	r3, #144	; 0x90
 8001158:	d019      	beq.n	800118e <__gnu_unwind_execute+0xae>
 800115a:	2ba0      	cmp	r3, #160	; 0xa0
 800115c:	d02c      	beq.n	80011b8 <__gnu_unwind_execute+0xd8>
 800115e:	2bb0      	cmp	r3, #176	; 0xb0
 8001160:	d03f      	beq.n	80011e2 <__gnu_unwind_execute+0x102>
 8001162:	2bc0      	cmp	r3, #192	; 0xc0
 8001164:	d06c      	beq.n	8001240 <__gnu_unwind_execute+0x160>
 8001166:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 800116a:	2bd0      	cmp	r3, #208	; 0xd0
 800116c:	d10b      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 800116e:	f000 0207 	and.w	r2, r0, #7
 8001172:	3201      	adds	r2, #1
 8001174:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001178:	2305      	movs	r3, #5
 800117a:	2101      	movs	r1, #1
 800117c:	4630      	mov	r0, r6
 800117e:	f7ff fd89 	bl	8000c94 <_Unwind_VRS_Pop>
 8001182:	2800      	cmp	r0, #0
 8001184:	d0b3      	beq.n	80010ee <__gnu_unwind_execute+0xe>
 8001186:	2009      	movs	r0, #9
 8001188:	b005      	add	sp, #20
 800118a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800118e:	f000 030d 	and.w	r3, r0, #13
 8001192:	2b0d      	cmp	r3, #13
 8001194:	d0f7      	beq.n	8001186 <__gnu_unwind_execute+0xa6>
 8001196:	ad03      	add	r5, sp, #12
 8001198:	2300      	movs	r3, #0
 800119a:	f000 020f 	and.w	r2, r0, #15
 800119e:	4619      	mov	r1, r3
 80011a0:	9500      	str	r5, [sp, #0]
 80011a2:	4630      	mov	r0, r6
 80011a4:	f7ff fb82 	bl	80008ac <_Unwind_VRS_Get>
 80011a8:	2300      	movs	r3, #0
 80011aa:	9500      	str	r5, [sp, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	220d      	movs	r2, #13
 80011b0:	4630      	mov	r0, r6
 80011b2:	f7ff fba1 	bl	80008f8 <_Unwind_VRS_Set>
 80011b6:	e79a      	b.n	80010ee <__gnu_unwind_execute+0xe>
 80011b8:	43c2      	mvns	r2, r0
 80011ba:	f002 0307 	and.w	r3, r2, #7
 80011be:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 80011c2:	411a      	asrs	r2, r3
 80011c4:	0701      	lsls	r1, r0, #28
 80011c6:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 80011ca:	f04f 0300 	mov.w	r3, #0
 80011ce:	bf48      	it	mi
 80011d0:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 80011d4:	4619      	mov	r1, r3
 80011d6:	4630      	mov	r0, r6
 80011d8:	f7ff fd5c 	bl	8000c94 <_Unwind_VRS_Pop>
 80011dc:	2800      	cmp	r0, #0
 80011de:	d1d2      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 80011e0:	e785      	b.n	80010ee <__gnu_unwind_execute+0xe>
 80011e2:	28b1      	cmp	r0, #177	; 0xb1
 80011e4:	d057      	beq.n	8001296 <__gnu_unwind_execute+0x1b6>
 80011e6:	28b2      	cmp	r0, #178	; 0xb2
 80011e8:	d068      	beq.n	80012bc <__gnu_unwind_execute+0x1dc>
 80011ea:	28b3      	cmp	r0, #179	; 0xb3
 80011ec:	f000 8095 	beq.w	800131a <__gnu_unwind_execute+0x23a>
 80011f0:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 80011f4:	2bb4      	cmp	r3, #180	; 0xb4
 80011f6:	d0c6      	beq.n	8001186 <__gnu_unwind_execute+0xa6>
 80011f8:	f000 0207 	and.w	r2, r0, #7
 80011fc:	3201      	adds	r2, #1
 80011fe:	2301      	movs	r3, #1
 8001200:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001204:	4619      	mov	r1, r3
 8001206:	4630      	mov	r0, r6
 8001208:	f7ff fd44 	bl	8000c94 <_Unwind_VRS_Pop>
 800120c:	2800      	cmp	r0, #0
 800120e:	d1ba      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 8001210:	e76d      	b.n	80010ee <__gnu_unwind_execute+0xe>
 8001212:	4638      	mov	r0, r7
 8001214:	f7ff ff38 	bl	8001088 <next_unwind_byte>
 8001218:	0224      	lsls	r4, r4, #8
 800121a:	4304      	orrs	r4, r0
 800121c:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001220:	d0b1      	beq.n	8001186 <__gnu_unwind_execute+0xa6>
 8001222:	0124      	lsls	r4, r4, #4
 8001224:	2300      	movs	r3, #0
 8001226:	b2a2      	uxth	r2, r4
 8001228:	4619      	mov	r1, r3
 800122a:	4630      	mov	r0, r6
 800122c:	f7ff fd32 	bl	8000c94 <_Unwind_VRS_Pop>
 8001230:	2800      	cmp	r0, #0
 8001232:	d1a8      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 8001234:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001238:	bf18      	it	ne
 800123a:	f04f 0801 	movne.w	r8, #1
 800123e:	e756      	b.n	80010ee <__gnu_unwind_execute+0xe>
 8001240:	28c6      	cmp	r0, #198	; 0xc6
 8001242:	d07d      	beq.n	8001340 <__gnu_unwind_execute+0x260>
 8001244:	28c7      	cmp	r0, #199	; 0xc7
 8001246:	f000 8086 	beq.w	8001356 <__gnu_unwind_execute+0x276>
 800124a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 800124e:	2bc0      	cmp	r3, #192	; 0xc0
 8001250:	f000 8094 	beq.w	800137c <__gnu_unwind_execute+0x29c>
 8001254:	28c8      	cmp	r0, #200	; 0xc8
 8001256:	f000 809f 	beq.w	8001398 <__gnu_unwind_execute+0x2b8>
 800125a:	28c9      	cmp	r0, #201	; 0xc9
 800125c:	d193      	bne.n	8001186 <__gnu_unwind_execute+0xa6>
 800125e:	4638      	mov	r0, r7
 8001260:	f7ff ff12 	bl	8001088 <next_unwind_byte>
 8001264:	0302      	lsls	r2, r0, #12
 8001266:	f000 000f 	and.w	r0, r0, #15
 800126a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 800126e:	3001      	adds	r0, #1
 8001270:	4302      	orrs	r2, r0
 8001272:	e781      	b.n	8001178 <__gnu_unwind_execute+0x98>
 8001274:	ac03      	add	r4, sp, #12
 8001276:	4643      	mov	r3, r8
 8001278:	220e      	movs	r2, #14
 800127a:	4641      	mov	r1, r8
 800127c:	9400      	str	r4, [sp, #0]
 800127e:	4630      	mov	r0, r6
 8001280:	f7ff fb14 	bl	80008ac <_Unwind_VRS_Get>
 8001284:	9400      	str	r4, [sp, #0]
 8001286:	4630      	mov	r0, r6
 8001288:	4643      	mov	r3, r8
 800128a:	220f      	movs	r2, #15
 800128c:	4641      	mov	r1, r8
 800128e:	f7ff fb33 	bl	80008f8 <_Unwind_VRS_Set>
 8001292:	4640      	mov	r0, r8
 8001294:	e778      	b.n	8001188 <__gnu_unwind_execute+0xa8>
 8001296:	4638      	mov	r0, r7
 8001298:	f7ff fef6 	bl	8001088 <next_unwind_byte>
 800129c:	2800      	cmp	r0, #0
 800129e:	f43f af72 	beq.w	8001186 <__gnu_unwind_execute+0xa6>
 80012a2:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80012a6:	f47f af6e 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 80012aa:	4602      	mov	r2, r0
 80012ac:	4619      	mov	r1, r3
 80012ae:	4630      	mov	r0, r6
 80012b0:	f7ff fcf0 	bl	8000c94 <_Unwind_VRS_Pop>
 80012b4:	2800      	cmp	r0, #0
 80012b6:	f47f af66 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 80012ba:	e718      	b.n	80010ee <__gnu_unwind_execute+0xe>
 80012bc:	2300      	movs	r3, #0
 80012be:	f10d 090c 	add.w	r9, sp, #12
 80012c2:	220d      	movs	r2, #13
 80012c4:	4619      	mov	r1, r3
 80012c6:	f8cd 9000 	str.w	r9, [sp]
 80012ca:	4630      	mov	r0, r6
 80012cc:	f7ff faee 	bl	80008ac <_Unwind_VRS_Get>
 80012d0:	4638      	mov	r0, r7
 80012d2:	f7ff fed9 	bl	8001088 <next_unwind_byte>
 80012d6:	0602      	lsls	r2, r0, #24
 80012d8:	f04f 0402 	mov.w	r4, #2
 80012dc:	d50c      	bpl.n	80012f8 <__gnu_unwind_execute+0x218>
 80012de:	9b03      	ldr	r3, [sp, #12]
 80012e0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80012e4:	40a0      	lsls	r0, r4
 80012e6:	4403      	add	r3, r0
 80012e8:	4638      	mov	r0, r7
 80012ea:	9303      	str	r3, [sp, #12]
 80012ec:	f7ff fecc 	bl	8001088 <next_unwind_byte>
 80012f0:	0603      	lsls	r3, r0, #24
 80012f2:	f104 0407 	add.w	r4, r4, #7
 80012f6:	d4f2      	bmi.n	80012de <__gnu_unwind_execute+0x1fe>
 80012f8:	9b03      	ldr	r3, [sp, #12]
 80012fa:	f8cd 9000 	str.w	r9, [sp]
 80012fe:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001302:	40a2      	lsls	r2, r4
 8001304:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001308:	2300      	movs	r3, #0
 800130a:	4414      	add	r4, r2
 800130c:	4619      	mov	r1, r3
 800130e:	220d      	movs	r2, #13
 8001310:	4630      	mov	r0, r6
 8001312:	9403      	str	r4, [sp, #12]
 8001314:	f7ff faf0 	bl	80008f8 <_Unwind_VRS_Set>
 8001318:	e6e9      	b.n	80010ee <__gnu_unwind_execute+0xe>
 800131a:	4638      	mov	r0, r7
 800131c:	f7ff feb4 	bl	8001088 <next_unwind_byte>
 8001320:	0301      	lsls	r1, r0, #12
 8001322:	f000 000f 	and.w	r0, r0, #15
 8001326:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 800132a:	1c42      	adds	r2, r0, #1
 800132c:	2301      	movs	r3, #1
 800132e:	430a      	orrs	r2, r1
 8001330:	4630      	mov	r0, r6
 8001332:	4619      	mov	r1, r3
 8001334:	f7ff fcae 	bl	8000c94 <_Unwind_VRS_Pop>
 8001338:	2800      	cmp	r0, #0
 800133a:	f47f af24 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 800133e:	e6d6      	b.n	80010ee <__gnu_unwind_execute+0xe>
 8001340:	4638      	mov	r0, r7
 8001342:	f7ff fea1 	bl	8001088 <next_unwind_byte>
 8001346:	0301      	lsls	r1, r0, #12
 8001348:	f000 000f 	and.w	r0, r0, #15
 800134c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001350:	1c42      	adds	r2, r0, #1
 8001352:	2303      	movs	r3, #3
 8001354:	e7eb      	b.n	800132e <__gnu_unwind_execute+0x24e>
 8001356:	4638      	mov	r0, r7
 8001358:	f7ff fe96 	bl	8001088 <next_unwind_byte>
 800135c:	2800      	cmp	r0, #0
 800135e:	f43f af12 	beq.w	8001186 <__gnu_unwind_execute+0xa6>
 8001362:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001366:	f47f af0e 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 800136a:	4602      	mov	r2, r0
 800136c:	2104      	movs	r1, #4
 800136e:	4630      	mov	r0, r6
 8001370:	f7ff fc90 	bl	8000c94 <_Unwind_VRS_Pop>
 8001374:	2800      	cmp	r0, #0
 8001376:	f47f af06 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 800137a:	e6b8      	b.n	80010ee <__gnu_unwind_execute+0xe>
 800137c:	f000 020f 	and.w	r2, r0, #15
 8001380:	3201      	adds	r2, #1
 8001382:	2303      	movs	r3, #3
 8001384:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001388:	4619      	mov	r1, r3
 800138a:	4630      	mov	r0, r6
 800138c:	f7ff fc82 	bl	8000c94 <_Unwind_VRS_Pop>
 8001390:	2800      	cmp	r0, #0
 8001392:	f47f aef8 	bne.w	8001186 <__gnu_unwind_execute+0xa6>
 8001396:	e6aa      	b.n	80010ee <__gnu_unwind_execute+0xe>
 8001398:	4638      	mov	r0, r7
 800139a:	f7ff fe75 	bl	8001088 <next_unwind_byte>
 800139e:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 80013a2:	f000 030f 	and.w	r3, r0, #15
 80013a6:	3210      	adds	r2, #16
 80013a8:	3301      	adds	r3, #1
 80013aa:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80013ae:	e6e3      	b.n	8001178 <__gnu_unwind_execute+0x98>

080013b0 <__gnu_unwind_frame>:
 80013b0:	b510      	push	{r4, lr}
 80013b2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80013b4:	b084      	sub	sp, #16
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	2003      	movs	r0, #3
 80013ba:	f88d 000c 	strb.w	r0, [sp, #12]
 80013be:	79dc      	ldrb	r4, [r3, #7]
 80013c0:	f88d 400d 	strb.w	r4, [sp, #13]
 80013c4:	0212      	lsls	r2, r2, #8
 80013c6:	3308      	adds	r3, #8
 80013c8:	4608      	mov	r0, r1
 80013ca:	a901      	add	r1, sp, #4
 80013cc:	9201      	str	r2, [sp, #4]
 80013ce:	9302      	str	r3, [sp, #8]
 80013d0:	f7ff fe86 	bl	80010e0 <__gnu_unwind_execute>
 80013d4:	b004      	add	sp, #16
 80013d6:	bd10      	pop	{r4, pc}

080013d8 <_Unwind_GetRegionStart>:
 80013d8:	b508      	push	{r3, lr}
 80013da:	f7ff fe7f 	bl	80010dc <unwind_UCB_from_context>
 80013de:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80013e0:	bd08      	pop	{r3, pc}
 80013e2:	bf00      	nop

080013e4 <_Unwind_GetLanguageSpecificData>:
 80013e4:	b508      	push	{r3, lr}
 80013e6:	f7ff fe79 	bl	80010dc <unwind_UCB_from_context>
 80013ea:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80013ec:	79c3      	ldrb	r3, [r0, #7]
 80013ee:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80013f2:	3008      	adds	r0, #8
 80013f4:	bd08      	pop	{r3, pc}
 80013f6:	bf00      	nop

080013f8 <_Unwind_GetTextRelBase>:
 80013f8:	b508      	push	{r3, lr}
 80013fa:	f004 fe45 	bl	8006088 <abort>
 80013fe:	bf00      	nop

08001400 <_Unwind_GetDataRelBase>:
 8001400:	b508      	push	{r3, lr}
 8001402:	f7ff fff9 	bl	80013f8 <_Unwind_GetTextRelBase>
 8001406:	bf00      	nop

08001408 <__aeabi_idiv0>:
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop

0800140c <_ZN7PCA9626C1Ev>:
 */

#include "PCA9626.h"


PCA9626::PCA9626() {
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	f000 f82c 	bl	8001474 <_ZN7PCA96XXC1Ev>
 800141c:	4a03      	ldr	r2, [pc, #12]	; (800142c <_ZN7PCA9626C1Ev+0x20>)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	080063bc 	.word	0x080063bc

08001430 <_ZN7PCA9626D1Ev>:

PCA9626::~PCA9626() {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	4a05      	ldr	r2, [pc, #20]	; (8001450 <_ZN7PCA9626D1Ev+0x20>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4618      	mov	r0, r3
 8001442:	f000 f82d 	bl	80014a0 <_ZN7PCA96XXD1Ev>
	// TODO Auto-generated destructor stub
}
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4618      	mov	r0, r3
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	080063bc 	.word	0x080063bc

08001454 <_ZN7PCA9626D0Ev>:
PCA9626::~PCA9626() {
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
}
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ffe7 	bl	8001430 <_ZN7PCA9626D1Ev>
 8001462:	2118      	movs	r1, #24
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f004 fc39 	bl	8005cdc <_ZdlPvj>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <_ZN7PCA96XXC1Ev>:
 */

#include "PCA96XX.h"
#include <bitset>

PCA96XX::PCA96XX() {
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	4a07      	ldr	r2, [pc, #28]	; (800149c <_ZN7PCA96XXC1Ev+0x28>)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	3310      	adds	r3, #16
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	809a      	strh	r2, [r3, #4]
	// TODO Auto-generated constructor stub

}
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4618      	mov	r0, r3
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	080063e4 	.word	0x080063e4

080014a0 <_ZN7PCA96XXD1Ev>:

PCA96XX::~PCA96XX() {
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	4a04      	ldr	r2, [pc, #16]	; (80014bc <_ZN7PCA96XXD1Ev+0x1c>)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	080063e4 	.word	0x080063e4

080014c0 <_ZN7PCA96XXD0Ev>:
PCA96XX::~PCA96XX() {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
}
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ffe9 	bl	80014a0 <_ZN7PCA96XXD1Ev>
 80014ce:	2118      	movs	r1, #24
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f004 fc03 	bl	8005cdc <_ZdlPvj>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4618      	mov	r0, r3
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014e2:	4b0b      	ldr	r3, [pc, #44]	; (8001510 <HAL_Init+0x30>)
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014ea:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80014f2:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014fa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014fc:	2003      	movs	r0, #3
 80014fe:	f000 f8ab 	bl	8001658 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001502:	2000      	movs	r0, #0
 8001504:	f004 f89a 	bl	800563c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001508:	f004 f876 	bl	80055f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800150c:	2000      	movs	r0, #0
 800150e:	bd08      	pop	{r3, pc}
 8001510:	40023c00 	.word	0x40023c00

08001514 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001514:	4a03      	ldr	r2, [pc, #12]	; (8001524 <HAL_IncTick+0x10>)
 8001516:	4b04      	ldr	r3, [pc, #16]	; (8001528 <HAL_IncTick+0x14>)
 8001518:	6811      	ldr	r1, [r2, #0]
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	440b      	add	r3, r1
 800151e:	6013      	str	r3, [r2, #0]
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	20003f98 	.word	0x20003f98
 8001528:	20000004 	.word	0x20000004

0800152c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800152c:	4b01      	ldr	r3, [pc, #4]	; (8001534 <HAL_GetTick+0x8>)
 800152e:	6818      	ldr	r0, [r3, #0]
}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20003f98 	.word	0x20003f98

08001538 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001538:	b538      	push	{r3, r4, r5, lr}
 800153a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800153c:	f7ff fff6 	bl	800152c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001540:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001542:	bf1c      	itt	ne
 8001544:	4b05      	ldrne	r3, [pc, #20]	; (800155c <HAL_Delay+0x24>)
 8001546:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001548:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 800154a:	bf18      	it	ne
 800154c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800154e:	f7ff ffed 	bl	800152c <HAL_GetTick>
 8001552:	1b40      	subs	r0, r0, r5
 8001554:	4284      	cmp	r4, r0
 8001556:	d8fa      	bhi.n	800154e <HAL_Delay+0x16>
  {
  }
}
 8001558:	bd38      	pop	{r3, r4, r5, pc}
 800155a:	bf00      	nop
 800155c:	20000004 	.word	0x20000004

08001560 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001560:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check CAN handle */
  if (hcan == NULL)
 8001562:	4604      	mov	r4, r0
 8001564:	2800      	cmp	r0, #0
 8001566:	d06e      	beq.n	8001646 <HAL_CAN_Init+0xe6>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001568:	f890 3020 	ldrb.w	r3, [r0, #32]
 800156c:	b90b      	cbnz	r3, 8001572 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800156e:	f003 fb77 	bl	8004c60 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001572:	6822      	ldr	r2, [r4, #0]
 8001574:	6813      	ldr	r3, [r2, #0]
 8001576:	f023 0302 	bic.w	r3, r3, #2
 800157a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800157c:	f7ff ffd6 	bl	800152c <HAL_GetTick>
 8001580:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	0791      	lsls	r1, r2, #30
 8001588:	d451      	bmi.n	800162e <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	f042 0201 	orr.w	r2, r2, #1
 8001590:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001592:	f7ff ffcb 	bl	800152c <HAL_GetTick>
 8001596:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8001598:	6823      	ldr	r3, [r4, #0]
 800159a:	685a      	ldr	r2, [r3, #4]
 800159c:	07d2      	lsls	r2, r2, #31
 800159e:	d554      	bpl.n	800164a <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015a0:	7e22      	ldrb	r2, [r4, #24]
 80015a2:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	bf0c      	ite	eq
 80015a8:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015ac:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80015b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015b2:	7e62      	ldrb	r2, [r4, #25]
 80015b4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	bf0c      	ite	eq
 80015ba:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015be:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80015c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80015c4:	7ea2      	ldrb	r2, [r4, #26]
 80015c6:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	bf0c      	ite	eq
 80015cc:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015d0:	f022 0220 	bicne.w	r2, r2, #32
 80015d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80015d6:	7ee2      	ldrb	r2, [r4, #27]
 80015d8:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	bf0c      	ite	eq
 80015de:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015e2:	f042 0210 	orrne.w	r2, r2, #16
 80015e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80015e8:	7f22      	ldrb	r2, [r4, #28]
 80015ea:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	bf0c      	ite	eq
 80015f0:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015f4:	f022 0208 	bicne.w	r2, r2, #8
 80015f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80015fa:	7f62      	ldrb	r2, [r4, #29]
 80015fc:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	bf0c      	ite	eq
 8001602:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001606:	f022 0204 	bicne.w	r2, r2, #4
 800160a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800160c:	68e1      	ldr	r1, [r4, #12]
 800160e:	68a2      	ldr	r2, [r4, #8]
 8001610:	430a      	orrs	r2, r1
 8001612:	6921      	ldr	r1, [r4, #16]
 8001614:	430a      	orrs	r2, r1
 8001616:	6961      	ldr	r1, [r4, #20]
 8001618:	430a      	orrs	r2, r1
 800161a:	6861      	ldr	r1, [r4, #4]
 800161c:	3901      	subs	r1, #1
 800161e:	430a      	orrs	r2, r1
 8001620:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001622:	2000      	movs	r0, #0

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001624:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001626:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001628:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
 800162c:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800162e:	f7ff ff7d 	bl	800152c <HAL_GetTick>
 8001632:	1b40      	subs	r0, r0, r5
 8001634:	280a      	cmp	r0, #10
 8001636:	d9a4      	bls.n	8001582 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001638:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800163a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800163e:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001640:	2305      	movs	r3, #5
 8001642:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8001646:	2001      	movs	r0, #1
}
 8001648:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800164a:	f7ff ff6f 	bl	800152c <HAL_GetTick>
 800164e:	1b40      	subs	r0, r0, r5
 8001650:	280a      	cmp	r0, #10
 8001652:	d9a1      	bls.n	8001598 <HAL_CAN_Init+0x38>
 8001654:	e7f0      	b.n	8001638 <HAL_CAN_Init+0xd8>
	...

08001658 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001658:	4a07      	ldr	r2, [pc, #28]	; (8001678 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800165a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800165c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001660:	041b      	lsls	r3, r3, #16
 8001662:	0c1b      	lsrs	r3, r3, #16
 8001664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001668:	0200      	lsls	r0, r0, #8
 800166a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800166e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001672:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001674:	60d3      	str	r3, [r2, #12]
 8001676:	4770      	bx	lr
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800167c:	4b17      	ldr	r3, [pc, #92]	; (80016dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800167e:	b530      	push	{r4, r5, lr}
 8001680:	68dc      	ldr	r4, [r3, #12]
 8001682:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001686:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800168a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800168c:	2b04      	cmp	r3, #4
 800168e:	bf28      	it	cs
 8001690:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001692:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	f04f 0501 	mov.w	r5, #1
 8001698:	fa05 f303 	lsl.w	r3, r5, r3
 800169c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016a0:	bf8c      	ite	hi
 80016a2:	3c03      	subhi	r4, #3
 80016a4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a6:	4019      	ands	r1, r3
 80016a8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016aa:	fa05 f404 	lsl.w	r4, r5, r4
 80016ae:	3c01      	subs	r4, #1
 80016b0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80016b2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b4:	ea42 0201 	orr.w	r2, r2, r1
 80016b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016bc:	bfaf      	iteee	ge
 80016be:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c2:	f000 000f 	andlt.w	r0, r0, #15
 80016c6:	4b06      	ldrlt	r3, [pc, #24]	; (80016e0 <HAL_NVIC_SetPriority+0x64>)
 80016c8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ca:	bfa5      	ittet	ge
 80016cc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80016d0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016d4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80016d8:	bd30      	pop	{r4, r5, pc}
 80016da:	bf00      	nop
 80016dc:	e000ed00 	.word	0xe000ed00
 80016e0:	e000ed14 	.word	0xe000ed14

080016e4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80016e4:	0942      	lsrs	r2, r0, #5
 80016e6:	2301      	movs	r3, #1
 80016e8:	f000 001f 	and.w	r0, r0, #31
 80016ec:	fa03 f000 	lsl.w	r0, r3, r0
 80016f0:	4b01      	ldr	r3, [pc, #4]	; (80016f8 <HAL_NVIC_EnableIRQ+0x14>)
 80016f2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80016f6:	4770      	bx	lr
 80016f8:	e000e100 	.word	0xe000e100

080016fc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80016fc:	b510      	push	{r4, lr}
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 80016fe:	4604      	mov	r4, r0
 8001700:	b330      	cbz	r0, 8001750 <HAL_DMA2D_Init+0x54>
  assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance));
  assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode));
  assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode));
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001702:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001706:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800170a:	b91b      	cbnz	r3, 8001714 <HAL_DMA2D_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800170c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8001710:	f003 fafa 	bl	8004d08 <HAL_DMA2D_MspInit>

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001714:	6822      	ldr	r2, [r4, #0]
 8001716:	6861      	ldr	r1, [r4, #4]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001718:	2302      	movs	r3, #2
 800171a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800171e:	6813      	ldr	r3, [r2, #0]
 8001720:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001724:	430b      	orrs	r3, r1
 8001726:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8001728:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800172a:	68a1      	ldr	r1, [r4, #8]
 800172c:	f023 0307 	bic.w	r3, r3, #7
 8001730:	430b      	orrs	r3, r1
 8001732:	6353      	str	r3, [r2, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 8001734:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001736:	68e1      	ldr	r1, [r4, #12]
 8001738:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800173c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001740:	430b      	orrs	r3, r1
 8001742:	6413      	str	r3, [r2, #64]	; 0x40

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001744:	2000      	movs	r0, #0

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001746:	2301      	movs	r3, #1
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8001748:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800174a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
 800174e:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 8001750:	2001      	movs	r0, #1
}
 8001752:	bd10      	pop	{r4, pc}

08001754 <HAL_DMA2D_ConfigLayer>:
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001754:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001758:	2b01      	cmp	r3, #1
{
 800175a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800175c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdma2d);
 8001760:	d03f      	beq.n	80017e2 <HAL_DMA2D_ConfigLayer+0x8e>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */

  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001762:	010e      	lsls	r6, r1, #4
 8001764:	1985      	adds	r5, r0, r6
  __HAL_LOCK(hdma2d);
 8001766:	2201      	movs	r2, #1
 8001768:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800176c:	69ea      	ldr	r2, [r5, #28]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800176e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001772:	f1a2 0709 	sub.w	r7, r2, #9
 8001776:	2f01      	cmp	r7, #1
 8001778:	6803      	ldr	r3, [r0, #0]
  {
    regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_POSITION_BGPFCCR_AM) | (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800177a:	f8d5 e020 	ldr.w	lr, [r5, #32]
 800177e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001780:	d811      	bhi.n	80017a6 <HAL_DMA2D_ConfigLayer+0x52>
    regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_POSITION_BGPFCCR_AM) | (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8001782:	f004 447f 	and.w	r4, r4, #4278190080	; 0xff000000
 8001786:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800178a:	4322      	orrs	r2, r4
  {
    regValue =  pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_POSITION_BGPFCCR_AM) | (pLayerCfg->InputAlpha << DMA2D_POSITION_BGPFCCR_ALPHA);
  }
  
  /* Configure the background DMA2D layer */
  if(LayerIdx == 0)
 800178c:	b981      	cbnz	r1, 80017b0 <HAL_DMA2D_ConfigLayer+0x5c>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA), regValue);
 800178e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001790:	4919      	ldr	r1, [pc, #100]	; (80017f8 <HAL_DMA2D_ConfigLayer+0xa4>)
 8001792:	4021      	ands	r1, r4
 8001794:	430a      	orrs	r2, r1
 8001796:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8001798:	6982      	ldr	r2, [r0, #24]
 800179a:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 800179c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800179e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80017a2:	629a      	str	r2, [r3, #40]	; 0x28
 80017a4:	e017      	b.n	80017d6 <HAL_DMA2D_ConfigLayer+0x82>
    regValue =  pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_POSITION_BGPFCCR_AM) | (pLayerCfg->InputAlpha << DMA2D_POSITION_BGPFCCR_ALPHA);
 80017a6:	0624      	lsls	r4, r4, #24
 80017a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80017ac:	4322      	orrs	r2, r4
  if(LayerIdx == 0)
 80017ae:	b1d1      	cbz	r1, 80017e6 <HAL_DMA2D_ConfigLayer+0x92>
  }
  /* Configure the foreground DMA2D layer */
  else
  {
     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA), regValue);
 80017b0:	69dd      	ldr	r5, [r3, #28]
 80017b2:	4c11      	ldr	r4, [pc, #68]	; (80017f8 <HAL_DMA2D_ConfigLayer+0xa4>)

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80017b4:	2f01      	cmp	r7, #1
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA), regValue);
 80017b6:	ea04 0405 	and.w	r4, r4, r5
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80017ba:	4406      	add	r6, r0
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA), regValue);
 80017bc:	ea42 0204 	orr.w	r2, r2, r4
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80017c0:	bf98      	it	ls
 80017c2:	eb00 1101 	addls.w	r1, r0, r1, lsl #4
    MODIFY_REG(hdma2d->Instance->FGPFCCR, (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA), regValue);
 80017c6:	61da      	str	r2, [r3, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80017c8:	69b2      	ldr	r2, [r6, #24]
 80017ca:	611a      	str	r2, [r3, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80017cc:	bf9e      	ittt	ls
 80017ce:	6a4a      	ldrls	r2, [r1, #36]	; 0x24
 80017d0:	f022 427f 	bicls.w	r2, r2, #4278190080	; 0xff000000
 80017d4:	621a      	strls	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80017d6:	2301      	movs	r3, #1
 80017d8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80017dc:	2300      	movs	r3, #0
 80017de:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(hdma2d);
 80017e2:	4618      	mov	r0, r3
 80017e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(hdma2d->Instance->BGPFCCR, (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA), regValue);
 80017e6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80017e8:	4903      	ldr	r1, [pc, #12]	; (80017f8 <HAL_DMA2D_ConfigLayer+0xa4>)
 80017ea:	4021      	ands	r1, r4
 80017ec:	430a      	orrs	r2, r1
 80017ee:	625a      	str	r2, [r3, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80017f0:	6982      	ldr	r2, [r0, #24]
 80017f2:	619a      	str	r2, [r3, #24]
 80017f4:	e7ef      	b.n	80017d6 <HAL_DMA2D_ConfigLayer+0x82>
 80017f6:	bf00      	nop
 80017f8:	00fcfff0 	.word	0x00fcfff0

080017fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001800:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001802:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001804:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 80019cc <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001808:	4a6e      	ldr	r2, [pc, #440]	; (80019c4 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800180a:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 80019d0 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800180e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001810:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001812:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001816:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001818:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800181c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001820:	45b6      	cmp	lr, r6
 8001822:	f040 80b6 	bne.w	8001992 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001826:	684c      	ldr	r4, [r1, #4]
 8001828:	f024 0710 	bic.w	r7, r4, #16
 800182c:	2f02      	cmp	r7, #2
 800182e:	d116      	bne.n	800185e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001830:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001834:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001838:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800183c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001840:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001844:	f04f 0c0f 	mov.w	ip, #15
 8001848:	fa0c fc0b 	lsl.w	ip, ip, fp
 800184c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001850:	690d      	ldr	r5, [r1, #16]
 8001852:	fa05 f50b 	lsl.w	r5, r5, fp
 8001856:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 800185a:	f8ca 5020 	str.w	r5, [sl, #32]
 800185e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001862:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001864:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001868:	fa05 f50a 	lsl.w	r5, r5, sl
 800186c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800186e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001872:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001876:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800187a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800187c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001880:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001882:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001886:	d811      	bhi.n	80018ac <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001888:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800188a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800188e:	68cf      	ldr	r7, [r1, #12]
 8001890:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001894:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001898:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800189a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800189c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80018a0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 80018a4:	409f      	lsls	r7, r3
 80018a6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80018aa:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80018ac:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ae:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018b0:	688f      	ldr	r7, [r1, #8]
 80018b2:	fa07 f70a 	lsl.w	r7, r7, sl
 80018b6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80018b8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018ba:	00e5      	lsls	r5, r4, #3
 80018bc:	d569      	bpl.n	8001992 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	f04f 0b00 	mov.w	fp, #0
 80018c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80018c6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ca:	4d3f      	ldr	r5, [pc, #252]	; (80019c8 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018cc:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80018d0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80018d4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80018d8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80018dc:	9703      	str	r7, [sp, #12]
 80018de:	9f03      	ldr	r7, [sp, #12]
 80018e0:	f023 0703 	bic.w	r7, r3, #3
 80018e4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80018e8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018ec:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80018f0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018f4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80018f8:	f04f 0e0f 	mov.w	lr, #15
 80018fc:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001900:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001902:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001906:	d04b      	beq.n	80019a0 <HAL_GPIO_Init+0x1a4>
 8001908:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800190c:	42a8      	cmp	r0, r5
 800190e:	d049      	beq.n	80019a4 <HAL_GPIO_Init+0x1a8>
 8001910:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001914:	42a8      	cmp	r0, r5
 8001916:	d047      	beq.n	80019a8 <HAL_GPIO_Init+0x1ac>
 8001918:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800191c:	42a8      	cmp	r0, r5
 800191e:	d045      	beq.n	80019ac <HAL_GPIO_Init+0x1b0>
 8001920:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001924:	42a8      	cmp	r0, r5
 8001926:	d043      	beq.n	80019b0 <HAL_GPIO_Init+0x1b4>
 8001928:	4548      	cmp	r0, r9
 800192a:	d043      	beq.n	80019b4 <HAL_GPIO_Init+0x1b8>
 800192c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001930:	42a8      	cmp	r0, r5
 8001932:	d041      	beq.n	80019b8 <HAL_GPIO_Init+0x1bc>
 8001934:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001938:	42a8      	cmp	r0, r5
 800193a:	d03f      	beq.n	80019bc <HAL_GPIO_Init+0x1c0>
 800193c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001940:	42a8      	cmp	r0, r5
 8001942:	d03d      	beq.n	80019c0 <HAL_GPIO_Init+0x1c4>
 8001944:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001948:	42a8      	cmp	r0, r5
 800194a:	bf14      	ite	ne
 800194c:	250a      	movne	r5, #10
 800194e:	2509      	moveq	r5, #9
 8001950:	fa05 f50c 	lsl.w	r5, r5, ip
 8001954:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001958:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 800195a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800195c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800195e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001962:	bf0c      	ite	eq
 8001964:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001966:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001968:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 800196a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800196c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001970:	bf0c      	ite	eq
 8001972:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001974:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001976:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001978:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800197a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800197e:	bf0c      	ite	eq
 8001980:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001982:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001984:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001986:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001988:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800198a:	bf54      	ite	pl
 800198c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800198e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001990:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001992:	3301      	adds	r3, #1
 8001994:	2b10      	cmp	r3, #16
 8001996:	f47f af3c 	bne.w	8001812 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800199a:	b005      	add	sp, #20
 800199c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019a0:	465d      	mov	r5, fp
 80019a2:	e7d5      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019a4:	2501      	movs	r5, #1
 80019a6:	e7d3      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019a8:	2502      	movs	r5, #2
 80019aa:	e7d1      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019ac:	2503      	movs	r5, #3
 80019ae:	e7cf      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019b0:	2504      	movs	r5, #4
 80019b2:	e7cd      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019b4:	2505      	movs	r5, #5
 80019b6:	e7cb      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019b8:	2506      	movs	r5, #6
 80019ba:	e7c9      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019bc:	2507      	movs	r5, #7
 80019be:	e7c7      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019c0:	2508      	movs	r5, #8
 80019c2:	e7c5      	b.n	8001950 <HAL_GPIO_Init+0x154>
 80019c4:	40013c00 	.word	0x40013c00
 80019c8:	40020000 	.word	0x40020000
 80019cc:	40023800 	.word	0x40023800
 80019d0:	40021400 	.word	0x40021400

080019d4 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019d4:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80019d6:	4604      	mov	r4, r0
 80019d8:	2800      	cmp	r0, #0
 80019da:	d062      	beq.n	8001aa2 <HAL_I2C_Init+0xce>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80019dc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019e0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019e4:	b91b      	cbnz	r3, 80019ee <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019e6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80019ea:	f003 fa9b 	bl	8004f24 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019ee:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019f0:	4e2d      	ldr	r6, [pc, #180]	; (8001aa8 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 80019f2:	4d2e      	ldr	r5, [pc, #184]	; (8001aac <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 80019f4:	2324      	movs	r3, #36	; 0x24
 80019f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80019fa:	6813      	ldr	r3, [r2, #0]
 80019fc:	f023 0301 	bic.w	r3, r3, #1
 8001a00:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a02:	f001 f849 	bl	8002a98 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a06:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8001a08:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001a0a:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a0e:	42b3      	cmp	r3, r6
 8001a10:	bf84      	itt	hi
 8001a12:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8001a16:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001a18:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a1a:	bf91      	iteee	ls
 8001a1c:	1c69      	addls	r1, r5, #1
 8001a1e:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001a22:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001a26:	3101      	addhi	r1, #1

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a28:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a2a:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a2c:	d821      	bhi.n	8001a72 <HAL_I2C_Init+0x9e>
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a34:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a38:	2b03      	cmp	r3, #3
 8001a3a:	bf98      	it	ls
 8001a3c:	2004      	movls	r0, #4

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a3e:	6a21      	ldr	r1, [r4, #32]
 8001a40:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a42:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a44:	430b      	orrs	r3, r1
 8001a46:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001a48:	68e1      	ldr	r1, [r4, #12]
 8001a4a:	6923      	ldr	r3, [r4, #16]
 8001a4c:	430b      	orrs	r3, r1
 8001a4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001a50:	69a1      	ldr	r1, [r4, #24]
 8001a52:	6963      	ldr	r3, [r4, #20]
 8001a54:	430b      	orrs	r3, r1
 8001a56:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a58:	6813      	ldr	r3, [r2, #0]
 8001a5a:	f043 0301 	orr.w	r3, r3, #1
 8001a5e:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a60:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001a62:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a64:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a6a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a6c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8001a70:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a72:	68a1      	ldr	r1, [r4, #8]
 8001a74:	b949      	cbnz	r1, 8001a8a <HAL_I2C_Init+0xb6>
 8001a76:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001a7a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a7e:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a82:	b163      	cbz	r3, 8001a9e <HAL_I2C_Init+0xca>
 8001a84:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001a88:	e7d9      	b.n	8001a3e <HAL_I2C_Init+0x6a>
 8001a8a:	2119      	movs	r1, #25
 8001a8c:	434b      	muls	r3, r1
 8001a8e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a92:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a96:	b113      	cbz	r3, 8001a9e <HAL_I2C_Init+0xca>
 8001a98:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001a9c:	e7cf      	b.n	8001a3e <HAL_I2C_Init+0x6a>
 8001a9e:	2001      	movs	r0, #1
 8001aa0:	e7cd      	b.n	8001a3e <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8001aa2:	2001      	movs	r0, #1
}
 8001aa4:	bd70      	pop	{r4, r5, r6, pc}
 8001aa6:	bf00      	nop
 8001aa8:	000186a0 	.word	0x000186a0
 8001aac:	000f4240 	.word	0x000f4240

08001ab0 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ab0:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	2a20      	cmp	r2, #32
{
 8001ab8:	b510      	push	{r4, lr}
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001aba:	d116      	bne.n	8001aea <HAL_I2CEx_ConfigAnalogFilter+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001abc:	2324      	movs	r3, #36	; 0x24
 8001abe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);    
 8001ac2:	6803      	ldr	r3, [r0, #0]
 8001ac4:	681c      	ldr	r4, [r3, #0]
 8001ac6:	f024 0401 	bic.w	r4, r4, #1
 8001aca:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8001acc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001ace:	f024 0410 	bic.w	r4, r4, #16
 8001ad2:	625c      	str	r4, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8001ad4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001ad6:	4321      	orrs	r1, r4
 8001ad8:	6259      	str	r1, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c); 
 8001ada:	6819      	ldr	r1, [r3, #0]
 8001adc:	f041 0101 	orr.w	r1, r1, #1
 8001ae0:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ae2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_OK;
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001aea:	2002      	movs	r0, #2
  }
}
 8001aec:	bd10      	pop	{r4, pc}

08001aee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001aee:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001af0:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 8001af4:	b2e4      	uxtb	r4, r4
 8001af6:	2c20      	cmp	r4, #32
 8001af8:	d116      	bne.n	8001b28 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
    
    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);  
 8001afa:	6802      	ldr	r2, [r0, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001afc:	2324      	movs	r3, #36	; 0x24
 8001afe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    __HAL_I2C_DISABLE(hi2c);  
 8001b02:	6815      	ldr	r5, [r2, #0]
 8001b04:	f025 0501 	bic.w	r5, r5, #1
 8001b08:	6015      	str	r5, [r2, #0]
    
    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8001b0a:	6a55      	ldr	r5, [r2, #36]	; 0x24
    
    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8001b0c:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8001b10:	402b      	ands	r3, r5
    
    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8001b12:	430b      	orrs	r3, r1
    
    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	6253      	str	r3, [r2, #36]	; 0x24
    
    __HAL_I2C_ENABLE(hi2c); 
 8001b18:	6813      	ldr	r3, [r2, #0]
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	6013      	str	r3, [r2, #0]
    
    hi2c->State = HAL_I2C_STATE_READY;
 8001b20:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    
    return HAL_OK; 
 8001b24:	2000      	movs	r0, #0
 8001b26:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    return HAL_BUSY; 
 8001b28:	2002      	movs	r0, #2
  }
}  
 8001b2a:	bd30      	pop	{r4, r5, pc}

08001b2c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8001b2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t tmp1 = 0U;
  uint32_t tmp2 = 0U;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8001b30:	01d2      	lsls	r2, r2, #7
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8001b32:	6804      	ldr	r4, [r0, #0]
 8001b34:	684f      	ldr	r7, [r1, #4]
 8001b36:	68e5      	ldr	r5, [r4, #12]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8001b38:	f8d1 e000 	ldr.w	lr, [r1]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
  tmp2 = (pLayerCfg->Alpha0 << 24U);  
 8001b3c:	f8d1 9018 	ldr.w	r9, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8001b40:	3284      	adds	r2, #132	; 0x84
 8001b42:	18a3      	adds	r3, r4, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8001b44:	f10e 0601 	add.w	r6, lr, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8001b48:	6858      	ldr	r0, [r3, #4]
 8001b4a:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 8001b4e:	6058      	str	r0, [r3, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8001b50:	68e0      	ldr	r0, [r4, #12]
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8001b52:	f3c5 450b 	ubfx	r5, r5, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8001b56:	f3c0 400b 	ubfx	r0, r0, #16, #12
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8001b5a:	443d      	add	r5, r7
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8001b5c:	4430      	add	r0, r6
 8001b5e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001b62:	6058      	str	r0, [r3, #4]
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8001b64:	68e0      	ldr	r0, [r4, #12]
 8001b66:	68cd      	ldr	r5, [r1, #12]
 8001b68:	f3c0 000a 	ubfx	r0, r0, #0, #11
 8001b6c:	4405      	add	r5, r0
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8001b6e:	6898      	ldr	r0, [r3, #8]
 8001b70:	f400 4070 	and.w	r0, r0, #61440	; 0xf000
 8001b74:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);  
 8001b76:	68e6      	ldr	r6, [r4, #12]
 8001b78:	6888      	ldr	r0, [r1, #8]
 8001b7a:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8001b7e:	3001      	adds	r0, #1
 8001b80:	4430      	add	r0, r6
 8001b82:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001b86:	6098      	str	r0, [r3, #8]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8001b88:	6918      	ldr	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8001b8a:	690e      	ldr	r6, [r1, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8001b8c:	f020 0007 	bic.w	r0, r0, #7
 8001b90:	6118      	str	r0, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8001b92:	f04f 0c00 	mov.w	ip, #0
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8001b96:	611e      	str	r6, [r3, #16]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8001b98:	699d      	ldr	r5, [r3, #24]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8001b9a:	f891 0032 	ldrb.w	r0, [r1, #50]	; 0x32
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8001b9e:	f891 8031 	ldrb.w	r8, [r1, #49]	; 0x31
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8001ba2:	f8c3 c018 	str.w	ip, [r3, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8001ba6:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 8001baa:	ea45 6509 	orr.w	r5, r5, r9, lsl #24
 8001bae:	ea45 2508 	orr.w	r5, r5, r8, lsl #8
 8001bb2:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001bb6:	619d      	str	r5, [r3, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8001bb8:	6958      	ldr	r0, [r3, #20]
 8001bba:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8001bbe:	6158      	str	r0, [r3, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8001bc0:	6948      	ldr	r0, [r1, #20]
 8001bc2:	6158      	str	r0, [r3, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8001bc4:	69d8      	ldr	r0, [r3, #28]
 8001bc6:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001bca:	f020 0007 	bic.w	r0, r0, #7
 8001bce:	61d8      	str	r0, [r3, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8001bd0:	6a08      	ldr	r0, [r1, #32]
 8001bd2:	69cd      	ldr	r5, [r1, #28]
 8001bd4:	4305      	orrs	r5, r0
 8001bd6:	61dd      	str	r5, [r3, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8001bd8:	6a98      	ldr	r0, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8001bda:	6a48      	ldr	r0, [r1, #36]	; 0x24
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8001bdc:	f8c3 c028 	str.w	ip, [r3, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8001be0:	6298      	str	r0, [r3, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8001be2:	b31e      	cbz	r6, 8001c2c <LTDC_SetConfig+0x100>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8001be4:	2e01      	cmp	r6, #1
 8001be6:	d023      	beq.n	8001c30 <LTDC_SetConfig+0x104>
  {
    tmp = 3U;
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8001be8:	1eb0      	subs	r0, r6, #2
 8001bea:	2802      	cmp	r0, #2
 8001bec:	d922      	bls.n	8001c34 <LTDC_SetConfig+0x108>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8001bee:	2e07      	cmp	r6, #7
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 8001bf0:	bf0c      	ite	eq
 8001bf2:	2002      	moveq	r0, #2
 8001bf4:	2001      	movne	r0, #1
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8001bf6:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001bf8:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 8001bfc:	62dd      	str	r5, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8001bfe:	6a8d      	ldr	r5, [r1, #40]	; 0x28

  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8001c00:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8001c02:	eba7 070e 	sub.w	r7, r7, lr
 8001c06:	4345      	muls	r5, r0
 8001c08:	4378      	muls	r0, r7
 8001c0a:	3003      	adds	r0, #3
 8001c0c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001c10:	62d8      	str	r0, [r3, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8001c12:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001c14:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 8001c18:	f020 0007 	bic.w	r0, r0, #7
 8001c1c:	6318      	str	r0, [r3, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8001c1e:	6319      	str	r1, [r3, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8001c20:	58a3      	ldr	r3, [r4, r2]
 8001c22:	f043 0301 	orr.w	r3, r3, #1
 8001c26:	50a3      	str	r3, [r4, r2]
 8001c28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmp = 4U;
 8001c2c:	2004      	movs	r0, #4
 8001c2e:	e7e2      	b.n	8001bf6 <LTDC_SetConfig+0xca>
    tmp = 3U;
 8001c30:	2003      	movs	r0, #3
 8001c32:	e7e0      	b.n	8001bf6 <LTDC_SetConfig+0xca>
    tmp = 2U;
 8001c34:	2002      	movs	r0, #2
 8001c36:	e7de      	b.n	8001bf6 <LTDC_SetConfig+0xca>

08001c38 <HAL_LTDC_Init>:
{
 8001c38:	b538      	push	{r3, r4, r5, lr}
  if(hltdc == NULL)
 8001c3a:	4604      	mov	r4, r0
 8001c3c:	2800      	cmp	r0, #0
 8001c3e:	d063      	beq.n	8001d08 <HAL_LTDC_Init+0xd0>
  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8001c40:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 8001c44:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c48:	b91b      	cbnz	r3, 8001c52 <HAL_LTDC_Init+0x1a>
    hltdc->Lock = HAL_UNLOCKED;
 8001c4a:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8001c4e:	f003 fa81 	bl	8005154 <HAL_LTDC_MspInit>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8001c52:	2302      	movs	r3, #2
 8001c54:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8001c58:	6823      	ldr	r3, [r4, #0]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001c5a:	68a0      	ldr	r0, [r4, #8]
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8001c5c:	699a      	ldr	r2, [r3, #24]
 8001c5e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8001c62:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001c64:	6862      	ldr	r2, [r4, #4]
 8001c66:	6999      	ldr	r1, [r3, #24]
 8001c68:	4302      	orrs	r2, r0
 8001c6a:	68e0      	ldr	r0, [r4, #12]
 8001c6c:	4302      	orrs	r2, r0
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8001c6e:	6920      	ldr	r0, [r4, #16]
 8001c70:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8001c72:	430a      	orrs	r2, r1
 8001c74:	619a      	str	r2, [r3, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	4924      	ldr	r1, [pc, #144]	; (8001d0c <HAL_LTDC_Init+0xd4>)
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8001c7a:	6960      	ldr	r0, [r4, #20]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8001c7c:	400a      	ands	r2, r1
 8001c7e:	609a      	str	r2, [r3, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8001c80:	689a      	ldr	r2, [r3, #8]
 8001c82:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001c86:	69a0      	ldr	r0, [r4, #24]
 8001c88:	4302      	orrs	r2, r0
 8001c8a:	609a      	str	r2, [r3, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8001c8c:	68da      	ldr	r2, [r3, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8001c8e:	69e0      	ldr	r0, [r4, #28]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8001c90:	400a      	ands	r2, r1
 8001c92:	60da      	str	r2, [r3, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8001c94:	68da      	ldr	r2, [r3, #12]
 8001c96:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001c9a:	6a20      	ldr	r0, [r4, #32]
 8001c9c:	4302      	orrs	r2, r0
 8001c9e:	60da      	str	r2, [r3, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8001ca0:	691a      	ldr	r2, [r3, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8001ca2:	6a60      	ldr	r0, [r4, #36]	; 0x24
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8001ca4:	400a      	ands	r2, r1
 8001ca6:	611a      	str	r2, [r3, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8001ca8:	691a      	ldr	r2, [r3, #16]
 8001caa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001cae:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001cb0:	4302      	orrs	r2, r0
 8001cb2:	611a      	str	r2, [r3, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8001cb4:	695a      	ldr	r2, [r3, #20]
 8001cb6:	4011      	ands	r1, r2
 8001cb8:	6159      	str	r1, [r3, #20]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8001cba:	695a      	ldr	r2, [r3, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8001cbc:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8001cbe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001cc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	615a      	str	r2, [r3, #20]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8001cc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8001cca:	f894 0036 	ldrb.w	r0, [r4, #54]	; 0x36
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8001cce:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8001cd2:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 8001cd6:	62d9      	str	r1, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8001cd8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001cda:	f894 2034 	ldrb.w	r2, [r4, #52]	; 0x34
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8001ce4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001ce8:	62da      	str	r2, [r3, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8001cea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cec:	f042 0206 	orr.w	r2, r2, #6
 8001cf0:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8001cf2:	699a      	ldr	r2, [r3, #24]
 8001cf4:	f042 0201 	orr.w	r2, r2, #1
 8001cf8:	619a      	str	r2, [r3, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8001cfa:	2000      	movs	r0, #0
  hltdc->State = HAL_LTDC_STATE_READY;
 8001cfc:	2301      	movs	r3, #1
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8001cfe:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8001d02:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  return HAL_OK;
 8001d06:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001d08:	2001      	movs	r0, #1
}
 8001d0a:	bd38      	pop	{r3, r4, r5, pc}
 8001d0c:	f000f800 	.word	0xf000f800

08001d10 <HAL_LTDC_ConfigLayer>:
{   
 8001d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 8001d12:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8001d16:	2b01      	cmp	r3, #1
{   
 8001d18:	4606      	mov	r6, r0
 8001d1a:	468e      	mov	lr, r1
 8001d1c:	4694      	mov	ip, r2
 8001d1e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hltdc);
 8001d22:	d01d      	beq.n	8001d60 <HAL_LTDC_ConfigLayer+0x50>
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8001d24:	2434      	movs	r4, #52	; 0x34
 8001d26:	460d      	mov	r5, r1
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8001d28:	f886 00a1 	strb.w	r0, [r6, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8001d2c:	fb04 6402 	mla	r4, r4, r2, r6
 8001d30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  __HAL_LOCK(hltdc);
 8001d32:	2701      	movs	r7, #1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8001d34:	3438      	adds	r4, #56	; 0x38
  __HAL_LOCK(hltdc);
 8001d36:	f886 70a0 	strb.w	r7, [r6, #160]	; 0xa0
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 8001d3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d44:	682b      	ldr	r3, [r5, #0]
 8001d46:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8001d48:	4630      	mov	r0, r6
 8001d4a:	4662      	mov	r2, ip
 8001d4c:	4671      	mov	r1, lr
 8001d4e:	f7ff feed 	bl	8001b2c <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8001d52:	6833      	ldr	r3, [r6, #0]
  __HAL_UNLOCK(hltdc);
 8001d54:	2000      	movs	r0, #0
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8001d56:	625f      	str	r7, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8001d58:	f886 70a1 	strb.w	r7, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8001d5c:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8001d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001d62 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8001d62:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001d64:	4606      	mov	r6, r0
{ 
 8001d66:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	d064      	beq.n	8001e36 <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001d6c:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 8001d6e:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001d70:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 8001d74:	f003 fd5a 	bl	800582c <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 8001d78:	f854 0b10 	ldr.w	r0, [r4], #16
 8001d7c:	f001 f9b2 	bl	80030e4 <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001d80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d82:	466d      	mov	r5, sp
 8001d84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d8a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001d8e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001d92:	1d37      	adds	r7, r6, #4
 8001d94:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001d98:	6830      	ldr	r0, [r6, #0]
 8001d9a:	f001 f963 	bl	8003064 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8001d9e:	2100      	movs	r1, #0
 8001da0:	6830      	ldr	r0, [r6, #0]
 8001da2:	f001 f9a5 	bl	80030f0 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 8001da6:	2100      	movs	r1, #0
 8001da8:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8001daa:	4632      	mov	r2, r6
 8001dac:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 8001db0:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001db2:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 8001db4:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 8001db8:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 8001dba:	3101      	adds	r1, #1
 8001dbc:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 8001dbe:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001dc2:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 8001dc6:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 8001dc8:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 8001dca:	64d0      	str	r0, [r2, #76]	; 0x4c
 8001dcc:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 8001dd0:	d1f0      	bne.n	8001db4 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 8001dd8:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 8001dda:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 8001dde:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 8001de2:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 8001de4:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 8001de8:	3201      	adds	r2, #1
 8001dea:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 8001dec:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001df0:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 8001df4:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8001df8:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 8001dfc:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 8001e00:	6041      	str	r1, [r0, #4]
 8001e02:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 8001e06:	d1e8      	bne.n	8001dda <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8001e08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e0a:	466d      	mov	r5, sp
 8001e0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e12:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e16:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e1a:	4670      	mov	r0, lr
 8001e1c:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001e20:	f001 f97e 	bl	8003120 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8001e24:	2301      	movs	r3, #1
 8001e26:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 8001e2a:	6830      	ldr	r0, [r6, #0]
 8001e2c:	f001 fc9b 	bl	8003766 <USB_DevDisconnect>
 return HAL_OK;
 8001e30:	2000      	movs	r0, #0
}
 8001e32:	b00b      	add	sp, #44	; 0x2c
 8001e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001e36:	2001      	movs	r0, #1
 8001e38:	e7fb      	b.n	8001e32 <HAL_PCD_Init+0xd0>

08001e3a <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 8001e3a:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8001e3e:	2b01      	cmp	r3, #1
{ 
 8001e40:	b510      	push	{r4, lr}
 8001e42:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8001e44:	d00c      	beq.n	8001e60 <HAL_PCD_Start+0x26>
 8001e46:	2301      	movs	r3, #1
 8001e48:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);  
 8001e4c:	6800      	ldr	r0, [r0, #0]
 8001e4e:	f001 fc7e 	bl	800374e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8001e52:	6820      	ldr	r0, [r4, #0]
 8001e54:	f001 f940 	bl	80030d8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 8001e58:	2000      	movs	r0, #0
 8001e5a:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8001e5e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8001e60:	2002      	movs	r0, #2
}
 8001e62:	bd10      	pop	{r4, pc}

08001e64 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e68:	f8d0 9000 	ldr.w	r9, [r0]
{
 8001e6c:	b087      	sub	sp, #28
 8001e6e:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000U;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001e70:	4648      	mov	r0, r9
 8001e72:	f001 fcb2 	bl	80037da <USB_GetMode>
 8001e76:	9002      	str	r0, [sp, #8]
 8001e78:	2800      	cmp	r0, #0
 8001e7a:	f040 812e 	bne.w	80020da <HAL_PCD_IRQHandler+0x276>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 8001e7e:	6820      	ldr	r0, [r4, #0]
 8001e80:	f001 fc7d 	bl	800377e <USB_ReadInterrupts>
 8001e84:	2800      	cmp	r0, #0
 8001e86:	f000 8128 	beq.w	80020da <HAL_PCD_IRQHandler+0x276>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001e8a:	6820      	ldr	r0, [r4, #0]
 8001e8c:	f001 fc77 	bl	800377e <USB_ReadInterrupts>
 8001e90:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001e92:	bf48      	it	mi
 8001e94:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001e96:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001e98:	bf42      	ittt	mi
 8001e9a:	6953      	ldrmi	r3, [r2, #20]
 8001e9c:	f003 0302 	andmi.w	r3, r3, #2
 8001ea0:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001ea2:	f001 fc6c 	bl	800377e <USB_ReadInterrupts>
 8001ea6:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 8001eaa:	d00a      	beq.n	8001ec2 <HAL_PCD_IRQHandler+0x5e>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001eac:	6820      	ldr	r0, [r4, #0]
 8001eae:	f001 fc6a 	bl	8003786 <USB_ReadDevAllOutEpInterrupt>
 8001eb2:	f509 6630 	add.w	r6, r9, #2816	; 0xb00
 8001eb6:	4607      	mov	r7, r0
 8001eb8:	46a2      	mov	sl, r4
      epnum = 0U;
 8001eba:	2500      	movs	r5, #0
      
      while ( ep_intr )
 8001ebc:	2f00      	cmp	r7, #0
 8001ebe:	f040 810f 	bne.w	80020e0 <HAL_PCD_IRQHandler+0x27c>
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001ec2:	6820      	ldr	r0, [r4, #0]
 8001ec4:	f001 fc5b 	bl	800377e <USB_ReadInterrupts>
 8001ec8:	0341      	lsls	r1, r0, #13
 8001eca:	d50b      	bpl.n	8001ee4 <HAL_PCD_IRQHandler+0x80>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001ecc:	6820      	ldr	r0, [r4, #0]
 8001ece:	f001 fc62 	bl	8003796 <USB_ReadDevAllInEpInterrupt>
 8001ed2:	4626      	mov	r6, r4
 8001ed4:	9003      	str	r0, [sp, #12]
 8001ed6:	f509 6810 	add.w	r8, r9, #2304	; 0x900
      
      epnum = 0U;
 8001eda:	2500      	movs	r5, #0
      
      while ( ep_intr )
 8001edc:	9b03      	ldr	r3, [sp, #12]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f040 813f 	bne.w	8002162 <HAL_PCD_IRQHandler+0x2fe>
        ep_intr >>= 1U;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001ee4:	6820      	ldr	r0, [r4, #0]
 8001ee6:	f001 fc4a 	bl	800377e <USB_ReadInterrupts>
 8001eea:	2800      	cmp	r0, #0
 8001eec:	da0d      	bge.n	8001f0a <HAL_PCD_IRQHandler+0xa6>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001eee:	f8d9 3804 	ldr.w	r3, [r9, #2052]	; 0x804
 8001ef2:	f023 0301 	bic.w	r3, r3, #1
 8001ef6:	f8c9 3804 	str.w	r3, [r9, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 8001efa:	4620      	mov	r0, r4
 8001efc:	f003 fd14 	bl	8005928 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001f00:	6822      	ldr	r2, [r4, #0]
 8001f02:	6953      	ldr	r3, [r2, #20]
 8001f04:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001f08:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001f0a:	6820      	ldr	r0, [r4, #0]
 8001f0c:	f001 fc37 	bl	800377e <USB_ReadInterrupts>
 8001f10:	0506      	lsls	r6, r0, #20
 8001f12:	d50b      	bpl.n	8001f2c <HAL_PCD_IRQHandler+0xc8>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001f14:	f8d9 3808 	ldr.w	r3, [r9, #2056]	; 0x808
 8001f18:	07d8      	lsls	r0, r3, #31
 8001f1a:	d502      	bpl.n	8001f22 <HAL_PCD_IRQHandler+0xbe>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 8001f1c:	4620      	mov	r0, r4
 8001f1e:	f003 fceb 	bl	80058f8 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001f22:	6822      	ldr	r2, [r4, #0]
 8001f24:	6953      	ldr	r3, [r2, #20]
 8001f26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f2a:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001f2c:	6820      	ldr	r0, [r4, #0]
 8001f2e:	f001 fc26 	bl	800377e <USB_ReadInterrupts>
 8001f32:	04c1      	lsls	r1, r0, #19
 8001f34:	d537      	bpl.n	8001fa6 <HAL_PCD_IRQHandler+0x142>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8001f36:	f509 6600 	add.w	r6, r9, #2048	; 0x800
 8001f3a:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 8001f3c:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8001f3e:	f023 0301 	bic.w	r3, r3, #1
 8001f42:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 8001f44:	2110      	movs	r1, #16
 8001f46:	f001 f987 	bl	8003258 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f4a:	6861      	ldr	r1, [r4, #4]
 8001f4c:	f509 6310 	add.w	r3, r9, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8001f50:	22ff      	movs	r2, #255	; 0xff
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f52:	9802      	ldr	r0, [sp, #8]
 8001f54:	4288      	cmp	r0, r1
 8001f56:	f040 8192 	bne.w	800227e <HAL_PCD_IRQHandler+0x41a>
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8001f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5e:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001f60:	69f3      	ldr	r3, [r6, #28]
 8001f62:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001f66:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 8001f68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f000 818f 	beq.w	800228e <HAL_PCD_IRQHandler+0x42a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 8001f70:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 8001f74:	f043 030b 	orr.w	r3, r3, #11
 8001f78:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 8001f7c:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8001f7e:	f043 030b 	orr.w	r3, r3, #11
 8001f82:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001f84:	f8d9 3800 	ldr.w	r3, [r9, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001f88:	7c21      	ldrb	r1, [r4, #16]
 8001f8a:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001f8c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001f90:	f8c9 3800 	str.w	r3, [r9, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001f94:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8001f98:	f001 fc3e 	bl	8003818 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001f9c:	6822      	ldr	r2, [r4, #0]
 8001f9e:	6953      	ldr	r3, [r2, #20]
 8001fa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fa4:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001fa6:	6820      	ldr	r0, [r4, #0]
 8001fa8:	f001 fbe9 	bl	800377e <USB_ReadInterrupts>
 8001fac:	0482      	lsls	r2, r0, #18
 8001fae:	d51d      	bpl.n	8001fec <HAL_PCD_IRQHandler+0x188>
    {
      USB_ActivateSetup(hpcd->Instance);
 8001fb0:	6820      	ldr	r0, [r4, #0]
 8001fb2:	f001 fc16 	bl	80037e2 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8001fb6:	6820      	ldr	r0, [r4, #0]
 8001fb8:	68c3      	ldr	r3, [r0, #12]
 8001fba:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8001fbe:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 8001fc0:	f001 f973 	bl	80032aa <USB_GetDevSpeed>
 8001fc4:	2800      	cmp	r0, #0
 8001fc6:	f040 816b 	bne.w	80022a0 <HAL_PCD_IRQHandler+0x43c>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8001fca:	6822      	ldr	r2, [r4, #0]
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 8001fcc:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8001fce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fd2:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8001fd4:	68d3      	ldr	r3, [r2, #12]
 8001fd6:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 8001fda:	60d3      	str	r3, [r2, #12]
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 8001fdc:	4620      	mov	r0, r4
 8001fde:	f003 fc7a 	bl	80058d6 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001fe2:	6822      	ldr	r2, [r4, #0]
 8001fe4:	6953      	ldr	r3, [r2, #20]
 8001fe6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fea:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001fec:	6820      	ldr	r0, [r4, #0]
 8001fee:	f001 fbc6 	bl	800377e <USB_ReadInterrupts>
 8001ff2:	06c3      	lsls	r3, r0, #27
 8001ff4:	d52b      	bpl.n	800204e <HAL_PCD_IRQHandler+0x1ea>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ff6:	6822      	ldr	r2, [r4, #0]
 8001ff8:	6993      	ldr	r3, [r2, #24]
 8001ffa:	f023 0310 	bic.w	r3, r3, #16
 8001ffe:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 8002000:	f8d9 6020 	ldr.w	r6, [r9, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8002004:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8002008:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800200a:	f006 080f 	and.w	r8, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800200e:	f040 81a8 	bne.w	8002362 <HAL_PCD_IRQHandler+0x4fe>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002012:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002016:	421e      	tst	r6, r3
 8002018:	d014      	beq.n	8002044 <HAL_PCD_IRQHandler+0x1e0>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 800201a:	271c      	movs	r7, #28
 800201c:	fb07 4708 	mla	r7, r7, r8, r4
 8002020:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8002024:	4632      	mov	r2, r6
 8002026:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 800202a:	4648      	mov	r0, r9
 800202c:	f001 fb39 	bl	80036a2 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002030:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8002034:	4433      	add	r3, r6
 8002036:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800203a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800203e:	441e      	add	r6, r3
 8002040:	f8c7 6210 	str.w	r6, [r7, #528]	; 0x210
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002044:	6822      	ldr	r2, [r4, #0]
 8002046:	6993      	ldr	r3, [r2, #24]
 8002048:	f043 0310 	orr.w	r3, r3, #16
 800204c:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800204e:	6820      	ldr	r0, [r4, #0]
 8002050:	f001 fb95 	bl	800377e <USB_ReadInterrupts>
 8002054:	0707      	lsls	r7, r0, #28
 8002056:	d507      	bpl.n	8002068 <HAL_PCD_IRQHandler+0x204>
    {
      HAL_PCD_SOFCallback(hpcd);
 8002058:	4620      	mov	r0, r4
 800205a:	f003 fc38 	bl	80058ce <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800205e:	6822      	ldr	r2, [r4, #0]
 8002060:	6953      	ldr	r3, [r2, #20]
 8002062:	f003 0308 	and.w	r3, r3, #8
 8002066:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002068:	6820      	ldr	r0, [r4, #0]
 800206a:	f001 fb88 	bl	800377e <USB_ReadInterrupts>
 800206e:	02c6      	lsls	r6, r0, #11
 8002070:	d508      	bpl.n	8002084 <HAL_PCD_IRQHandler+0x220>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8002072:	b2e9      	uxtb	r1, r5
 8002074:	4620      	mov	r0, r4
 8002076:	f003 fc5f 	bl	8005938 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800207a:	6822      	ldr	r2, [r4, #0]
 800207c:	6953      	ldr	r3, [r2, #20]
 800207e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002082:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002084:	6820      	ldr	r0, [r4, #0]
 8002086:	f001 fb7a 	bl	800377e <USB_ReadInterrupts>
 800208a:	0280      	lsls	r0, r0, #10
 800208c:	d508      	bpl.n	80020a0 <HAL_PCD_IRQHandler+0x23c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 800208e:	b2e9      	uxtb	r1, r5
 8002090:	4620      	mov	r0, r4
 8002092:	f003 fc4d 	bl	8005930 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002096:	6822      	ldr	r2, [r4, #0]
 8002098:	6953      	ldr	r3, [r2, #20]
 800209a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800209e:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80020a0:	6820      	ldr	r0, [r4, #0]
 80020a2:	f001 fb6c 	bl	800377e <USB_ReadInterrupts>
 80020a6:	0041      	lsls	r1, r0, #1
 80020a8:	d507      	bpl.n	80020ba <HAL_PCD_IRQHandler+0x256>
    {
      HAL_PCD_ConnectCallback(hpcd);
 80020aa:	4620      	mov	r0, r4
 80020ac:	f003 fc48 	bl	8005940 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80020b0:	6822      	ldr	r2, [r4, #0]
 80020b2:	6953      	ldr	r3, [r2, #20]
 80020b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80020b8:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80020ba:	6820      	ldr	r0, [r4, #0]
 80020bc:	f001 fb5f 	bl	800377e <USB_ReadInterrupts>
 80020c0:	0742      	lsls	r2, r0, #29
 80020c2:	d50a      	bpl.n	80020da <HAL_PCD_IRQHandler+0x276>
    {
      temp = hpcd->Instance->GOTGINT;
 80020c4:	6823      	ldr	r3, [r4, #0]
 80020c6:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80020c8:	076b      	lsls	r3, r5, #29
 80020ca:	d502      	bpl.n	80020d2 <HAL_PCD_IRQHandler+0x26e>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 80020cc:	4620      	mov	r0, r4
 80020ce:	f003 fc3b 	bl	8005948 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 80020d2:	6823      	ldr	r3, [r4, #0]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	4315      	orrs	r5, r2
 80020d8:	605d      	str	r5, [r3, #4]
    }
  }
}
 80020da:	b007      	add	sp, #28
 80020dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1U)
 80020e0:	07f8      	lsls	r0, r7, #31
 80020e2:	d538      	bpl.n	8002156 <HAL_PCD_IRQHandler+0x2f2>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80020e4:	fa5f fb85 	uxtb.w	fp, r5
 80020e8:	4659      	mov	r1, fp
 80020ea:	6820      	ldr	r0, [r4, #0]
 80020ec:	f001 fb5b 	bl	80037a6 <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80020f0:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 80020f4:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80020f6:	d021      	beq.n	800213c <HAL_PCD_IRQHandler+0x2d8>
            if(hpcd->Init.dma_enable == 1U)
 80020f8:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80020fa:	2301      	movs	r3, #1
            if(hpcd->Init.dma_enable == 1U)
 80020fc:	4299      	cmp	r1, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80020fe:	60b3      	str	r3, [r6, #8]
            if(hpcd->Init.dma_enable == 1U)
 8002100:	d10c      	bne.n	800211c <HAL_PCD_IRQHandler+0x2b8>
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 8002102:	6931      	ldr	r1, [r6, #16]
 8002104:	f8da 0200 	ldr.w	r0, [sl, #512]	; 0x200
 8002108:	f3c1 0112 	ubfx	r1, r1, #0, #19
 800210c:	1a41      	subs	r1, r0, r1
 800210e:	f8ca 1210 	str.w	r1, [sl, #528]	; 0x210
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 8002112:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
 8002116:	4408      	add	r0, r1
 8002118:	f8ca 0204 	str.w	r0, [sl, #516]	; 0x204
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800211c:	4659      	mov	r1, fp
 800211e:	4620      	mov	r0, r4
 8002120:	f003 fbc4 	bl	80058ac <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8002124:	6921      	ldr	r1, [r4, #16]
 8002126:	2901      	cmp	r1, #1
 8002128:	d108      	bne.n	800213c <HAL_PCD_IRQHandler+0x2d8>
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800212a:	b93d      	cbnz	r5, 800213c <HAL_PCD_IRQHandler+0x2d8>
 800212c:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 8002130:	b922      	cbnz	r2, 800213c <HAL_PCD_IRQHandler+0x2d8>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002132:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002136:	6820      	ldr	r0, [r4, #0]
 8002138:	f001 fb6e 	bl	8003818 <USB_EP0_OutStart>
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800213c:	f018 0f08 	tst.w	r8, #8
 8002140:	d004      	beq.n	800214c <HAL_PCD_IRQHandler+0x2e8>
            HAL_PCD_SetupStageCallback(hpcd);
 8002142:	4620      	mov	r0, r4
 8002144:	f003 fbac 	bl	80058a0 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002148:	2308      	movs	r3, #8
 800214a:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800214c:	f018 0f10 	tst.w	r8, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002150:	bf1c      	itt	ne
 8002152:	2310      	movne	r3, #16
 8002154:	60b3      	strne	r3, [r6, #8]
        epnum++;
 8002156:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8002158:	087f      	lsrs	r7, r7, #1
 800215a:	3620      	adds	r6, #32
 800215c:	f10a 0a1c 	add.w	sl, sl, #28
 8002160:	e6ac      	b.n	8001ebc <HAL_PCD_IRQHandler+0x58>
        if (ep_intr & 0x1U) /* In ITR */
 8002162:	9b03      	ldr	r3, [sp, #12]
 8002164:	07da      	lsls	r2, r3, #31
 8002166:	d558      	bpl.n	800221a <HAL_PCD_IRQHandler+0x3b6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8002168:	fa5f fb85 	uxtb.w	fp, r5
 800216c:	4659      	mov	r1, fp
 800216e:	6820      	ldr	r0, [r4, #0]
 8002170:	f001 fb23 	bl	80037ba <USB_ReadDevInEPInterrupt>
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002174:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8002176:	4607      	mov	r7, r0
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002178:	d520      	bpl.n	80021bc <HAL_PCD_IRQHandler+0x358>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800217a:	f8d9 3834 	ldr.w	r3, [r9, #2100]	; 0x834
            fifoemptymsk = 0x1U << epnum;
 800217e:	2101      	movs	r1, #1
 8002180:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002182:	ea23 0301 	bic.w	r3, r3, r1
 8002186:	f8c9 3834 	str.w	r3, [r9, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800218a:	2301      	movs	r3, #1
 800218c:	f8c8 3008 	str.w	r3, [r8, #8]
            if (hpcd->Init.dma_enable == 1U)
 8002190:	6923      	ldr	r3, [r4, #16]
 8002192:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8002194:	bf01      	itttt	eq
 8002196:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 8002198:	6c32      	ldreq	r2, [r6, #64]	; 0x40
 800219a:	189b      	addeq	r3, r3, r2
 800219c:	6473      	streq	r3, [r6, #68]	; 0x44
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 800219e:	4659      	mov	r1, fp
 80021a0:	4620      	mov	r0, r4
 80021a2:	f003 fb8c 	bl	80058be <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 80021a6:	6921      	ldr	r1, [r4, #16]
 80021a8:	2901      	cmp	r1, #1
 80021aa:	d107      	bne.n	80021bc <HAL_PCD_IRQHandler+0x358>
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80021ac:	b935      	cbnz	r5, 80021bc <HAL_PCD_IRQHandler+0x358>
 80021ae:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80021b0:	b923      	cbnz	r3, 80021bc <HAL_PCD_IRQHandler+0x358>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80021b2:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80021b6:	6820      	ldr	r0, [r4, #0]
 80021b8:	f001 fb2e 	bl	8003818 <USB_EP0_OutStart>
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80021bc:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80021be:	bf44      	itt	mi
 80021c0:	2308      	movmi	r3, #8
 80021c2:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80021c6:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80021c8:	bf44      	itt	mi
 80021ca:	2310      	movmi	r3, #16
 80021cc:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80021d0:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80021d2:	bf44      	itt	mi
 80021d4:	2340      	movmi	r3, #64	; 0x40
 80021d6:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80021da:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80021dc:	bf44      	itt	mi
 80021de:	2302      	movmi	r3, #2
 80021e0:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80021e4:	063f      	lsls	r7, r7, #24
 80021e6:	d518      	bpl.n	800221a <HAL_PCD_IRQHandler+0x3b6>
  * @param  epnum  endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 80021e8:	6823      	ldr	r3, [r4, #0]
 80021ea:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 80021ec:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 80021ee:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80021f0:	1aff      	subs	r7, r7, r3
 80021f2:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80021f4:	429f      	cmp	r7, r3
 80021f6:	bf28      	it	cs
 80021f8:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 80021fa:	9b04      	ldr	r3, [sp, #16]
 80021fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8002200:	f107 0a03 	add.w	sl, r7, #3
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002204:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  len32b = (len + 3U) / 4U;
 8002208:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 800220c:	9305      	str	r3, [sp, #20]
 800220e:	9b05      	ldr	r3, [sp, #20]
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	b29b      	uxth	r3, r3
 8002214:	4553      	cmp	r3, sl
 8002216:	d808      	bhi.n	800222a <HAL_PCD_IRQHandler+0x3c6>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 8002218:	b32f      	cbz	r7, 8002266 <HAL_PCD_IRQHandler+0x402>
        ep_intr >>= 1U;
 800221a:	9b03      	ldr	r3, [sp, #12]
 800221c:	085b      	lsrs	r3, r3, #1
        epnum++;
 800221e:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8002220:	9303      	str	r3, [sp, #12]
 8002222:	361c      	adds	r6, #28
 8002224:	f108 0820 	add.w	r8, r8, #32
 8002228:	e658      	b.n	8001edc <HAL_PCD_IRQHandler+0x78>
          (ep->xfer_count < ep->xfer_len) &&
 800222a:	6d32      	ldr	r2, [r6, #80]	; 0x50
 800222c:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 800222e:	4293      	cmp	r3, r2
 8002230:	d9f2      	bls.n	8002218 <HAL_PCD_IRQHandler+0x3b4>
          (ep->xfer_count < ep->xfer_len) &&
 8002232:	2b00      	cmp	r3, #0
 8002234:	d0f0      	beq.n	8002218 <HAL_PCD_IRQHandler+0x3b4>
 8002236:	6c37      	ldr	r7, [r6, #64]	; 0x40
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8002238:	9804      	ldr	r0, [sp, #16]
    len = ep->xfer_len - ep->xfer_count;
 800223a:	1a9b      	subs	r3, r3, r2
 800223c:	429f      	cmp	r7, r3
 800223e:	bf28      	it	cs
 8002240:	461f      	movcs	r7, r3
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8002242:	7c23      	ldrb	r3, [r4, #16]
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	465a      	mov	r2, fp
 8002248:	b2bb      	uxth	r3, r7
 800224a:	6c71      	ldr	r1, [r6, #68]	; 0x44
 800224c:	f001 fa15 	bl	800367a <USB_WritePacket>
    ep->xfer_buff  += len;
 8002250:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8002252:	443b      	add	r3, r7
 8002254:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 8002256:	6d33      	ldr	r3, [r6, #80]	; 0x50
    len32b = (len + 3U) / 4U;
 8002258:	f107 0a03 	add.w	sl, r7, #3
    ep->xfer_count += len;
 800225c:	443b      	add	r3, r7
    len32b = (len + 3U) / 4U;
 800225e:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
    ep->xfer_count += len;
 8002262:	6533      	str	r3, [r6, #80]	; 0x50
 8002264:	e7d3      	b.n	800220e <HAL_PCD_IRQHandler+0x3aa>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002266:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = 0x1U << epnum;
 8002268:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800226a:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 800226e:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1U << epnum;
 8002272:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002274:	ea23 0302 	bic.w	r3, r3, r2
 8002278:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 800227c:	e7cd      	b.n	800221a <HAL_PCD_IRQHandler+0x3b6>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800227e:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8002280:	609a      	str	r2, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002282:	3001      	adds	r0, #1
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 8002284:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002288:	9002      	str	r0, [sp, #8]
 800228a:	3320      	adds	r3, #32
 800228c:	e661      	b.n	8001f52 <HAL_PCD_IRQHandler+0xee>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 800228e:	6973      	ldr	r3, [r6, #20]
 8002290:	f043 030b 	orr.w	r3, r3, #11
 8002294:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8002296:	6933      	ldr	r3, [r6, #16]
 8002298:	f043 030b 	orr.w	r3, r3, #11
 800229c:	6133      	str	r3, [r6, #16]
 800229e:	e671      	b.n	8001f84 <HAL_PCD_IRQHandler+0x120>
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 80022a0:	2303      	movs	r3, #3
 80022a2:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 80022a4:	2340      	movs	r3, #64	; 0x40
 80022a6:	6163      	str	r3, [r4, #20]
        hclk = HAL_RCC_GetHCLKFreq();
 80022a8:	f000 fbf0 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
        if((hclk >= 14200000U)&&(hclk < 15000000U))
 80022ac:	4b34      	ldr	r3, [pc, #208]	; (8002380 <HAL_PCD_IRQHandler+0x51c>)
 80022ae:	4a35      	ldr	r2, [pc, #212]	; (8002384 <HAL_PCD_IRQHandler+0x520>)
 80022b0:	4403      	add	r3, r0
 80022b2:	4293      	cmp	r3, r2
 80022b4:	6823      	ldr	r3, [r4, #0]
 80022b6:	d804      	bhi.n	80022c2 <HAL_PCD_IRQHandler+0x45e>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xFU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80022b8:	68da      	ldr	r2, [r3, #12]
 80022ba:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80022be:	60da      	str	r2, [r3, #12]
 80022c0:	e68c      	b.n	8001fdc <HAL_PCD_IRQHandler+0x178>
        else if((hclk >= 15000000U)&&(hclk < 16000000U))
 80022c2:	4a31      	ldr	r2, [pc, #196]	; (8002388 <HAL_PCD_IRQHandler+0x524>)
 80022c4:	4931      	ldr	r1, [pc, #196]	; (800238c <HAL_PCD_IRQHandler+0x528>)
 80022c6:	4402      	add	r2, r0
 80022c8:	428a      	cmp	r2, r1
 80022ca:	d803      	bhi.n	80022d4 <HAL_PCD_IRQHandler+0x470>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xEU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 80022d2:	e7f4      	b.n	80022be <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 16000000U)&&(hclk < 17200000U))
 80022d4:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 80022d8:	492d      	ldr	r1, [pc, #180]	; (8002390 <HAL_PCD_IRQHandler+0x52c>)
 80022da:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 80022de:	428a      	cmp	r2, r1
 80022e0:	d803      	bhi.n	80022ea <HAL_PCD_IRQHandler+0x486>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xDU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80022e2:	68da      	ldr	r2, [r3, #12]
 80022e4:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 80022e8:	e7e9      	b.n	80022be <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 17200000U)&&(hclk < 18500000U))
 80022ea:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 80022ee:	4929      	ldr	r1, [pc, #164]	; (8002394 <HAL_PCD_IRQHandler+0x530>)
 80022f0:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 80022f4:	428a      	cmp	r2, r1
 80022f6:	d803      	bhi.n	8002300 <HAL_PCD_IRQHandler+0x49c>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xCU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80022f8:	68da      	ldr	r2, [r3, #12]
 80022fa:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80022fe:	e7de      	b.n	80022be <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 18500000U)&&(hclk < 20000000U))
 8002300:	4a25      	ldr	r2, [pc, #148]	; (8002398 <HAL_PCD_IRQHandler+0x534>)
 8002302:	4926      	ldr	r1, [pc, #152]	; (800239c <HAL_PCD_IRQHandler+0x538>)
 8002304:	4402      	add	r2, r0
 8002306:	428a      	cmp	r2, r1
 8002308:	d803      	bhi.n	8002312 <HAL_PCD_IRQHandler+0x4ae>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xBU << 10U) & USB_OTG_GUSBCFG_TRDT);
 800230a:	68da      	ldr	r2, [r3, #12]
 800230c:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8002310:	e7d5      	b.n	80022be <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 20000000U)&&(hclk < 21800000U))
 8002312:	4a23      	ldr	r2, [pc, #140]	; (80023a0 <HAL_PCD_IRQHandler+0x53c>)
 8002314:	4923      	ldr	r1, [pc, #140]	; (80023a4 <HAL_PCD_IRQHandler+0x540>)
 8002316:	4402      	add	r2, r0
 8002318:	428a      	cmp	r2, r1
 800231a:	d803      	bhi.n	8002324 <HAL_PCD_IRQHandler+0x4c0>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xAU << 10U) & USB_OTG_GUSBCFG_TRDT);
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8002322:	e7cc      	b.n	80022be <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 21800000U)&&(hclk < 24000000U))
 8002324:	4a20      	ldr	r2, [pc, #128]	; (80023a8 <HAL_PCD_IRQHandler+0x544>)
 8002326:	4921      	ldr	r1, [pc, #132]	; (80023ac <HAL_PCD_IRQHandler+0x548>)
 8002328:	4402      	add	r2, r0
 800232a:	428a      	cmp	r2, r1
 800232c:	d803      	bhi.n	8002336 <HAL_PCD_IRQHandler+0x4d2>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9U << 10U) & USB_OTG_GUSBCFG_TRDT);
 800232e:	68da      	ldr	r2, [r3, #12]
 8002330:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8002334:	e7c3      	b.n	80022be <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 24000000U)&&(hclk < 27700000U))
 8002336:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 800233a:	491d      	ldr	r1, [pc, #116]	; (80023b0 <HAL_PCD_IRQHandler+0x54c>)
 800233c:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8002340:	428a      	cmp	r2, r1
 8002342:	d803      	bhi.n	800234c <HAL_PCD_IRQHandler+0x4e8>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002344:	68da      	ldr	r2, [r3, #12]
 8002346:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800234a:	e7b8      	b.n	80022be <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 27700000U)&&(hclk < 32000000U))
 800234c:	4a19      	ldr	r2, [pc, #100]	; (80023b4 <HAL_PCD_IRQHandler+0x550>)
 800234e:	491a      	ldr	r1, [pc, #104]	; (80023b8 <HAL_PCD_IRQHandler+0x554>)
 8002350:	4402      	add	r2, r0
 8002352:	428a      	cmp	r2, r1
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002354:	68da      	ldr	r2, [r3, #12]
 8002356:	bf94      	ite	ls
 8002358:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 800235c:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8002360:	e7ad      	b.n	80022be <HAL_PCD_IRQHandler+0x45a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 8002362:	2b06      	cmp	r3, #6
 8002364:	f47f ae6e 	bne.w	8002044 <HAL_PCD_IRQHandler+0x1e0>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002368:	2208      	movs	r2, #8
 800236a:	f504 716f 	add.w	r1, r4, #956	; 0x3bc
 800236e:	4648      	mov	r0, r9
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002370:	271c      	movs	r7, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002372:	f001 f996 	bl	80036a2 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002376:	fb07 4708 	mla	r7, r7, r8, r4
 800237a:	f3c6 160a 	ubfx	r6, r6, #4, #11
 800237e:	e65c      	b.n	800203a <HAL_PCD_IRQHandler+0x1d6>
 8002380:	ff275340 	.word	0xff275340
 8002384:	000c34ff 	.word	0x000c34ff
 8002388:	ff1b1e40 	.word	0xff1b1e40
 800238c:	000f423f 	.word	0x000f423f
 8002390:	00124f7f 	.word	0x00124f7f
 8002394:	0013d61f 	.word	0x0013d61f
 8002398:	fee5b660 	.word	0xfee5b660
 800239c:	0016e35f 	.word	0x0016e35f
 80023a0:	feced300 	.word	0xfeced300
 80023a4:	001b773f 	.word	0x001b773f
 80023a8:	feb35bc0 	.word	0xfeb35bc0
 80023ac:	002191bf 	.word	0x002191bf
 80023b0:	0038751f 	.word	0x0038751f
 80023b4:	fe5954e0 	.word	0xfe5954e0
 80023b8:	00419cdf 	.word	0x00419cdf

080023bc <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 80023bc:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80023c0:	2b01      	cmp	r3, #1
{
 80023c2:	b510      	push	{r4, lr}
 80023c4:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80023c6:	d009      	beq.n	80023dc <HAL_PCD_SetAddress+0x20>
 80023c8:	2301      	movs	r3, #1
 80023ca:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 80023ce:	6800      	ldr	r0, [r0, #0]
 80023d0:	f001 f9ad 	bl	800372e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 80023d4:	2000      	movs	r0, #0
 80023d6:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80023da:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80023dc:	2002      	movs	r0, #2
}
 80023de:	bd10      	pop	{r4, pc}

080023e0 <HAL_PCD_EP_Open>:
{
 80023e0:	b570      	push	{r4, r5, r6, lr}
  if ((ep_addr & 0x80) == 0x80)
 80023e2:	b24e      	sxtb	r6, r1
 80023e4:	2e00      	cmp	r6, #0
{
 80023e6:	4604      	mov	r4, r0
 80023e8:	f04f 051c 	mov.w	r5, #28
 80023ec:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80023f0:	bfb5      	itete	lt
 80023f2:	fb05 4100 	mlalt	r1, r5, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80023f6:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80023fa:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80023fc:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->num   = ep_addr & 0x7F;
 8002400:	b2c0      	uxtb	r0, r0
  if (ep->is_in)
 8002402:	2e00      	cmp	r6, #0
    ep->tx_fifo_num = ep->num;
 8002404:	bfb8      	it	lt
 8002406:	80c8      	strhlt	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK )
 8002408:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 800240a:	70cb      	strb	r3, [r1, #3]
  ep->is_in = (0x80 & ep_addr) != 0;
 800240c:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->data_pid_start = 0U;
 8002410:	bf04      	itt	eq
 8002412:	2300      	moveq	r3, #0
 8002414:	710b      	strbeq	r3, [r1, #4]
  ep->num   = ep_addr & 0x7F;
 8002416:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002418:	704d      	strb	r5, [r1, #1]
  __HAL_LOCK(hpcd); 
 800241a:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
  ep->maxpacket = ep_mps;
 800241e:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd); 
 8002420:	2b01      	cmp	r3, #1
 8002422:	d009      	beq.n	8002438 <HAL_PCD_EP_Open+0x58>
 8002424:	2301      	movs	r3, #1
 8002426:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800242a:	6820      	ldr	r0, [r4, #0]
 800242c:	f000 ff58 	bl	80032e0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8002430:	2000      	movs	r0, #0
 8002432:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return ret;
 8002436:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd); 
 8002438:	2002      	movs	r0, #2
}
 800243a:	bd70      	pop	{r4, r5, r6, pc}

0800243c <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 800243c:	b24b      	sxtb	r3, r1
 800243e:	2b00      	cmp	r3, #0
{  
 8002440:	b510      	push	{r4, lr}
 8002442:	f04f 021c 	mov.w	r2, #28
 8002446:	4604      	mov	r4, r0
 8002448:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800244c:	bfb5      	itete	lt
 800244e:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002452:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002456:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002458:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = (0x80 & ep_addr) != 0;
 800245c:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 800245e:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002460:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002462:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8002466:	2b01      	cmp	r3, #1
 8002468:	d009      	beq.n	800247e <HAL_PCD_EP_Close+0x42>
 800246a:	2301      	movs	r3, #1
 800246c:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8002470:	6820      	ldr	r0, [r4, #0]
 8002472:	f000 ff74 	bl	800335e <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8002476:	2000      	movs	r0, #0
 8002478:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 800247c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 800247e:	2002      	movs	r0, #2
}
 8002480:	bd10      	pop	{r4, pc}

08002482 <HAL_PCD_EP_Receive>:
{
 8002482:	b538      	push	{r3, r4, r5, lr}
 8002484:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002488:	241c      	movs	r4, #28
 800248a:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 800248e:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002492:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
  ep->xfer_len = len;
 8002496:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  ep->xfer_count = 0U;
 800249a:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;  
 800249c:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  ep->xfer_count = 0U;
 80024a0:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->is_in = 0U;
 80024a4:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
  ep->num = ep_addr & 0x7F;
 80024a8:	f884 51f8 	strb.w	r5, [r4, #504]	; 0x1f8
  if (hpcd->Init.dma_enable == 1U)
 80024ac:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80024ae:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80024b0:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 80024b2:	bf08      	it	eq
 80024b4:	f8c4 2208 	streq.w	r2, [r4, #520]	; 0x208
 80024b8:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 80024ba:	b91d      	cbnz	r5, 80024c4 <HAL_PCD_EP_Receive+0x42>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80024bc:	f001 f870 	bl	80035a0 <USB_EP0StartXfer>
}
 80024c0:	2000      	movs	r0, #0
 80024c2:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80024c4:	f000 ffa6 	bl	8003414 <USB_EPStartXfer>
 80024c8:	e7fa      	b.n	80024c0 <HAL_PCD_EP_Receive+0x3e>

080024ca <HAL_PCD_EP_Transmit>:
{
 80024ca:	b538      	push	{r3, r4, r5, lr}
 80024cc:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80024d0:	241c      	movs	r4, #28
 80024d2:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 80024d6:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80024da:	3138      	adds	r1, #56	; 0x38
  ep->xfer_len = len;
 80024dc:	64e3      	str	r3, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 80024de:	2300      	movs	r3, #0
 80024e0:	6523      	str	r3, [r4, #80]	; 0x50
  ep->is_in = 1U;
 80024e2:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 80024e4:	6462      	str	r2, [r4, #68]	; 0x44
  ep->is_in = 1U;
 80024e6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  ep->num = ep_addr & 0x7F;
 80024ea:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (hpcd->Init.dma_enable == 1U)
 80024ee:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80024f0:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80024f2:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 80024f4:	bf08      	it	eq
 80024f6:	64a2      	streq	r2, [r4, #72]	; 0x48
 80024f8:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 80024fa:	b91d      	cbnz	r5, 8002504 <HAL_PCD_EP_Transmit+0x3a>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80024fc:	f001 f850 	bl	80035a0 <USB_EP0StartXfer>
}
 8002500:	2000      	movs	r0, #0
 8002502:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002504:	f000 ff86 	bl	8003414 <USB_EPStartXfer>
 8002508:	e7fa      	b.n	8002500 <HAL_PCD_EP_Transmit+0x36>

0800250a <HAL_PCD_EP_SetStall>:
{
 800250a:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 800250c:	b24b      	sxtb	r3, r1
 800250e:	2b00      	cmp	r3, #0
 8002510:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8002514:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002518:	bfb5      	itete	lt
 800251a:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 800251e:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002522:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8002524:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_stall = 1U;
 8002528:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800252a:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 800252c:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 800252e:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002530:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002532:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002534:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8002538:	4293      	cmp	r3, r2
{
 800253a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 800253c:	d00f      	beq.n	800255e <HAL_PCD_EP_SetStall+0x54>
 800253e:	f880 23b8 	strb.w	r2, [r0, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 8002542:	6800      	ldr	r0, [r0, #0]
 8002544:	f001 f8bb 	bl	80036be <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8002548:	b92d      	cbnz	r5, 8002556 <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800254a:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 800254e:	7c21      	ldrb	r1, [r4, #16]
 8002550:	6820      	ldr	r0, [r4, #0]
 8002552:	f001 f961 	bl	8003818 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 8002556:	2000      	movs	r0, #0
 8002558:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 800255c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 800255e:	2002      	movs	r0, #2
}
 8002560:	bd38      	pop	{r3, r4, r5, pc}

08002562 <HAL_PCD_EP_ClrStall>:
{
 8002562:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8002564:	b24b      	sxtb	r3, r1
 8002566:	2b00      	cmp	r3, #0
{
 8002568:	4605      	mov	r5, r0
 800256a:	f04f 021c 	mov.w	r2, #28
 800256e:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002572:	bfb5      	itete	lt
 8002574:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 8002578:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800257c:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 800257e:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002582:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 8002584:	2400      	movs	r4, #0
 8002586:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002588:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800258a:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 800258c:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8002590:	2b01      	cmp	r3, #1
 8002592:	d009      	beq.n	80025a8 <HAL_PCD_EP_ClrStall+0x46>
 8002594:	2301      	movs	r3, #1
 8002596:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800259a:	6828      	ldr	r0, [r5, #0]
 800259c:	f001 f8ae 	bl	80036fc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 80025a0:	f885 43b8 	strb.w	r4, [r5, #952]	; 0x3b8
  return HAL_OK;
 80025a4:	4620      	mov	r0, r4
 80025a6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 80025a8:	2002      	movs	r0, #2
}
 80025aa:	bd38      	pop	{r3, r4, r5, pc}

080025ac <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80025ac:	6800      	ldr	r0, [r0, #0]
{
 80025ae:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80025b0:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 80025b2:	b921      	cbnz	r1, 80025be <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 80025b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80025b8:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
  }
  
  return HAL_OK;
}
 80025ba:	2000      	movs	r0, #0
 80025bc:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 80025be:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (i = 0; i < (fifo - 1); i++)
 80025c0:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 80025c2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0; i < (fifo - 1); i++)
 80025c6:	1e4e      	subs	r6, r1, #1
 80025c8:	b2ec      	uxtb	r4, r5
 80025ca:	42b4      	cmp	r4, r6
 80025cc:	f105 0501 	add.w	r5, r5, #1
 80025d0:	db06      	blt.n	80025e0 <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 80025d2:	313f      	adds	r1, #63	; 0x3f
 80025d4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80025d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80025dc:	6043      	str	r3, [r0, #4]
 80025de:	e7ec      	b.n	80025ba <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 80025e0:	3440      	adds	r4, #64	; 0x40
 80025e2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 80025e6:	6864      	ldr	r4, [r4, #4]
 80025e8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80025ec:	e7ec      	b.n	80025c8 <HAL_PCDEx_SetTxFiFo+0x1c>

080025ee <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 80025ee:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 80025f0:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 80025f2:	6259      	str	r1, [r3, #36]	; 0x24
}
 80025f4:	4770      	bx	lr
	...

080025f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025fc:	4604      	mov	r4, r0
 80025fe:	b918      	cbnz	r0, 8002608 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8002600:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002602:	b002      	add	sp, #8
 8002604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002608:	6803      	ldr	r3, [r0, #0]
 800260a:	07dd      	lsls	r5, r3, #31
 800260c:	d410      	bmi.n	8002630 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	0798      	lsls	r0, r3, #30
 8002612:	d458      	bmi.n	80026c6 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002614:	6823      	ldr	r3, [r4, #0]
 8002616:	071a      	lsls	r2, r3, #28
 8002618:	f100 809a 	bmi.w	8002750 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800261c:	6823      	ldr	r3, [r4, #0]
 800261e:	075b      	lsls	r3, r3, #29
 8002620:	f100 80b8 	bmi.w	8002794 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002624:	69a2      	ldr	r2, [r4, #24]
 8002626:	2a00      	cmp	r2, #0
 8002628:	f040 8119 	bne.w	800285e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 800262c:	2000      	movs	r0, #0
 800262e:	e7e8      	b.n	8002602 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002630:	4ba6      	ldr	r3, [pc, #664]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	f002 020c 	and.w	r2, r2, #12
 8002638:	2a04      	cmp	r2, #4
 800263a:	d007      	beq.n	800264c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800263c:	689a      	ldr	r2, [r3, #8]
 800263e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002642:	2a08      	cmp	r2, #8
 8002644:	d10a      	bne.n	800265c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	0259      	lsls	r1, r3, #9
 800264a:	d507      	bpl.n	800265c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800264c:	4b9f      	ldr	r3, [pc, #636]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	039a      	lsls	r2, r3, #14
 8002652:	d5dc      	bpl.n	800260e <HAL_RCC_OscConfig+0x16>
 8002654:	6863      	ldr	r3, [r4, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1d9      	bne.n	800260e <HAL_RCC_OscConfig+0x16>
 800265a:	e7d1      	b.n	8002600 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800265c:	6863      	ldr	r3, [r4, #4]
 800265e:	4d9b      	ldr	r5, [pc, #620]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 8002660:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002664:	d111      	bne.n	800268a <HAL_RCC_OscConfig+0x92>
 8002666:	682b      	ldr	r3, [r5, #0]
 8002668:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800266c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800266e:	f7fe ff5d 	bl	800152c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002672:	4d96      	ldr	r5, [pc, #600]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002674:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002676:	682b      	ldr	r3, [r5, #0]
 8002678:	039b      	lsls	r3, r3, #14
 800267a:	d4c8      	bmi.n	800260e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800267c:	f7fe ff56 	bl	800152c <HAL_GetTick>
 8002680:	1b80      	subs	r0, r0, r6
 8002682:	2864      	cmp	r0, #100	; 0x64
 8002684:	d9f7      	bls.n	8002676 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8002686:	2003      	movs	r0, #3
 8002688:	e7bb      	b.n	8002602 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800268a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800268e:	d104      	bne.n	800269a <HAL_RCC_OscConfig+0xa2>
 8002690:	682b      	ldr	r3, [r5, #0]
 8002692:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002696:	602b      	str	r3, [r5, #0]
 8002698:	e7e5      	b.n	8002666 <HAL_RCC_OscConfig+0x6e>
 800269a:	682a      	ldr	r2, [r5, #0]
 800269c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026a0:	602a      	str	r2, [r5, #0]
 80026a2:	682a      	ldr	r2, [r5, #0]
 80026a4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026a8:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1df      	bne.n	800266e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80026ae:	f7fe ff3d 	bl	800152c <HAL_GetTick>
 80026b2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b4:	682b      	ldr	r3, [r5, #0]
 80026b6:	039f      	lsls	r7, r3, #14
 80026b8:	d5a9      	bpl.n	800260e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ba:	f7fe ff37 	bl	800152c <HAL_GetTick>
 80026be:	1b80      	subs	r0, r0, r6
 80026c0:	2864      	cmp	r0, #100	; 0x64
 80026c2:	d9f7      	bls.n	80026b4 <HAL_RCC_OscConfig+0xbc>
 80026c4:	e7df      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80026c6:	4b81      	ldr	r3, [pc, #516]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 80026c8:	689a      	ldr	r2, [r3, #8]
 80026ca:	f012 0f0c 	tst.w	r2, #12
 80026ce:	d007      	beq.n	80026e0 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80026d6:	2a08      	cmp	r2, #8
 80026d8:	d111      	bne.n	80026fe <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	025e      	lsls	r6, r3, #9
 80026de:	d40e      	bmi.n	80026fe <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026e0:	4b7a      	ldr	r3, [pc, #488]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	0795      	lsls	r5, r2, #30
 80026e6:	d502      	bpl.n	80026ee <HAL_RCC_OscConfig+0xf6>
 80026e8:	68e2      	ldr	r2, [r4, #12]
 80026ea:	2a01      	cmp	r2, #1
 80026ec:	d188      	bne.n	8002600 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	6921      	ldr	r1, [r4, #16]
 80026f2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80026f6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80026fa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026fc:	e78a      	b.n	8002614 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026fe:	68e2      	ldr	r2, [r4, #12]
 8002700:	4b73      	ldr	r3, [pc, #460]	; (80028d0 <HAL_RCC_OscConfig+0x2d8>)
 8002702:	b1b2      	cbz	r2, 8002732 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8002704:	2201      	movs	r2, #1
 8002706:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002708:	f7fe ff10 	bl	800152c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800270c:	4d6f      	ldr	r5, [pc, #444]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800270e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002710:	682b      	ldr	r3, [r5, #0]
 8002712:	0798      	lsls	r0, r3, #30
 8002714:	d507      	bpl.n	8002726 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002716:	682b      	ldr	r3, [r5, #0]
 8002718:	6922      	ldr	r2, [r4, #16]
 800271a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800271e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002722:	602b      	str	r3, [r5, #0]
 8002724:	e776      	b.n	8002614 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002726:	f7fe ff01 	bl	800152c <HAL_GetTick>
 800272a:	1b80      	subs	r0, r0, r6
 800272c:	2802      	cmp	r0, #2
 800272e:	d9ef      	bls.n	8002710 <HAL_RCC_OscConfig+0x118>
 8002730:	e7a9      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8002732:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002734:	f7fe fefa 	bl	800152c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002738:	4d64      	ldr	r5, [pc, #400]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800273a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800273c:	682b      	ldr	r3, [r5, #0]
 800273e:	0799      	lsls	r1, r3, #30
 8002740:	f57f af68 	bpl.w	8002614 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002744:	f7fe fef2 	bl	800152c <HAL_GetTick>
 8002748:	1b80      	subs	r0, r0, r6
 800274a:	2802      	cmp	r0, #2
 800274c:	d9f6      	bls.n	800273c <HAL_RCC_OscConfig+0x144>
 800274e:	e79a      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002750:	6962      	ldr	r2, [r4, #20]
 8002752:	4b60      	ldr	r3, [pc, #384]	; (80028d4 <HAL_RCC_OscConfig+0x2dc>)
 8002754:	b17a      	cbz	r2, 8002776 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8002756:	2201      	movs	r2, #1
 8002758:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800275a:	f7fe fee7 	bl	800152c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800275e:	4d5b      	ldr	r5, [pc, #364]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002760:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002762:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002764:	079f      	lsls	r7, r3, #30
 8002766:	f53f af59 	bmi.w	800261c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800276a:	f7fe fedf 	bl	800152c <HAL_GetTick>
 800276e:	1b80      	subs	r0, r0, r6
 8002770:	2802      	cmp	r0, #2
 8002772:	d9f6      	bls.n	8002762 <HAL_RCC_OscConfig+0x16a>
 8002774:	e787      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8002776:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002778:	f7fe fed8 	bl	800152c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800277c:	4d53      	ldr	r5, [pc, #332]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800277e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002780:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002782:	0798      	lsls	r0, r3, #30
 8002784:	f57f af4a 	bpl.w	800261c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002788:	f7fe fed0 	bl	800152c <HAL_GetTick>
 800278c:	1b80      	subs	r0, r0, r6
 800278e:	2802      	cmp	r0, #2
 8002790:	d9f6      	bls.n	8002780 <HAL_RCC_OscConfig+0x188>
 8002792:	e778      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002794:	4b4d      	ldr	r3, [pc, #308]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 8002796:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002798:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800279c:	d128      	bne.n	80027f0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800279e:	9201      	str	r2, [sp, #4]
 80027a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027a2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80027a6:	641a      	str	r2, [r3, #64]	; 0x40
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ae:	9301      	str	r3, [sp, #4]
 80027b0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80027b2:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b4:	4d48      	ldr	r5, [pc, #288]	; (80028d8 <HAL_RCC_OscConfig+0x2e0>)
 80027b6:	682b      	ldr	r3, [r5, #0]
 80027b8:	05d9      	lsls	r1, r3, #23
 80027ba:	d51b      	bpl.n	80027f4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027bc:	68a3      	ldr	r3, [r4, #8]
 80027be:	4d43      	ldr	r5, [pc, #268]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d127      	bne.n	8002814 <HAL_RCC_OscConfig+0x21c>
 80027c4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80027c6:	f043 0301 	orr.w	r3, r3, #1
 80027ca:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80027cc:	f7fe feae 	bl	800152c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027d0:	4d3e      	ldr	r5, [pc, #248]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80027d2:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027d4:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027d8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80027da:	079b      	lsls	r3, r3, #30
 80027dc:	d539      	bpl.n	8002852 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80027de:	2e00      	cmp	r6, #0
 80027e0:	f43f af20 	beq.w	8002624 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80027e4:	4a39      	ldr	r2, [pc, #228]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 80027e6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80027e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ec:	6413      	str	r3, [r2, #64]	; 0x40
 80027ee:	e719      	b.n	8002624 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80027f0:	2600      	movs	r6, #0
 80027f2:	e7df      	b.n	80027b4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027f4:	682b      	ldr	r3, [r5, #0]
 80027f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027fa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80027fc:	f7fe fe96 	bl	800152c <HAL_GetTick>
 8002800:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002802:	682b      	ldr	r3, [r5, #0]
 8002804:	05da      	lsls	r2, r3, #23
 8002806:	d4d9      	bmi.n	80027bc <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002808:	f7fe fe90 	bl	800152c <HAL_GetTick>
 800280c:	1bc0      	subs	r0, r0, r7
 800280e:	2802      	cmp	r0, #2
 8002810:	d9f7      	bls.n	8002802 <HAL_RCC_OscConfig+0x20a>
 8002812:	e738      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002814:	2b05      	cmp	r3, #5
 8002816:	d104      	bne.n	8002822 <HAL_RCC_OscConfig+0x22a>
 8002818:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800281a:	f043 0304 	orr.w	r3, r3, #4
 800281e:	672b      	str	r3, [r5, #112]	; 0x70
 8002820:	e7d0      	b.n	80027c4 <HAL_RCC_OscConfig+0x1cc>
 8002822:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002824:	f022 0201 	bic.w	r2, r2, #1
 8002828:	672a      	str	r2, [r5, #112]	; 0x70
 800282a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800282c:	f022 0204 	bic.w	r2, r2, #4
 8002830:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1ca      	bne.n	80027cc <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8002836:	f7fe fe79 	bl	800152c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800283a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800283e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002840:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002842:	0798      	lsls	r0, r3, #30
 8002844:	d5cb      	bpl.n	80027de <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002846:	f7fe fe71 	bl	800152c <HAL_GetTick>
 800284a:	1bc0      	subs	r0, r0, r7
 800284c:	4540      	cmp	r0, r8
 800284e:	d9f7      	bls.n	8002840 <HAL_RCC_OscConfig+0x248>
 8002850:	e719      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002852:	f7fe fe6b 	bl	800152c <HAL_GetTick>
 8002856:	1bc0      	subs	r0, r0, r7
 8002858:	4540      	cmp	r0, r8
 800285a:	d9bd      	bls.n	80027d8 <HAL_RCC_OscConfig+0x1e0>
 800285c:	e713      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800285e:	4d1b      	ldr	r5, [pc, #108]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
 8002860:	68ab      	ldr	r3, [r5, #8]
 8002862:	f003 030c 	and.w	r3, r3, #12
 8002866:	2b08      	cmp	r3, #8
 8002868:	f43f aeca 	beq.w	8002600 <HAL_RCC_OscConfig+0x8>
 800286c:	4e1b      	ldr	r6, [pc, #108]	; (80028dc <HAL_RCC_OscConfig+0x2e4>)
 800286e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002870:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002872:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002874:	d134      	bne.n	80028e0 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8002876:	f7fe fe59 	bl	800152c <HAL_GetTick>
 800287a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287c:	682b      	ldr	r3, [r5, #0]
 800287e:	0199      	lsls	r1, r3, #6
 8002880:	d41e      	bmi.n	80028c0 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002882:	6a22      	ldr	r2, [r4, #32]
 8002884:	69e3      	ldr	r3, [r4, #28]
 8002886:	4313      	orrs	r3, r2
 8002888:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800288a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800288e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002890:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002894:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002896:	4c0d      	ldr	r4, [pc, #52]	; (80028cc <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002898:	0852      	lsrs	r2, r2, #1
 800289a:	3a01      	subs	r2, #1
 800289c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80028a0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80028a2:	2301      	movs	r3, #1
 80028a4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80028a6:	f7fe fe41 	bl	800152c <HAL_GetTick>
 80028aa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ac:	6823      	ldr	r3, [r4, #0]
 80028ae:	019a      	lsls	r2, r3, #6
 80028b0:	f53f aebc 	bmi.w	800262c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028b4:	f7fe fe3a 	bl	800152c <HAL_GetTick>
 80028b8:	1b40      	subs	r0, r0, r5
 80028ba:	2802      	cmp	r0, #2
 80028bc:	d9f6      	bls.n	80028ac <HAL_RCC_OscConfig+0x2b4>
 80028be:	e6e2      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c0:	f7fe fe34 	bl	800152c <HAL_GetTick>
 80028c4:	1bc0      	subs	r0, r0, r7
 80028c6:	2802      	cmp	r0, #2
 80028c8:	d9d8      	bls.n	800287c <HAL_RCC_OscConfig+0x284>
 80028ca:	e6dc      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
 80028cc:	40023800 	.word	0x40023800
 80028d0:	42470000 	.word	0x42470000
 80028d4:	42470e80 	.word	0x42470e80
 80028d8:	40007000 	.word	0x40007000
 80028dc:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 80028e0:	f7fe fe24 	bl	800152c <HAL_GetTick>
 80028e4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028e6:	682b      	ldr	r3, [r5, #0]
 80028e8:	019b      	lsls	r3, r3, #6
 80028ea:	f57f ae9f 	bpl.w	800262c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028ee:	f7fe fe1d 	bl	800152c <HAL_GetTick>
 80028f2:	1b00      	subs	r0, r0, r4
 80028f4:	2802      	cmp	r0, #2
 80028f6:	d9f6      	bls.n	80028e6 <HAL_RCC_OscConfig+0x2ee>
 80028f8:	e6c5      	b.n	8002686 <HAL_RCC_OscConfig+0x8e>
 80028fa:	bf00      	nop

080028fc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028fc:	4913      	ldr	r1, [pc, #76]	; (800294c <HAL_RCC_GetSysClockFreq+0x50>)
{
 80028fe:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002900:	688b      	ldr	r3, [r1, #8]
 8002902:	f003 030c 	and.w	r3, r3, #12
 8002906:	2b04      	cmp	r3, #4
 8002908:	d003      	beq.n	8002912 <HAL_RCC_GetSysClockFreq+0x16>
 800290a:	2b08      	cmp	r3, #8
 800290c:	d003      	beq.n	8002916 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800290e:	4810      	ldr	r0, [pc, #64]	; (8002950 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002910:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8002912:	4810      	ldr	r0, [pc, #64]	; (8002954 <HAL_RCC_GetSysClockFreq+0x58>)
 8002914:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002916:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002918:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800291a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800291c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002920:	bf14      	ite	ne
 8002922:	480c      	ldrne	r0, [pc, #48]	; (8002954 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002924:	480a      	ldreq	r0, [pc, #40]	; (8002950 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002926:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800292a:	bf18      	it	ne
 800292c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800292e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002932:	fba1 0100 	umull	r0, r1, r1, r0
 8002936:	f7fd fc65 	bl	8000204 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800293a:	4b04      	ldr	r3, [pc, #16]	; (800294c <HAL_RCC_GetSysClockFreq+0x50>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002942:	3301      	adds	r3, #1
 8002944:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002946:	fbb0 f0f3 	udiv	r0, r0, r3
 800294a:	bd08      	pop	{r3, pc}
 800294c:	40023800 	.word	0x40023800
 8002950:	00f42400 	.word	0x00f42400
 8002954:	017d7840 	.word	0x017d7840

08002958 <HAL_RCC_ClockConfig>:
{
 8002958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800295c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800295e:	4604      	mov	r4, r0
 8002960:	b910      	cbnz	r0, 8002968 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002962:	2001      	movs	r0, #1
 8002964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002968:	4b44      	ldr	r3, [pc, #272]	; (8002a7c <HAL_RCC_ClockConfig+0x124>)
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	f002 020f 	and.w	r2, r2, #15
 8002970:	428a      	cmp	r2, r1
 8002972:	d328      	bcc.n	80029c6 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002974:	6821      	ldr	r1, [r4, #0]
 8002976:	078f      	lsls	r7, r1, #30
 8002978:	d42d      	bmi.n	80029d6 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297a:	07c8      	lsls	r0, r1, #31
 800297c:	d440      	bmi.n	8002a00 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800297e:	4b3f      	ldr	r3, [pc, #252]	; (8002a7c <HAL_RCC_ClockConfig+0x124>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	f002 020f 	and.w	r2, r2, #15
 8002986:	4295      	cmp	r5, r2
 8002988:	d366      	bcc.n	8002a58 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800298a:	6822      	ldr	r2, [r4, #0]
 800298c:	0751      	lsls	r1, r2, #29
 800298e:	d46c      	bmi.n	8002a6a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002990:	0713      	lsls	r3, r2, #28
 8002992:	d507      	bpl.n	80029a4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002994:	4a3a      	ldr	r2, [pc, #232]	; (8002a80 <HAL_RCC_ClockConfig+0x128>)
 8002996:	6921      	ldr	r1, [r4, #16]
 8002998:	6893      	ldr	r3, [r2, #8]
 800299a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800299e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80029a2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029a4:	f7ff ffaa 	bl	80028fc <HAL_RCC_GetSysClockFreq>
 80029a8:	4b35      	ldr	r3, [pc, #212]	; (8002a80 <HAL_RCC_ClockConfig+0x128>)
 80029aa:	4a36      	ldr	r2, [pc, #216]	; (8002a84 <HAL_RCC_ClockConfig+0x12c>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80029b2:	5cd3      	ldrb	r3, [r2, r3]
 80029b4:	40d8      	lsrs	r0, r3
 80029b6:	4b34      	ldr	r3, [pc, #208]	; (8002a88 <HAL_RCC_ClockConfig+0x130>)
 80029b8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80029ba:	2000      	movs	r0, #0
 80029bc:	f002 fe3e 	bl	800563c <HAL_InitTick>
  return HAL_OK;
 80029c0:	2000      	movs	r0, #0
 80029c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c6:	b2ca      	uxtb	r2, r1
 80029c8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 030f 	and.w	r3, r3, #15
 80029d0:	4299      	cmp	r1, r3
 80029d2:	d1c6      	bne.n	8002962 <HAL_RCC_ClockConfig+0xa>
 80029d4:	e7ce      	b.n	8002974 <HAL_RCC_ClockConfig+0x1c>
 80029d6:	4b2a      	ldr	r3, [pc, #168]	; (8002a80 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029dc:	bf1e      	ittt	ne
 80029de:	689a      	ldrne	r2, [r3, #8]
 80029e0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80029e4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029e6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029e8:	bf42      	ittt	mi
 80029ea:	689a      	ldrmi	r2, [r3, #8]
 80029ec:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80029f0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	68a0      	ldr	r0, [r4, #8]
 80029f6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80029fa:	4302      	orrs	r2, r0
 80029fc:	609a      	str	r2, [r3, #8]
 80029fe:	e7bc      	b.n	800297a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a00:	6862      	ldr	r2, [r4, #4]
 8002a02:	4b1f      	ldr	r3, [pc, #124]	; (8002a80 <HAL_RCC_ClockConfig+0x128>)
 8002a04:	2a01      	cmp	r2, #1
 8002a06:	d11d      	bne.n	8002a44 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a0e:	d0a8      	beq.n	8002962 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a10:	4e1b      	ldr	r6, [pc, #108]	; (8002a80 <HAL_RCC_ClockConfig+0x128>)
 8002a12:	68b3      	ldr	r3, [r6, #8]
 8002a14:	f023 0303 	bic.w	r3, r3, #3
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002a1c:	f7fe fd86 	bl	800152c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a20:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002a24:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a26:	68b3      	ldr	r3, [r6, #8]
 8002a28:	6862      	ldr	r2, [r4, #4]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002a32:	d0a4      	beq.n	800297e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a34:	f7fe fd7a 	bl	800152c <HAL_GetTick>
 8002a38:	1bc0      	subs	r0, r0, r7
 8002a3a:	4540      	cmp	r0, r8
 8002a3c:	d9f3      	bls.n	8002a26 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002a3e:	2003      	movs	r0, #3
}
 8002a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a44:	1e91      	subs	r1, r2, #2
 8002a46:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a48:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a4a:	d802      	bhi.n	8002a52 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a4c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a50:	e7dd      	b.n	8002a0e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a52:	f013 0f02 	tst.w	r3, #2
 8002a56:	e7da      	b.n	8002a0e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a58:	b2ea      	uxtb	r2, r5
 8002a5a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 030f 	and.w	r3, r3, #15
 8002a62:	429d      	cmp	r5, r3
 8002a64:	f47f af7d 	bne.w	8002962 <HAL_RCC_ClockConfig+0xa>
 8002a68:	e78f      	b.n	800298a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a6a:	4905      	ldr	r1, [pc, #20]	; (8002a80 <HAL_RCC_ClockConfig+0x128>)
 8002a6c:	68e0      	ldr	r0, [r4, #12]
 8002a6e:	688b      	ldr	r3, [r1, #8]
 8002a70:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002a74:	4303      	orrs	r3, r0
 8002a76:	608b      	str	r3, [r1, #8]
 8002a78:	e78a      	b.n	8002990 <HAL_RCC_ClockConfig+0x38>
 8002a7a:	bf00      	nop
 8002a7c:	40023c00 	.word	0x40023c00
 8002a80:	40023800 	.word	0x40023800
 8002a84:	0800640e 	.word	0x0800640e
 8002a88:	2000008c 	.word	0x2000008c

08002a8c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002a8c:	4b01      	ldr	r3, [pc, #4]	; (8002a94 <HAL_RCC_GetHCLKFreq+0x8>)
 8002a8e:	6818      	ldr	r0, [r3, #0]
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop
 8002a94:	2000008c 	.word	0x2000008c

08002a98 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a98:	4b04      	ldr	r3, [pc, #16]	; (8002aac <HAL_RCC_GetPCLK1Freq+0x14>)
 8002a9a:	4a05      	ldr	r2, [pc, #20]	; (8002ab0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002aa2:	5cd3      	ldrb	r3, [r2, r3]
 8002aa4:	4a03      	ldr	r2, [pc, #12]	; (8002ab4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002aa6:	6810      	ldr	r0, [r2, #0]
}
 8002aa8:	40d8      	lsrs	r0, r3
 8002aaa:	4770      	bx	lr
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	0800641e 	.word	0x0800641e
 8002ab4:	2000008c 	.word	0x2000008c

08002ab8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ab8:	4b04      	ldr	r3, [pc, #16]	; (8002acc <HAL_RCC_GetPCLK2Freq+0x14>)
 8002aba:	4a05      	ldr	r2, [pc, #20]	; (8002ad0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002ac2:	5cd3      	ldrb	r3, [r2, r3]
 8002ac4:	4a03      	ldr	r2, [pc, #12]	; (8002ad4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002ac6:	6810      	ldr	r0, [r2, #0]
}
 8002ac8:	40d8      	lsrs	r0, r3
 8002aca:	4770      	bx	lr
 8002acc:	40023800 	.word	0x40023800
 8002ad0:	0800641e 	.word	0x0800641e
 8002ad4:	2000008c 	.word	0x2000008c

08002ad8 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002ad8:	230f      	movs	r3, #15
 8002ada:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002adc:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <HAL_RCC_GetClockConfig+0x34>)
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	f002 0203 	and.w	r2, r2, #3
 8002ae4:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ae6:	689a      	ldr	r2, [r3, #8]
 8002ae8:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002aec:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8002af4:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	08db      	lsrs	r3, r3, #3
 8002afa:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002afe:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b00:	4b03      	ldr	r3, [pc, #12]	; (8002b10 <HAL_RCC_GetClockConfig+0x38>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 030f 	and.w	r3, r3, #15
 8002b08:	600b      	str	r3, [r1, #0]
 8002b0a:	4770      	bx	lr
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	40023c00 	.word	0x40023c00

08002b14 <HAL_RCCEx_PeriphCLKConfig>:

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002b14:	6803      	ldr	r3, [r0, #0]
{
 8002b16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002b18:	079a      	lsls	r2, r3, #30
{
 8002b1a:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002b1c:	f040 8088 	bne.w	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x11c>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002b20:	6823      	ldr	r3, [r4, #0]
 8002b22:	f013 0f0c 	tst.w	r3, #12
 8002b26:	d044      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002b28:	4d80      	ldr	r5, [pc, #512]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x218>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b2a:	4e81      	ldr	r6, [pc, #516]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLSAI_DISABLE();
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002b30:	f7fe fcfc 	bl	800152c <HAL_GetTick>
 8002b34:	4607      	mov	r7, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b36:	6833      	ldr	r3, [r6, #0]
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	f100 80bd 	bmi.w	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8002b3e:	6821      	ldr	r1, [r4, #0]
 8002b40:	074f      	lsls	r7, r1, #29
 8002b42:	d515      	bpl.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b44:	6963      	ldr	r3, [r4, #20]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b46:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b4a:	6920      	ldr	r0, [r4, #16]
 8002b4c:	061b      	lsls	r3, r3, #24
 8002b4e:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8002b52:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002b56:	4313      	orrs	r3, r2
 8002b58:	f8c6 3088 	str.w	r3, [r6, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002b5c:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 8002b60:	6a22      	ldr	r2, [r4, #32]
 8002b62:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002b66:	3a01      	subs	r2, #1
 8002b68:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002b6c:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002b70:	070e      	lsls	r6, r1, #28
 8002b72:	d514      	bpl.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002b74:	4a6e      	ldr	r2, [pc, #440]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8002b76:	69a3      	ldr	r3, [r4, #24]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002b78:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8002b7c:	6920      	ldr	r0, [r4, #16]
 8002b7e:	071b      	lsls	r3, r3, #28
 8002b80:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8002b84:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002b88:	430b      	orrs	r3, r1
 8002b8a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002b8e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002b92:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002b94:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002b98:	430b      	orrs	r3, r1
 8002b9a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	602b      	str	r3, [r5, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002ba2:	f7fe fcc3 	bl	800152c <HAL_GetTick>
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002ba6:	4d62      	ldr	r5, [pc, #392]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 8002ba8:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002baa:	682b      	ldr	r3, [r5, #0]
 8002bac:	0098      	lsls	r0, r3, #2
 8002bae:	f140 808a 	bpl.w	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002bb2:	6823      	ldr	r3, [r4, #0]
 8002bb4:	069a      	lsls	r2, r3, #26
 8002bb6:	d531      	bpl.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bb8:	2300      	movs	r3, #0
 8002bba:	9301      	str	r3, [sp, #4]
 8002bbc:	4b5c      	ldr	r3, [pc, #368]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002bbe:	4d5d      	ldr	r5, [pc, #372]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x220>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bc2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002bc6:	641a      	str	r2, [r3, #64]	; 0x40
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bce:	9301      	str	r3, [sp, #4]
 8002bd0:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8002bd2:	682b      	ldr	r3, [r5, #0]
 8002bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd8:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002bda:	f7fe fca7 	bl	800152c <HAL_GetTick>
 8002bde:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002be0:	682b      	ldr	r3, [r5, #0]
 8002be2:	05d9      	lsls	r1, r3, #23
 8002be4:	d576      	bpl.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002be6:	4d52      	ldr	r5, [pc, #328]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002be8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bea:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002bee:	d177      	bne.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bf0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002bf2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002bf6:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002bfa:	4a4d      	ldr	r2, [pc, #308]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002bfc:	f040 8091 	bne.w	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8002c00:	6891      	ldr	r1, [r2, #8]
 8002c02:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8002c06:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8002c0a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8002c0e:	4301      	orrs	r1, r0
 8002c10:	6091      	str	r1, [r2, #8]
 8002c12:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8002c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c18:	430b      	orrs	r3, r1
 8002c1a:	6713      	str	r3, [r2, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002c1c:	6820      	ldr	r0, [r4, #0]
 8002c1e:	f010 0010 	ands.w	r0, r0, #16
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002c22:	bf1f      	itttt	ne
 8002c24:	4b44      	ldrne	r3, [pc, #272]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002c26:	f894 202c 	ldrbne.w	r2, [r4, #44]	; 0x2c
 8002c2a:	601a      	strne	r2, [r3, #0]
  }
  return HAL_OK;
 8002c2c:	2000      	movne	r0, #0
 8002c2e:	e041      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    __HAL_RCC_PLLI2S_DISABLE();
 8002c30:	4d42      	ldr	r5, [pc, #264]	; (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x228>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c32:	4e3f      	ldr	r6, [pc, #252]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    __HAL_RCC_PLLI2S_DISABLE();
 8002c34:	2300      	movs	r3, #0
 8002c36:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002c38:	f7fe fc78 	bl	800152c <HAL_GetTick>
 8002c3c:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c3e:	6833      	ldr	r3, [r6, #0]
 8002c40:	011b      	lsls	r3, r3, #4
 8002c42:	d431      	bmi.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002c44:	6822      	ldr	r2, [r4, #0]
 8002c46:	07d7      	lsls	r7, r2, #31
 8002c48:	d506      	bpl.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002c4a:	68a3      	ldr	r3, [r4, #8]
 8002c4c:	6861      	ldr	r1, [r4, #4]
 8002c4e:	071b      	lsls	r3, r3, #28
 8002c50:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002c54:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8002c58:	0790      	lsls	r0, r2, #30
 8002c5a:	d515      	bpl.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x174>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c5c:	4a34      	ldr	r2, [pc, #208]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8002c5e:	68e3      	ldr	r3, [r4, #12]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c60:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8002c64:	6860      	ldr	r0, [r4, #4]
 8002c66:	061b      	lsls	r3, r3, #24
 8002c68:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002c6c:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8002c70:	430b      	orrs	r3, r1
 8002c72:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c76:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8002c7a:	69e3      	ldr	r3, [r4, #28]
 8002c7c:	f021 011f 	bic.w	r1, r1, #31
 8002c80:	3b01      	subs	r3, #1
 8002c82:	430b      	orrs	r3, r1
 8002c84:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLI2S_ENABLE();
 8002c88:	2301      	movs	r3, #1
 8002c8a:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002c8c:	f7fe fc4e 	bl	800152c <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c90:	4d27      	ldr	r5, [pc, #156]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
    tickstart = HAL_GetTick();
 8002c92:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c94:	682b      	ldr	r3, [r5, #0]
 8002c96:	0119      	lsls	r1, r3, #4
 8002c98:	f53f af42 	bmi.w	8002b20 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002c9c:	f7fe fc46 	bl	800152c <HAL_GetTick>
 8002ca0:	1b80      	subs	r0, r0, r6
 8002ca2:	2802      	cmp	r0, #2
 8002ca4:	d9f6      	bls.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8002ca6:	e004      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002ca8:	f7fe fc40 	bl	800152c <HAL_GetTick>
 8002cac:	1bc0      	subs	r0, r0, r7
 8002cae:	2802      	cmp	r0, #2
 8002cb0:	d9c5      	bls.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        return HAL_TIMEOUT;
 8002cb2:	2003      	movs	r0, #3
}
 8002cb4:	b003      	add	sp, #12
 8002cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002cb8:	f7fe fc38 	bl	800152c <HAL_GetTick>
 8002cbc:	1bc0      	subs	r0, r0, r7
 8002cbe:	2802      	cmp	r0, #2
 8002cc0:	f67f af39 	bls.w	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x22>
 8002cc4:	e7f5      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002cc6:	f7fe fc31 	bl	800152c <HAL_GetTick>
 8002cca:	1b80      	subs	r0, r0, r6
 8002ccc:	2802      	cmp	r0, #2
 8002cce:	f67f af6c 	bls.w	8002baa <HAL_RCCEx_PeriphCLKConfig+0x96>
 8002cd2:	e7ee      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002cd4:	f7fe fc2a 	bl	800152c <HAL_GetTick>
 8002cd8:	1b80      	subs	r0, r0, r6
 8002cda:	2802      	cmp	r0, #2
 8002cdc:	d980      	bls.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002cde:	e7e8      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ce0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002ce2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d082      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cea:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8002cec:	4a14      	ldr	r2, [pc, #80]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002cee:	2101      	movs	r1, #1
 8002cf0:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8002cfa:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002cfc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002cfe:	07da      	lsls	r2, r3, #31
 8002d00:	f57f af76 	bpl.w	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        tickstart = HAL_GetTick();
 8002d04:	f7fe fc12 	bl	800152c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d08:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002d0c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d0e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002d10:	079b      	lsls	r3, r3, #30
 8002d12:	f53f af6d 	bmi.w	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d16:	f7fe fc09 	bl	800152c <HAL_GetTick>
 8002d1a:	1b80      	subs	r0, r0, r6
 8002d1c:	42b8      	cmp	r0, r7
 8002d1e:	d9f6      	bls.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002d20:	e7c7      	b.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d22:	6891      	ldr	r1, [r2, #8]
 8002d24:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8002d28:	e772      	b.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 8002d2a:	bf00      	nop
 8002d2c:	42470070 	.word	0x42470070
 8002d30:	40023800 	.word	0x40023800
 8002d34:	40007000 	.word	0x40007000
 8002d38:	424711e0 	.word	0x424711e0
 8002d3c:	42470068 	.word	0x42470068
 8002d40:	42470e40 	.word	0x42470e40

08002d44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d44:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002d46:	4604      	mov	r4, r0
 8002d48:	2800      	cmp	r0, #0
 8002d4a:	d036      	beq.n	8002dba <HAL_SPI_Init+0x76>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002d50:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002d54:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d58:	b91b      	cbnz	r3, 8002d62 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d5a:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d5e:	f002 fbe9 	bl	8005534 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d62:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002d64:	68a0      	ldr	r0, [r4, #8]
 8002d66:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002d68:	2302      	movs	r3, #2
 8002d6a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002d6e:	680b      	ldr	r3, [r1, #0]
 8002d70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d74:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002d76:	6863      	ldr	r3, [r4, #4]
 8002d78:	4303      	orrs	r3, r0
 8002d7a:	68e0      	ldr	r0, [r4, #12]
 8002d7c:	4303      	orrs	r3, r0
 8002d7e:	6920      	ldr	r0, [r4, #16]
 8002d80:	4303      	orrs	r3, r0
 8002d82:	6960      	ldr	r0, [r4, #20]
 8002d84:	4303      	orrs	r3, r0
 8002d86:	69e0      	ldr	r0, [r4, #28]
 8002d88:	4303      	orrs	r3, r0
 8002d8a:	6a20      	ldr	r0, [r4, #32]
 8002d8c:	4303      	orrs	r3, r0
 8002d8e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002d90:	4303      	orrs	r3, r0
 8002d92:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002d96:	4303      	orrs	r3, r0
 8002d98:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002d9a:	0c12      	lsrs	r2, r2, #16
 8002d9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d9e:	f002 0204 	and.w	r2, r2, #4
 8002da2:	431a      	orrs	r2, r3
 8002da4:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002da6:	69cb      	ldr	r3, [r1, #28]
 8002da8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002dac:	61cb      	str	r3, [r1, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002dae:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002db0:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002db2:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002db4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8002db8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002dba:	2001      	movs	r0, #1
}
 8002dbc:	bd10      	pop	{r4, pc}

08002dbe <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dbe:	6803      	ldr	r3, [r0, #0]
 8002dc0:	68da      	ldr	r2, [r3, #12]
 8002dc2:	f042 0201 	orr.w	r2, r2, #1
 8002dc6:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	f042 0201 	orr.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_TIM_OC_DelayElapsedCallback>:
 8002dd4:	4770      	bx	lr

08002dd6 <HAL_TIM_IC_CaptureCallback>:
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002dd8:	4770      	bx	lr

08002dda <HAL_TIM_TriggerCallback>:
 8002dda:	4770      	bx	lr

08002ddc <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ddc:	6803      	ldr	r3, [r0, #0]
 8002dde:	691a      	ldr	r2, [r3, #16]
 8002de0:	0791      	lsls	r1, r2, #30
{
 8002de2:	b510      	push	{r4, lr}
 8002de4:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002de6:	d50e      	bpl.n	8002e06 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	0792      	lsls	r2, r2, #30
 8002dec:	d50b      	bpl.n	8002e06 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002dee:	f06f 0202 	mvn.w	r2, #2
 8002df2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002df4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002df6:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002df8:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002dfa:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002dfc:	d077      	beq.n	8002eee <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002dfe:	f7ff ffea 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e02:	2300      	movs	r3, #0
 8002e04:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e06:	6823      	ldr	r3, [r4, #0]
 8002e08:	691a      	ldr	r2, [r3, #16]
 8002e0a:	0750      	lsls	r0, r2, #29
 8002e0c:	d510      	bpl.n	8002e30 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002e0e:	68da      	ldr	r2, [r3, #12]
 8002e10:	0751      	lsls	r1, r2, #29
 8002e12:	d50d      	bpl.n	8002e30 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e14:	f06f 0204 	mvn.w	r2, #4
 8002e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e1a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e1c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e1e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e22:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002e24:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e26:	d068      	beq.n	8002efa <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002e28:	f7ff ffd5 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e30:	6823      	ldr	r3, [r4, #0]
 8002e32:	691a      	ldr	r2, [r3, #16]
 8002e34:	0712      	lsls	r2, r2, #28
 8002e36:	d50f      	bpl.n	8002e58 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002e38:	68da      	ldr	r2, [r3, #12]
 8002e3a:	0710      	lsls	r0, r2, #28
 8002e3c:	d50c      	bpl.n	8002e58 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002e3e:	f06f 0208 	mvn.w	r2, #8
 8002e42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e44:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e46:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e48:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e4a:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002e4c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e4e:	d05a      	beq.n	8002f06 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002e50:	f7ff ffc1 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e54:	2300      	movs	r3, #0
 8002e56:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e58:	6823      	ldr	r3, [r4, #0]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	06d2      	lsls	r2, r2, #27
 8002e5e:	d510      	bpl.n	8002e82 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002e60:	68da      	ldr	r2, [r3, #12]
 8002e62:	06d0      	lsls	r0, r2, #27
 8002e64:	d50d      	bpl.n	8002e82 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e66:	f06f 0210 	mvn.w	r2, #16
 8002e6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e6c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e6e:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e70:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e74:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002e76:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e78:	d04b      	beq.n	8002f12 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002e7a:	f7ff ffac 	bl	8002dd6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	691a      	ldr	r2, [r3, #16]
 8002e86:	07d1      	lsls	r1, r2, #31
 8002e88:	d508      	bpl.n	8002e9c <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002e8a:	68da      	ldr	r2, [r3, #12]
 8002e8c:	07d2      	lsls	r2, r2, #31
 8002e8e:	d505      	bpl.n	8002e9c <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e90:	f06f 0201 	mvn.w	r2, #1
 8002e94:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e96:	4620      	mov	r0, r4
 8002e98:	f002 fac6 	bl	8005428 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e9c:	6823      	ldr	r3, [r4, #0]
 8002e9e:	691a      	ldr	r2, [r3, #16]
 8002ea0:	0610      	lsls	r0, r2, #24
 8002ea2:	d508      	bpl.n	8002eb6 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	0611      	lsls	r1, r2, #24
 8002ea8:	d505      	bpl.n	8002eb6 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002eaa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002eae:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002eb0:	4620      	mov	r0, r4
 8002eb2:	f000 f8d6 	bl	8003062 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002eb6:	6823      	ldr	r3, [r4, #0]
 8002eb8:	691a      	ldr	r2, [r3, #16]
 8002eba:	0652      	lsls	r2, r2, #25
 8002ebc:	d508      	bpl.n	8002ed0 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002ebe:	68da      	ldr	r2, [r3, #12]
 8002ec0:	0650      	lsls	r0, r2, #25
 8002ec2:	d505      	bpl.n	8002ed0 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ec4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ec8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002eca:	4620      	mov	r0, r4
 8002ecc:	f7ff ff85 	bl	8002dda <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ed0:	6823      	ldr	r3, [r4, #0]
 8002ed2:	691a      	ldr	r2, [r3, #16]
 8002ed4:	0691      	lsls	r1, r2, #26
 8002ed6:	d522      	bpl.n	8002f1e <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	0692      	lsls	r2, r2, #26
 8002edc:	d51f      	bpl.n	8002f1e <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ede:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002ee2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ee4:	611a      	str	r2, [r3, #16]
    }
  }
}
 8002ee6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002eea:	f000 b8b9 	b.w	8003060 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eee:	f7ff ff71 	bl	8002dd4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ef2:	4620      	mov	r0, r4
 8002ef4:	f7ff ff70 	bl	8002dd8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ef8:	e783      	b.n	8002e02 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efa:	f7ff ff6b 	bl	8002dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002efe:	4620      	mov	r0, r4
 8002f00:	f7ff ff6a 	bl	8002dd8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002f04:	e792      	b.n	8002e2c <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f06:	f7ff ff65 	bl	8002dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002f0a:	4620      	mov	r0, r4
 8002f0c:	f7ff ff64 	bl	8002dd8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002f10:	e7a0      	b.n	8002e54 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f12:	f7ff ff5f 	bl	8002dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f16:	4620      	mov	r0, r4
 8002f18:	f7ff ff5e 	bl	8002dd8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002f1c:	e7af      	b.n	8002e7e <HAL_TIM_IRQHandler+0xa2>
 8002f1e:	bd10      	pop	{r4, pc}

08002f20 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002f20:	4a2e      	ldr	r2, [pc, #184]	; (8002fdc <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8002f22:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002f24:	4290      	cmp	r0, r2
 8002f26:	d012      	beq.n	8002f4e <TIM_Base_SetConfig+0x2e>
 8002f28:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002f2c:	d00f      	beq.n	8002f4e <TIM_Base_SetConfig+0x2e>
 8002f2e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002f32:	4290      	cmp	r0, r2
 8002f34:	d00b      	beq.n	8002f4e <TIM_Base_SetConfig+0x2e>
 8002f36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f3a:	4290      	cmp	r0, r2
 8002f3c:	d007      	beq.n	8002f4e <TIM_Base_SetConfig+0x2e>
 8002f3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f42:	4290      	cmp	r0, r2
 8002f44:	d003      	beq.n	8002f4e <TIM_Base_SetConfig+0x2e>
 8002f46:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002f4a:	4290      	cmp	r0, r2
 8002f4c:	d11d      	bne.n	8002f8a <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002f4e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002f54:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002f56:	4a21      	ldr	r2, [pc, #132]	; (8002fdc <TIM_Base_SetConfig+0xbc>)
 8002f58:	4290      	cmp	r0, r2
 8002f5a:	d104      	bne.n	8002f66 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f5c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f62:	4313      	orrs	r3, r2
 8002f64:	e028      	b.n	8002fb8 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002f66:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002f6a:	d0f7      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002f6c:	4a1c      	ldr	r2, [pc, #112]	; (8002fe0 <TIM_Base_SetConfig+0xc0>)
 8002f6e:	4290      	cmp	r0, r2
 8002f70:	d0f4      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002f72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f76:	4290      	cmp	r0, r2
 8002f78:	d0f0      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002f7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f7e:	4290      	cmp	r0, r2
 8002f80:	d0ec      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002f82:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002f86:	4290      	cmp	r0, r2
 8002f88:	d0e8      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002f8a:	4a16      	ldr	r2, [pc, #88]	; (8002fe4 <TIM_Base_SetConfig+0xc4>)
 8002f8c:	4290      	cmp	r0, r2
 8002f8e:	d0e5      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002f90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f94:	4290      	cmp	r0, r2
 8002f96:	d0e1      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002f98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f9c:	4290      	cmp	r0, r2
 8002f9e:	d0dd      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002fa0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002fa4:	4290      	cmp	r0, r2
 8002fa6:	d0d9      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002fa8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fac:	4290      	cmp	r0, r2
 8002fae:	d0d5      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
 8002fb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fb4:	4290      	cmp	r0, r2
 8002fb6:	d0d1      	beq.n	8002f5c <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 8002fb8:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fba:	688b      	ldr	r3, [r1, #8]
 8002fbc:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002fbe:	680b      	ldr	r3, [r1, #0]
 8002fc0:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002fc2:	4b06      	ldr	r3, [pc, #24]	; (8002fdc <TIM_Base_SetConfig+0xbc>)
 8002fc4:	4298      	cmp	r0, r3
 8002fc6:	d006      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb6>
 8002fc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002fcc:	4298      	cmp	r0, r3
 8002fce:	d002      	beq.n	8002fd6 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	6143      	str	r3, [r0, #20]
}
 8002fd4:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8002fd6:	690b      	ldr	r3, [r1, #16]
 8002fd8:	6303      	str	r3, [r0, #48]	; 0x30
 8002fda:	e7f9      	b.n	8002fd0 <TIM_Base_SetConfig+0xb0>
 8002fdc:	40010000 	.word	0x40010000
 8002fe0:	40000400 	.word	0x40000400
 8002fe4:	40014000 	.word	0x40014000

08002fe8 <HAL_TIM_Base_Init>:
{ 
 8002fe8:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002fea:	4604      	mov	r4, r0
 8002fec:	b1a0      	cbz	r0, 8003018 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002fee:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002ff2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ff6:	b91b      	cbnz	r3, 8003000 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002ff8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8002ffc:	f002 fbd0 	bl	80057a0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003000:	2302      	movs	r3, #2
 8003002:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003006:	6820      	ldr	r0, [r4, #0]
 8003008:	1d21      	adds	r1, r4, #4
 800300a:	f7ff ff89 	bl	8002f20 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800300e:	2301      	movs	r3, #1
 8003010:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003014:	2000      	movs	r0, #0
 8003016:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003018:	2001      	movs	r0, #1
}
 800301a:	bd10      	pop	{r4, pc}

0800301c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800301c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003020:	2b01      	cmp	r3, #1
{
 8003022:	b510      	push	{r4, lr}
 8003024:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003028:	d018      	beq.n	800305c <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800302a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800302e:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003030:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003032:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003034:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003036:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800303a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	4322      	orrs	r2, r4
 8003040:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003042:	689a      	ldr	r2, [r3, #8]
 8003044:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003048:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	430a      	orrs	r2, r1
 800304e:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003050:	2301      	movs	r3, #1
 8003052:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003056:	2300      	movs	r3, #0
 8003058:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 800305c:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 800305e:	bd10      	pop	{r4, pc}

08003060 <HAL_TIMEx_CommutationCallback>:
 8003060:	4770      	bx	lr

08003062 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003062:	4770      	bx	lr

08003064 <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003064:	b084      	sub	sp, #16
 8003066:	b538      	push	{r3, r4, r5, lr}
 8003068:	ad05      	add	r5, sp, #20
 800306a:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800306e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003070:	2b01      	cmp	r3, #1
{
 8003072:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003074:	d126      	bne.n	80030c4 <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003076:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003078:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800307c:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800307e:	68c3      	ldr	r3, [r0, #12]
 8003080:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003084:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003088:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800308a:	68c3      	ldr	r3, [r0, #12]
 800308c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003090:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 8003092:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003094:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003096:	bf02      	ittt	eq
 8003098:	68c3      	ldreq	r3, [r0, #12]
 800309a:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 800309e:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 80030a0:	f000 fbde 	bl	8003860 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 80030a4:	9b08      	ldr	r3, [sp, #32]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d107      	bne.n	80030ba <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80030aa:	68a3      	ldr	r3, [r4, #8]
 80030ac:	f043 0306 	orr.w	r3, r3, #6
 80030b0:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80030b2:	68a3      	ldr	r3, [r4, #8]
 80030b4:	f043 0320 	orr.w	r3, r3, #32
 80030b8:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 80030ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030be:	2000      	movs	r0, #0
 80030c0:	b004      	add	sp, #16
 80030c2:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80030c4:	68c3      	ldr	r3, [r0, #12]
 80030c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030ca:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 80030cc:	f000 fbc8 	bl	8003860 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80030d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030d4:	63a3      	str	r3, [r4, #56]	; 0x38
 80030d6:	e7e5      	b.n	80030a4 <USB_CoreInit+0x40>

080030d8 <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80030d8:	6883      	ldr	r3, [r0, #8]
 80030da:	f043 0301 	orr.w	r3, r3, #1
 80030de:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 80030e0:	2000      	movs	r0, #0
 80030e2:	4770      	bx	lr

080030e4 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80030e4:	6883      	ldr	r3, [r0, #8]
 80030e6:	f023 0301 	bic.w	r3, r3, #1
 80030ea:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 80030ec:	2000      	movs	r0, #0
 80030ee:	4770      	bx	lr

080030f0 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 80030f0:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 80030f2:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 80030f4:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 80030f6:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80030fa:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 80030fc:	d108      	bne.n	8003110 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 80030fe:	68c3      	ldr	r3, [r0, #12]
 8003100:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003104:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 8003106:	2032      	movs	r0, #50	; 0x32
 8003108:	f7fe fa16 	bl	8001538 <HAL_Delay>
  
  return HAL_OK;
}
 800310c:	2000      	movs	r0, #0
 800310e:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8003110:	2900      	cmp	r1, #0
 8003112:	d1f8      	bne.n	8003106 <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8003114:	68c3      	ldr	r3, [r0, #12]
 8003116:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800311a:	60c3      	str	r3, [r0, #12]
 800311c:	e7f3      	b.n	8003106 <USB_SetCurrentMode+0x16>
	...

08003120 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003120:	b084      	sub	sp, #16
 8003122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003126:	4604      	mov	r4, r0
 8003128:	a807      	add	r0, sp, #28
 800312a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800312e:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8003130:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003132:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003134:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 8003136:	b9a6      	cbnz	r6, 8003162 <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003138:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800313c:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800313e:	2300      	movs	r3, #0
 8003140:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003144:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8003148:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 800314c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800314e:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003150:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8003154:	d15e      	bne.n	8003214 <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8003156:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003158:	b939      	cbnz	r1, 800316a <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 800315a:	4620      	mov	r0, r4
 800315c:	f000 f89e 	bl	800329c <USB_SetDevSpeed>
 8003160:	e007      	b.n	8003172 <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003162:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003166:	63a3      	str	r3, [r4, #56]	; 0x38
 8003168:	e7e9      	b.n	800313e <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 800316a:	4619      	mov	r1, r3
 800316c:	4620      	mov	r0, r4
 800316e:	f000 f895 	bl	800329c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 8003172:	2110      	movs	r1, #16
 8003174:	4620      	mov	r0, r4
 8003176:	f000 f86f 	bl	8003258 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800317a:	4620      	mov	r0, r4
 800317c:	f000 f87e 	bl	800327c <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003180:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003182:	f04f 32ff 	mov.w	r2, #4294967295
  USBx_DEVICE->DIEPMSK = 0U;
 8003186:	612b      	str	r3, [r5, #16]
 8003188:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 800318a:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 800318c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003190:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8003192:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 8003196:	61eb      	str	r3, [r5, #28]
 8003198:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800319c:	4543      	cmp	r3, r8
 800319e:	d13b      	bne.n	8003218 <USB_DevInit+0xf8>
 80031a0:	2100      	movs	r1, #0
 80031a2:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 80031a6:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80031a8:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 80031ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80031b0:	428b      	cmp	r3, r1
 80031b2:	d13e      	bne.n	8003232 <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80031b4:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 80031b6:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80031b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031bc:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 80031be:	d108      	bne.n	80031d2 <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 80031c0:	4b23      	ldr	r3, [pc, #140]	; (8003250 <USB_DevInit+0x130>)
 80031c2:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 80031c4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80031c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ca:	f043 0303 	orr.w	r3, r3, #3
 80031ce:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 80031d0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80031d6:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 80031da:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 80031dc:	b91f      	cbnz	r7, 80031e6 <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 80031de:	69a3      	ldr	r3, [r4, #24]
 80031e0:	f043 0310 	orr.w	r3, r3, #16
 80031e4:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 80031e6:	69a2      	ldr	r2, [r4, #24]
 80031e8:	4b1a      	ldr	r3, [pc, #104]	; (8003254 <USB_DevInit+0x134>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 80031ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80031f0:	b11b      	cbz	r3, 80031fa <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80031f2:	69a3      	ldr	r3, [r4, #24]
 80031f4:	f043 0308 	orr.w	r3, r3, #8
 80031f8:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 80031fa:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 80031fc:	bf01      	itttt	eq
 80031fe:	69a3      	ldreq	r3, [r4, #24]
 8003200:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8003204:	f043 0304 	orreq.w	r3, r3, #4
 8003208:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 800320a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800320e:	2000      	movs	r0, #0
 8003210:	b004      	add	sp, #16
 8003212:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8003214:	2103      	movs	r1, #3
 8003216:	e7a0      	b.n	800315a <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003218:	f8d2 c000 	ldr.w	ip, [r2]
 800321c:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8003220:	bfb4      	ite	lt
 8003222:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 8003224:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003226:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003228:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 800322a:	f8c2 e008 	str.w	lr, [r2, #8]
 800322e:	3220      	adds	r2, #32
 8003230:	e7b4      	b.n	800319c <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003232:	f8d2 8000 	ldr.w	r8, [r2]
 8003236:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800323a:	bfb4      	ite	lt
 800323c:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003240:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003242:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003244:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8003246:	f8c2 c008 	str.w	ip, [r2, #8]
 800324a:	3220      	adds	r2, #32
 800324c:	e7b0      	b.n	80031b0 <USB_DevInit+0x90>
 800324e:	bf00      	nop
 8003250:	00800100 	.word	0x00800100
 8003254:	803c3800 	.word	0x803c3800

08003258 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8003258:	0189      	lsls	r1, r1, #6
 800325a:	f041 0120 	orr.w	r1, r1, #32
 800325e:	4a06      	ldr	r2, [pc, #24]	; (8003278 <USB_FlushTxFifo+0x20>)
 8003260:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8003262:	3a01      	subs	r2, #1
 8003264:	d005      	beq.n	8003272 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003266:	6903      	ldr	r3, [r0, #16]
 8003268:	f013 0320 	ands.w	r3, r3, #32
 800326c:	d1f9      	bne.n	8003262 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 800326e:	4618      	mov	r0, r3
 8003270:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003272:	2003      	movs	r0, #3
}
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	00030d41 	.word	0x00030d41

0800327c <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800327c:	2310      	movs	r3, #16
 800327e:	4a06      	ldr	r2, [pc, #24]	; (8003298 <USB_FlushRxFifo+0x1c>)
 8003280:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8003282:	3a01      	subs	r2, #1
 8003284:	d005      	beq.n	8003292 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003286:	6903      	ldr	r3, [r0, #16]
 8003288:	f013 0310 	ands.w	r3, r3, #16
 800328c:	d1f9      	bne.n	8003282 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 800328e:	4618      	mov	r0, r3
 8003290:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003292:	2003      	movs	r0, #3
}
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	00030d41 	.word	0x00030d41

0800329c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 800329c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80032a0:	4319      	orrs	r1, r3
 80032a2:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 80032a6:	2000      	movs	r0, #0
 80032a8:	4770      	bx	lr

080032aa <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80032aa:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 80032ae:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 80032b2:	f010 0006 	ands.w	r0, r0, #6
 80032b6:	d012      	beq.n	80032de <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 80032b8:	6893      	ldr	r3, [r2, #8]
 80032ba:	f003 0306 	and.w	r3, r3, #6
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d00c      	beq.n	80032dc <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 80032c2:	6893      	ldr	r3, [r2, #8]
 80032c4:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 80032c8:	2b06      	cmp	r3, #6
 80032ca:	d007      	beq.n	80032dc <USB_GetDevSpeed+0x32>
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80032cc:	6893      	ldr	r3, [r2, #8]
 80032ce:	f003 0306 	and.w	r3, r3, #6
 80032d2:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 80032d4:	bf14      	ite	ne
 80032d6:	2000      	movne	r0, #0
 80032d8:	2002      	moveq	r0, #2
 80032da:	4770      	bx	lr
    speed = USB_OTG_SPEED_FULL;
 80032dc:	2003      	movs	r0, #3
  }
  
  return speed;
}
 80032de:	4770      	bx	lr

080032e0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80032e0:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 80032e2:	784b      	ldrb	r3, [r1, #1]
 80032e4:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 80032e6:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 80032ea:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d11b      	bne.n	800332a <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 80032f2:	40a3      	lsls	r3, r4
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80032f8:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 80032fc:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80032fe:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	0412      	lsls	r2, r2, #16
 8003306:	d40e      	bmi.n	8003326 <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8003308:	688a      	ldr	r2, [r1, #8]
 800330a:	78c8      	ldrb	r0, [r1, #3]
 800330c:	681d      	ldr	r5, [r3, #0]
 800330e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8003312:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003316:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800331a:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 800331e:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8003322:	4328      	orrs	r0, r5
 8003324:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 8003326:	2000      	movs	r0, #0
 8003328:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 800332a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800332e:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003330:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8003334:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003336:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 800333a:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800333c:	6803      	ldr	r3, [r0, #0]
 800333e:	041b      	lsls	r3, r3, #16
 8003340:	d4f1      	bmi.n	8003326 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8003342:	688b      	ldr	r3, [r1, #8]
 8003344:	78c9      	ldrb	r1, [r1, #3]
 8003346:	6802      	ldr	r2, [r0, #0]
 8003348:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800334c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003350:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003354:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8003358:	4313      	orrs	r3, r2
 800335a:	6003      	str	r3, [r0, #0]
 800335c:	e7e3      	b.n	8003326 <USB_ActivateEndpoint+0x46>

0800335e <USB_DeactivateEndpoint>:
 800335e:	f000 b801 	b.w	8003364 <USB_DeactivateDedicatedEndpoint>
	...

08003364 <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003364:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0U;
  
  /* Disable the IN endpoint */
  if (ep->is_in == 1U)
 8003366:	784b      	ldrb	r3, [r1, #1]
 8003368:	2b01      	cmp	r3, #1
{
 800336a:	460e      	mov	r6, r1
 800336c:	4605      	mov	r5, r0
 800336e:	7809      	ldrb	r1, [r1, #0]
 8003370:	f04f 0320 	mov.w	r3, #32
  if (ep->is_in == 1U)
 8003374:	d126      	bne.n	80033c4 <USB_DeactivateDedicatedEndpoint+0x60>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_USBAEP;  
 8003376:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 800337a:	fb13 2301 	smlabb	r3, r3, r1, r2
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003384:	601a      	str	r2, [r3, #0]
    
    /* sets the NAK bit for the IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003386:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800338a:	601a      	str	r2, [r3, #0]
    
    /* Disable IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
 800338c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003390:	601a      	str	r2, [r3, #0]
 8003392:	4a1f      	ldr	r2, [pc, #124]	; (8003410 <USB_DeactivateDedicatedEndpoint+0xac>)
    
    do
    {
      if (++count > 200000U)
 8003394:	3a01      	subs	r2, #1
 8003396:	d101      	bne.n	800339c <USB_DeactivateDedicatedEndpoint+0x38>
      {
        return HAL_TIMEOUT;
 8003398:	2003      	movs	r0, #3
 800339a:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /*Wait for  EPDISD endpoint disabled interrupt*/ 
    while ((USBx_INEP(ep->num)->DIEPINT & USB_OTG_DIEPCTL_EPDIS) == USB_OTG_DIEPCTL_EPDIS);
 800339c:	689c      	ldr	r4, [r3, #8]
 800339e:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 80033a2:	d1f7      	bne.n	8003394 <USB_DeactivateDedicatedEndpoint+0x30>
    
    
    /* Flush any data remaining in the TxFIFO */
    USB_FlushTxFifo(USBx , 0x10U);
 80033a4:	2110      	movs	r1, #16
 80033a6:	4628      	mov	r0, r5
 80033a8:	f7ff ff56 	bl	8003258 <USB_FlushTxFifo>
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 80033ac:	7831      	ldrb	r1, [r6, #0]
 80033ae:	f8d5 281c 	ldr.w	r2, [r5, #2076]	; 0x81c
 80033b2:	2301      	movs	r3, #1
 80033b4:	408b      	lsls	r3, r1
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	ea22 0303 	bic.w	r3, r2, r3
 80033bc:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
  }
  return HAL_OK;
 80033c0:	4620      	mov	r0, r4
 80033c2:	bd70      	pop	{r4, r5, r6, pc}
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;  
 80033c4:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 80033c8:	fb13 2301 	smlabb	r3, r3, r1, r2
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033d2:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80033d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033d8:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
 80033da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033de:	601a      	str	r2, [r3, #0]
 80033e0:	4a0b      	ldr	r2, [pc, #44]	; (8003410 <USB_DeactivateDedicatedEndpoint+0xac>)
      if (++count > 200000U)
 80033e2:	3a01      	subs	r2, #1
 80033e4:	d0d8      	beq.n	8003398 <USB_DeactivateDedicatedEndpoint+0x34>
    while ((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS);
 80033e6:	6898      	ldr	r0, [r3, #8]
 80033e8:	f010 0010 	ands.w	r0, r0, #16
 80033ec:	d1f9      	bne.n	80033e2 <USB_DeactivateDedicatedEndpoint+0x7e>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80033ee:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 80033f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033f6:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
 80033fa:	f8d5 381c 	ldr.w	r3, [r5, #2076]	; 0x81c
 80033fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003402:	408a      	lsls	r2, r1
 8003404:	ea23 0302 	bic.w	r3, r3, r2
 8003408:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c

}
 800340c:	bd70      	pop	{r4, r5, r6, pc}
 800340e:	bf00      	nop
 8003410:	00030d41 	.word	0x00030d41

08003414 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8003414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 8003416:	784b      	ldrb	r3, [r1, #1]
 8003418:	780c      	ldrb	r4, [r1, #0]
 800341a:	2b01      	cmp	r3, #1
 800341c:	694b      	ldr	r3, [r1, #20]
 800341e:	d177      	bne.n	8003510 <USB_EPStartXfer+0xfc>
 8003420:	2620      	movs	r6, #32
 8003422:	f500 6510 	add.w	r5, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8003426:	fb16 5404 	smlabb	r4, r6, r4, r5
 800342a:	6926      	ldr	r6, [r4, #16]
    if (ep->xfer_len == 0U)
 800342c:	2b00      	cmp	r3, #0
 800342e:	d138      	bne.n	80034a2 <USB_EPStartXfer+0x8e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8003430:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8003434:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8003438:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 800343a:	6926      	ldr	r6, [r4, #16]
 800343c:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 8003440:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8003442:	6926      	ldr	r6, [r4, #16]
 8003444:	0cf6      	lsrs	r6, r6, #19
 8003446:	04f6      	lsls	r6, r6, #19
 8003448:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 800344a:	2a01      	cmp	r2, #1
 800344c:	d150      	bne.n	80034f0 <USB_EPStartXfer+0xdc>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800344e:	780c      	ldrb	r4, [r1, #0]
 8003450:	690e      	ldr	r6, [r1, #16]
 8003452:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8003456:	6166      	str	r6, [r4, #20]
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8003458:	78ce      	ldrb	r6, [r1, #3]
 800345a:	2e01      	cmp	r6, #1
 800345c:	d10f      	bne.n	800347e <USB_EPStartXfer+0x6a>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 800345e:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8003462:	780f      	ldrb	r7, [r1, #0]
 8003464:	f414 7f80 	tst.w	r4, #256	; 0x100
 8003468:	f04f 0420 	mov.w	r4, #32
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800346c:	fb14 5407 	smlabb	r4, r4, r7, r5
 8003470:	6827      	ldr	r7, [r4, #0]
 8003472:	bf0c      	ite	eq
 8003474:	f047 5700 	orreq.w	r7, r7, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003478:	f047 5780 	orrne.w	r7, r7, #268435456	; 0x10000000
 800347c:	6027      	str	r7, [r4, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800347e:	780f      	ldrb	r7, [r1, #0]
 8003480:	eb05 1547 	add.w	r5, r5, r7, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 8003484:	2e01      	cmp	r6, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003486:	682c      	ldr	r4, [r5, #0]
 8003488:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800348c:	602c      	str	r4, [r5, #0]
    if (ep->type == EP_TYPE_ISOC)
 800348e:	d105      	bne.n	800349c <USB_EPStartXfer+0x88>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8003490:	9200      	str	r2, [sp, #0]
 8003492:	b29b      	uxth	r3, r3
 8003494:	463a      	mov	r2, r7
 8003496:	68c9      	ldr	r1, [r1, #12]
 8003498:	f000 f8ef 	bl	800367a <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 800349c:	2000      	movs	r0, #0
 800349e:	b003      	add	sp, #12
 80034a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80034a2:	0cf6      	lsrs	r6, r6, #19
 80034a4:	04f6      	lsls	r6, r6, #19
 80034a6:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80034a8:	6926      	ldr	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 80034aa:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80034ac:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 80034b0:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 80034b4:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 80034b6:	19de      	adds	r6, r3, r7
 80034b8:	3e01      	subs	r6, #1
 80034ba:	fbb6 f7f7 	udiv	r7, r6, r7
 80034be:	4e37      	ldr	r6, [pc, #220]	; (800359c <USB_EPStartXfer+0x188>)
 80034c0:	f8d4 e010 	ldr.w	lr, [r4, #16]
 80034c4:	ea06 46c7 	and.w	r6, r6, r7, lsl #19
 80034c8:	ea46 060e 	orr.w	r6, r6, lr
 80034cc:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 80034ce:	6927      	ldr	r7, [r4, #16]
 80034d0:	f3c3 0612 	ubfx	r6, r3, #0, #19
 80034d4:	433e      	orrs	r6, r7
 80034d6:	6126      	str	r6, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 80034d8:	78ce      	ldrb	r6, [r1, #3]
 80034da:	2e01      	cmp	r6, #1
 80034dc:	d15a      	bne.n	8003594 <USB_EPStartXfer+0x180>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 80034de:	6926      	ldr	r6, [r4, #16]
 80034e0:	f026 46c0 	bic.w	r6, r6, #1610612736	; 0x60000000
 80034e4:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 80034e6:	6926      	ldr	r6, [r4, #16]
 80034e8:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 80034ec:	6126      	str	r6, [r4, #16]
 80034ee:	e7ac      	b.n	800344a <USB_EPStartXfer+0x36>
      if (ep->type != EP_TYPE_ISOC)
 80034f0:	78ce      	ldrb	r6, [r1, #3]
 80034f2:	2e01      	cmp	r6, #1
 80034f4:	d0b3      	beq.n	800345e <USB_EPStartXfer+0x4a>
        if (ep->xfer_len > 0U)
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0ae      	beq.n	8003458 <USB_EPStartXfer+0x44>
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 80034fa:	f891 e000 	ldrb.w	lr, [r1]
 80034fe:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 8003502:	2401      	movs	r4, #1
 8003504:	fa04 f40e 	lsl.w	r4, r4, lr
 8003508:	433c      	orrs	r4, r7
 800350a:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 800350e:	e7a3      	b.n	8003458 <USB_EPStartXfer+0x44>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8003510:	f500 6530 	add.w	r5, r0, #2816	; 0xb00
 8003514:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8003518:	6925      	ldr	r5, [r4, #16]
 800351a:	0ced      	lsrs	r5, r5, #19
 800351c:	04ed      	lsls	r5, r5, #19
 800351e:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8003520:	6925      	ldr	r5, [r4, #16]
 8003522:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8003526:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800352a:	6125      	str	r5, [r4, #16]
 800352c:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 800352e:	b9fb      	cbnz	r3, 8003570 <USB_EPStartXfer+0x15c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8003530:	6923      	ldr	r3, [r4, #16]
 8003532:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8003536:	431d      	orrs	r5, r3
 8003538:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 800353a:	6923      	ldr	r3, [r4, #16]
 800353c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003540:	6123      	str	r3, [r4, #16]
    if (dma == 1U)
 8003542:	2a01      	cmp	r2, #1
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 8003544:	bf04      	itt	eq
 8003546:	68cb      	ldreq	r3, [r1, #12]
 8003548:	6163      	streq	r3, [r4, #20]
    if (ep->type == EP_TYPE_ISOC)
 800354a:	78cb      	ldrb	r3, [r1, #3]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d10a      	bne.n	8003566 <USB_EPStartXfer+0x152>
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8003550:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8003554:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	bf0c      	ite	eq
 800355c:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8003560:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8003564:	6023      	str	r3, [r4, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800356c:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 800356e:	e795      	b.n	800349c <USB_EPStartXfer+0x88>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8003570:	4e0a      	ldr	r6, [pc, #40]	; (800359c <USB_EPStartXfer+0x188>)
 8003572:	6927      	ldr	r7, [r4, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 8003574:	442b      	add	r3, r5
 8003576:	3b01      	subs	r3, #1
 8003578:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 800357c:	ea06 46c3 	and.w	r6, r6, r3, lsl #19
 8003580:	433e      	orrs	r6, r7
 8003582:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 8003584:	b29b      	uxth	r3, r3
 8003586:	6926      	ldr	r6, [r4, #16]
 8003588:	435d      	muls	r5, r3
 800358a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800358e:	4335      	orrs	r5, r6
 8003590:	6125      	str	r5, [r4, #16]
 8003592:	e7d6      	b.n	8003542 <USB_EPStartXfer+0x12e>
    if (dma == 1U)
 8003594:	2a01      	cmp	r2, #1
 8003596:	d1ae      	bne.n	80034f6 <USB_EPStartXfer+0xe2>
 8003598:	e759      	b.n	800344e <USB_EPStartXfer+0x3a>
 800359a:	bf00      	nop
 800359c:	1ff80000 	.word	0x1ff80000

080035a0 <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 80035a0:	784b      	ldrb	r3, [r1, #1]
 80035a2:	2b01      	cmp	r3, #1
{
 80035a4:	b570      	push	{r4, r5, r6, lr}
 80035a6:	780b      	ldrb	r3, [r1, #0]
 80035a8:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1U)
 80035aa:	d143      	bne.n	8003634 <USB_EP0StartXfer+0x94>
 80035ac:	2420      	movs	r4, #32
 80035ae:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80035b2:	fb14 6303 	smlabb	r3, r4, r3, r6
 80035b6:	691c      	ldr	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 80035b8:	b9cd      	cbnz	r5, 80035ee <USB_EP0StartXfer+0x4e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80035ba:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 80035be:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 80035c2:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80035c4:	691c      	ldr	r4, [r3, #16]
 80035c6:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80035ca:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 80035cc:	691c      	ldr	r4, [r3, #16]
 80035ce:	0ce4      	lsrs	r4, r4, #19
 80035d0:	04e4      	lsls	r4, r4, #19
 80035d2:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 80035d4:	780d      	ldrb	r5, [r1, #0]
 80035d6:	eb06 1345 	add.w	r3, r6, r5, lsl #5
    
    if (dma == 1)
 80035da:	2a01      	cmp	r2, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 80035dc:	681c      	ldr	r4, [r3, #0]
 80035de:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 80035e2:	601c      	str	r4, [r3, #0]
    if (dma == 1)
 80035e4:	d11b      	bne.n	800361e <USB_EP0StartXfer+0x7e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80035e6:	690a      	ldr	r2, [r1, #16]
 80035e8:	615a      	str	r2, [r3, #20]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 80035ea:	2000      	movs	r0, #0
 80035ec:	bd70      	pop	{r4, r5, r6, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80035ee:	0ce4      	lsrs	r4, r4, #19
 80035f0:	04e4      	lsls	r4, r4, #19
 80035f2:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80035f4:	691c      	ldr	r4, [r3, #16]
 80035f6:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 80035fa:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 80035fe:	611c      	str	r4, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 8003600:	688c      	ldr	r4, [r1, #8]
 8003602:	42a5      	cmp	r5, r4
        ep->xfer_len = ep->maxpacket;
 8003604:	bf88      	it	hi
 8003606:	614c      	strhi	r4, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8003608:	691c      	ldr	r4, [r3, #16]
 800360a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800360e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8003610:	694c      	ldr	r4, [r1, #20]
 8003612:	691d      	ldr	r5, [r3, #16]
 8003614:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8003618:	432c      	orrs	r4, r5
 800361a:	611c      	str	r4, [r3, #16]
 800361c:	e7da      	b.n	80035d4 <USB_EP0StartXfer+0x34>
      if (ep->xfer_len > 0U)
 800361e:	694b      	ldr	r3, [r1, #20]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0e2      	beq.n	80035ea <USB_EP0StartXfer+0x4a>
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 8003624:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8003628:	2301      	movs	r3, #1
 800362a:	40ab      	lsls	r3, r5
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8003632:	e7da      	b.n	80035ea <USB_EP0StartXfer+0x4a>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8003634:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8003638:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800363c:	6903      	ldr	r3, [r0, #16]
 800363e:	0cdb      	lsrs	r3, r3, #19
 8003640:	04db      	lsls	r3, r3, #19
 8003642:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8003644:	6903      	ldr	r3, [r0, #16]
 8003646:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800364a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800364e:	6103      	str	r3, [r0, #16]
 8003650:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0U)
 8003652:	b105      	cbz	r5, 8003656 <USB_EP0StartXfer+0xb6>
      ep->xfer_len = ep->maxpacket;
 8003654:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8003656:	6904      	ldr	r4, [r0, #16]
 8003658:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800365c:	6104      	str	r4, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 800365e:	6904      	ldr	r4, [r0, #16]
 8003660:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003664:	4323      	orrs	r3, r4
    if (dma == 1U)
 8003666:	2a01      	cmp	r2, #1
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8003668:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800366a:	bf04      	itt	eq
 800366c:	68cb      	ldreq	r3, [r1, #12]
 800366e:	6143      	streq	r3, [r0, #20]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 8003670:	6803      	ldr	r3, [r0, #0]
 8003672:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003676:	6003      	str	r3, [r0, #0]
 8003678:	e7b7      	b.n	80035ea <USB_EP0StartXfer+0x4a>

0800367a <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800367a:	b510      	push	{r4, lr}
 800367c:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 8003680:	b94c      	cbnz	r4, 8003696 <USB_WritePacket+0x1c>
  {
    count32b =  (len + 3U) / 4U;
 8003682:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8003684:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8003688:	f023 0303 	bic.w	r3, r3, #3
 800368c:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 8003690:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++, src += 4U)
 8003692:	4299      	cmp	r1, r3
 8003694:	d101      	bne.n	800369a <USB_WritePacket+0x20>
    }
  }
  return HAL_OK;
}
 8003696:	2000      	movs	r0, #0
 8003698:	bd10      	pop	{r4, pc}
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 800369a:	f851 0b04 	ldr.w	r0, [r1], #4
 800369e:	6010      	str	r0, [r2, #0]
 80036a0:	e7f7      	b.n	8003692 <USB_WritePacket+0x18>

080036a2 <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
 80036a2:	3203      	adds	r2, #3
 80036a4:	f022 0203 	bic.w	r2, r2, #3
 80036a8:	440a      	add	r2, r1
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 80036aa:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( i = 0U; i < count32b; i++, dest += 4U )
 80036ae:	4291      	cmp	r1, r2
 80036b0:	d101      	bne.n	80036b6 <USB_ReadPacket+0x14>
    
  }
  return ((void *)dest);
}
 80036b2:	4608      	mov	r0, r1
 80036b4:	4770      	bx	lr
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 80036b6:	6803      	ldr	r3, [r0, #0]
 80036b8:	f841 3b04 	str.w	r3, [r1], #4
 80036bc:	e7f7      	b.n	80036ae <USB_ReadPacket+0xc>

080036be <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 80036be:	784b      	ldrb	r3, [r1, #1]
 80036c0:	780a      	ldrb	r2, [r1, #0]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	f04f 0320 	mov.w	r3, #32
 80036c8:	d10b      	bne.n	80036e2 <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 80036ca:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 80036ce:	fb13 0002 	smlabb	r0, r3, r2, r0
 80036d2:	6803      	ldr	r3, [r0, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	db0b      	blt.n	80036f0 <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 80036d8:	6803      	ldr	r3, [r0, #0]
 80036da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80036de:	6003      	str	r3, [r0, #0]
 80036e0:	e006      	b.n	80036f0 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 80036e2:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 80036e6:	fb13 0002 	smlabb	r0, r3, r2, r0
 80036ea:	6803      	ldr	r3, [r0, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	daf3      	bge.n	80036d8 <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80036f0:	6803      	ldr	r3, [r0, #0]
 80036f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80036f6:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 80036f8:	2000      	movs	r0, #0
 80036fa:	4770      	bx	lr

080036fc <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 80036fc:	784b      	ldrb	r3, [r1, #1]
 80036fe:	780a      	ldrb	r2, [r1, #0]
 8003700:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003702:	bf0c      	ite	eq
 8003704:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003708:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 800370c:	2320      	movs	r3, #32
 800370e:	fb13 0002 	smlabb	r0, r3, r2, r0
 8003712:	6803      	ldr	r3, [r0, #0]
 8003714:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003718:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800371a:	78cb      	ldrb	r3, [r1, #3]
 800371c:	3b02      	subs	r3, #2
 800371e:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8003720:	bf9e      	ittt	ls
 8003722:	6803      	ldrls	r3, [r0, #0]
 8003724:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 8003728:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 800372a:	2000      	movs	r0, #0
 800372c:	4770      	bx	lr

0800372e <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 800372e:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003732:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003736:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 800373a:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 800373e:	0109      	lsls	r1, r1, #4
 8003740:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8003744:	4319      	orrs	r1, r3
 8003746:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 800374a:	2000      	movs	r0, #0
 800374c:	4770      	bx	lr

0800374e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 800374e:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 8003750:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8003754:	f023 0302 	bic.w	r3, r3, #2
 8003758:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 800375c:	2003      	movs	r0, #3
 800375e:	f7fd feeb 	bl	8001538 <HAL_Delay>
  
  return HAL_OK;  
}
 8003762:	2000      	movs	r0, #0
 8003764:	bd08      	pop	{r3, pc}

08003766 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 8003766:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 8003768:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800376c:	f043 0302 	orr.w	r3, r3, #2
 8003770:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8003774:	2003      	movs	r0, #3
 8003776:	f7fd fedf 	bl	8001538 <HAL_Delay>
  
  return HAL_OK;  
}
 800377a:	2000      	movs	r0, #0
 800377c:	bd08      	pop	{r3, pc}

0800377e <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 800377e:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 8003780:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 8003782:	4010      	ands	r0, r2
 8003784:	4770      	bx	lr

08003786 <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8003786:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800378a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 800378e:	69c0      	ldr	r0, [r0, #28]
 8003790:	4018      	ands	r0, r3
  return ((v & 0xffff0000U) >> 16U);
}
 8003792:	0c00      	lsrs	r0, r0, #16
 8003794:	4770      	bx	lr

08003796 <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8003796:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800379a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 800379e:	69c0      	ldr	r0, [r0, #28]
 80037a0:	4018      	ands	r0, r3
  return ((v & 0xFFFFU));
}
 80037a2:	b280      	uxth	r0, r0
 80037a4:	4770      	bx	lr

080037a6 <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 80037a6:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 80037aa:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 80037ae:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v  = USBx_OUTEP(epnum)->DOEPINT;
 80037b2:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 80037b4:	6940      	ldr	r0, [r0, #20]
  return v;
}
 80037b6:	4010      	ands	r0, r2
 80037b8:	4770      	bx	lr

080037ba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 80037ba:	b510      	push	{r4, lr}
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 80037bc:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 80037c0:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 80037c4:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 80037c8:	40cb      	lsrs	r3, r1
  v = USBx_INEP(epnum)->DIEPINT & msk;
 80037ca:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 80037ce:	01db      	lsls	r3, r3, #7
  v = USBx_INEP(epnum)->DIEPINT & msk;
 80037d0:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	4323      	orrs	r3, r4
  return v;
}
 80037d6:	4018      	ands	r0, r3
 80037d8:	bd10      	pop	{r4, pc}

080037da <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 80037da:	6940      	ldr	r0, [r0, #20]
}
 80037dc:	f000 0001 	and.w	r0, r0, #1
 80037e0:	4770      	bx	lr

080037e2 <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80037e2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80037e6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80037ea:	f023 0307 	bic.w	r3, r3, #7
 80037ee:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 80037f2:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 80037f6:	689a      	ldr	r2, [r3, #8]
 80037f8:	f002 0206 	and.w	r2, r2, #6
 80037fc:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 80037fe:	bf02      	ittt	eq
 8003800:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8003804:	f042 0203 	orreq.w	r2, r2, #3
 8003808:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003812:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8003814:	2000      	movs	r0, #0
 8003816:	4770      	bx	lr

08003818 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8003818:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800381a:	2400      	movs	r4, #0
 800381c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 8003820:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8003824:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8003828:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800382c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8003830:	f044 0418 	orr.w	r4, r4, #24
 8003834:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8003838:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 800383c:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800383e:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8003842:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8003846:	bf08      	it	eq
 8003848:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 800384c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8003850:	bf04      	itt	eq
 8003852:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8003856:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 800385a:	2000      	movs	r0, #0
 800385c:	bd10      	pop	{r4, pc}
	...

08003860 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003860:	4b0a      	ldr	r3, [pc, #40]	; (800388c <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8003862:	3b01      	subs	r3, #1
 8003864:	d101      	bne.n	800386a <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 8003866:	2003      	movs	r0, #3
 8003868:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800386a:	6902      	ldr	r2, [r0, #16]
 800386c:	2a00      	cmp	r2, #0
 800386e:	daf8      	bge.n	8003862 <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003870:	6903      	ldr	r3, [r0, #16]
 8003872:	4a06      	ldr	r2, [pc, #24]	; (800388c <USB_CoreReset+0x2c>)
 8003874:	f043 0301 	orr.w	r3, r3, #1
 8003878:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 800387a:	3a01      	subs	r2, #1
 800387c:	d0f3      	beq.n	8003866 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800387e:	6903      	ldr	r3, [r0, #16]
 8003880:	f013 0301 	ands.w	r3, r3, #1
 8003884:	d1f9      	bne.n	800387a <USB_CoreReset+0x1a>
  
  return HAL_OK;
 8003886:	4618      	mov	r0, r3
}
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	00030d41 	.word	0x00030d41

08003890 <USBD_CUSTOM_HID_GetCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CUSTOM_HID_CfgDesc);
 8003890:	2329      	movs	r3, #41	; 0x29
 8003892:	8003      	strh	r3, [r0, #0]
  return USBD_CUSTOM_HID_CfgDesc;
}
 8003894:	4800      	ldr	r0, [pc, #0]	; (8003898 <USBD_CUSTOM_HID_GetCfgDesc+0x8>)
 8003896:	4770      	bx	lr
 8003898:	20000044 	.word	0x20000044

0800389c <USBD_CUSTOM_HID_DataIn>:
                              uint8_t epnum)
{
  
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800389c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 80038a0:	2000      	movs	r0, #0
 80038a2:	7518      	strb	r0, [r3, #20]

  return USBD_OK;
}
 80038a4:	4770      	bx	lr

080038a6 <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80038a6:	b510      	push	{r4, lr}
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;  
 80038a8:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218

  if (hhid->IsReportAvailable == 1)
 80038ac:	6923      	ldr	r3, [r4, #16]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d107      	bne.n	80038c2 <USBD_CUSTOM_HID_EP0_RxReady+0x1c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0], 
 80038b2:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 80038b6:	7861      	ldrb	r1, [r4, #1]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	7820      	ldrb	r0, [r4, #0]
 80038bc:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0;      
 80038be:	2300      	movs	r3, #0
 80038c0:	6123      	str	r3, [r4, #16]
  }

  return USBD_OK;
}
 80038c2:	2000      	movs	r0, #0
 80038c4:	bd10      	pop	{r4, pc}
	...

080038c8 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc (uint16_t *length)
{
  *length = sizeof (USBD_CUSTOM_HID_DeviceQualifierDesc);
 80038c8:	230a      	movs	r3, #10
 80038ca:	8003      	strh	r3, [r0, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
}
 80038cc:	4800      	ldr	r0, [pc, #0]	; (80038d0 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x8>)
 80038ce:	4770      	bx	lr
 80038d0:	2000007c 	.word	0x2000007c

080038d4 <USBD_CUSTOM_HID_DataOut>:
{
 80038d4:	b538      	push	{r3, r4, r5, lr}
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;  
 80038d6:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0], 
 80038da:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 80038de:	7869      	ldrb	r1, [r5, #1]
 80038e0:	68db      	ldr	r3, [r3, #12]
{
 80038e2:	4604      	mov	r4, r0
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0], 
 80038e4:	7828      	ldrb	r0, [r5, #0]
 80038e6:	4798      	blx	r3
  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR , hhid->Report_buf, 
 80038e8:	2302      	movs	r3, #2
 80038ea:	462a      	mov	r2, r5
 80038ec:	2101      	movs	r1, #1
 80038ee:	4620      	mov	r0, r4
 80038f0:	f002 f8dc 	bl	8005aac <USBD_LL_PrepareReceive>
}
 80038f4:	2000      	movs	r0, #0
 80038f6:	bd38      	pop	{r3, r4, r5, pc}

080038f8 <USBD_CUSTOM_HID_Setup>:
{
 80038f8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80038fa:	780c      	ldrb	r4, [r1, #0]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 80038fc:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003900:	f014 0460 	ands.w	r4, r4, #96	; 0x60
{
 8003904:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003906:	d02c      	beq.n	8003962 <USBD_CUSTOM_HID_Setup+0x6a>
 8003908:	2c20      	cmp	r4, #32
 800390a:	d10c      	bne.n	8003926 <USBD_CUSTOM_HID_Setup+0x2e>
    switch (req->bRequest)
 800390c:	784a      	ldrb	r2, [r1, #1]
 800390e:	3a02      	subs	r2, #2
 8003910:	2a09      	cmp	r2, #9
 8003912:	d820      	bhi.n	8003956 <USBD_CUSTOM_HID_Setup+0x5e>
 8003914:	e8df f002 	tbb	[pc, r2]
 8003918:	1f1f0913 	.word	0x1f1f0913
 800391c:	171f1f1f 	.word	0x171f1f1f
 8003920:	050f      	.short	0x050f
      hhid->Protocol = (uint8_t)(req->wValue);
 8003922:	788a      	ldrb	r2, [r1, #2]
 8003924:	605a      	str	r2, [r3, #4]
  return USBD_OK;
 8003926:	2400      	movs	r4, #0
 8003928:	e019      	b.n	800395e <USBD_CUSTOM_HID_Setup+0x66>
      USBD_CtlSendData (pdev, 
 800392a:	2201      	movs	r2, #1
 800392c:	1d19      	adds	r1, r3, #4
      USBD_CtlSendData (pdev, 
 800392e:	4628      	mov	r0, r5
 8003930:	f000 fb76 	bl	8004020 <USBD_CtlSendData>
 8003934:	e7f7      	b.n	8003926 <USBD_CUSTOM_HID_Setup+0x2e>
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8003936:	884a      	ldrh	r2, [r1, #2]
 8003938:	0a12      	lsrs	r2, r2, #8
 800393a:	609a      	str	r2, [r3, #8]
 800393c:	e7f3      	b.n	8003926 <USBD_CUSTOM_HID_Setup+0x2e>
      USBD_CtlSendData (pdev, 
 800393e:	2201      	movs	r2, #1
 8003940:	f103 0108 	add.w	r1, r3, #8
 8003944:	e7f3      	b.n	800392e <USBD_CUSTOM_HID_Setup+0x36>
      hhid->IsReportAvailable = 1;
 8003946:	2201      	movs	r2, #1
 8003948:	611a      	str	r2, [r3, #16]
      USBD_CtlPrepareRx (pdev, hhid->Report_buf, (uint8_t)(req->wLength));
 800394a:	4628      	mov	r0, r5
 800394c:	798a      	ldrb	r2, [r1, #6]
 800394e:	4619      	mov	r1, r3
 8003950:	f000 fb7b 	bl	800404a <USBD_CtlPrepareRx>
 8003954:	e7e7      	b.n	8003926 <USBD_CUSTOM_HID_Setup+0x2e>
      USBD_CtlError (pdev, req);
 8003956:	4628      	mov	r0, r5
 8003958:	f000 fb3b 	bl	8003fd2 <USBD_CtlError>
      return USBD_FAIL; 
 800395c:	2402      	movs	r4, #2
}
 800395e:	4620      	mov	r0, r4
 8003960:	bd38      	pop	{r3, r4, r5, pc}
    switch (req->bRequest)
 8003962:	784a      	ldrb	r2, [r1, #1]
 8003964:	2a0a      	cmp	r2, #10
 8003966:	d01a      	beq.n	800399e <USBD_CUSTOM_HID_Setup+0xa6>
 8003968:	2a0b      	cmp	r2, #11
 800396a:	d01e      	beq.n	80039aa <USBD_CUSTOM_HID_Setup+0xb2>
 800396c:	2a06      	cmp	r2, #6
 800396e:	d1f6      	bne.n	800395e <USBD_CUSTOM_HID_Setup+0x66>
      if( req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 8003970:	884b      	ldrh	r3, [r1, #2]
 8003972:	0a1b      	lsrs	r3, r3, #8
 8003974:	2b22      	cmp	r3, #34	; 0x22
 8003976:	d107      	bne.n	8003988 <USBD_CUSTOM_HID_Setup+0x90>
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE , req->wLength);
 8003978:	88ca      	ldrh	r2, [r1, #6]
        pbuf =  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 800397a:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE , req->wLength);
 800397e:	2a02      	cmp	r2, #2
 8003980:	bf28      	it	cs
 8003982:	2202      	movcs	r2, #2
        pbuf =  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8003984:	6819      	ldr	r1, [r3, #0]
 8003986:	e7d2      	b.n	800392e <USBD_CUSTOM_HID_Setup+0x36>
      else if( req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 8003988:	2b21      	cmp	r3, #33	; 0x21
 800398a:	d105      	bne.n	8003998 <USBD_CUSTOM_HID_Setup+0xa0>
        len = MIN(USB_CUSTOM_HID_DESC_SIZ , req->wLength);
 800398c:	88ca      	ldrh	r2, [r1, #6]
        pbuf = USBD_CUSTOM_HID_Desc;   
 800398e:	4908      	ldr	r1, [pc, #32]	; (80039b0 <USBD_CUSTOM_HID_Setup+0xb8>)
        len = MIN(USB_CUSTOM_HID_DESC_SIZ , req->wLength);
 8003990:	2a09      	cmp	r2, #9
 8003992:	bf28      	it	cs
 8003994:	2209      	movcs	r2, #9
 8003996:	e7ca      	b.n	800392e <USBD_CUSTOM_HID_Setup+0x36>
  uint8_t  *pbuf = NULL;
 8003998:	4621      	mov	r1, r4
  uint16_t len = 0;
 800399a:	4622      	mov	r2, r4
 800399c:	e7c7      	b.n	800392e <USBD_CUSTOM_HID_Setup+0x36>
      USBD_CtlSendData (pdev,
 800399e:	2201      	movs	r2, #1
 80039a0:	f103 010c 	add.w	r1, r3, #12
 80039a4:	f000 fb3c 	bl	8004020 <USBD_CtlSendData>
      break;
 80039a8:	e7d9      	b.n	800395e <USBD_CUSTOM_HID_Setup+0x66>
      hhid->AltSetting = (uint8_t)(req->wValue);
 80039aa:	788a      	ldrb	r2, [r1, #2]
 80039ac:	60da      	str	r2, [r3, #12]
      break;
 80039ae:	e7d6      	b.n	800395e <USBD_CUSTOM_HID_Setup+0x66>
 80039b0:	20000070 	.word	0x20000070

080039b4 <USBD_CUSTOM_HID_DeInit>:
{
 80039b4:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 80039b6:	2181      	movs	r1, #129	; 0x81
{
 80039b8:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 80039ba:	f002 f81d 	bl	80059f8 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 80039be:	2101      	movs	r1, #1
 80039c0:	4620      	mov	r0, r4
 80039c2:	f002 f819 	bl	80059f8 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 80039c6:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 80039ca:	b153      	cbz	r3, 80039e2 <USBD_CUSTOM_HID_DeInit+0x2e>
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 80039cc:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80039d4:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 80039d8:	f002 fb98 	bl	800610c <free>
    pdev->pClassData = NULL;
 80039dc:	2300      	movs	r3, #0
 80039de:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 80039e2:	2000      	movs	r0, #0
 80039e4:	bd10      	pop	{r4, pc}

080039e6 <USBD_CUSTOM_HID_Init>:
{
 80039e6:	b570      	push	{r4, r5, r6, lr}
  USBD_LL_OpenEP(pdev,
 80039e8:	2302      	movs	r3, #2
{
 80039ea:	4605      	mov	r5, r0
  USBD_LL_OpenEP(pdev,
 80039ec:	2203      	movs	r2, #3
 80039ee:	2181      	movs	r1, #129	; 0x81
 80039f0:	f001 fff2 	bl	80059d8 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 80039f4:	2302      	movs	r3, #2
 80039f6:	2203      	movs	r2, #3
 80039f8:	2101      	movs	r1, #1
 80039fa:	4628      	mov	r0, r5
 80039fc:	f001 ffec 	bl	80059d8 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CUSTOM_HID_HandleTypeDef));
 8003a00:	2018      	movs	r0, #24
 8003a02:	f002 fb7b 	bl	80060fc <malloc>
 8003a06:	4606      	mov	r6, r0
 8003a08:	f8c5 0218 	str.w	r0, [r5, #536]	; 0x218
  if(pdev->pClassData == NULL)
 8003a0c:	b168      	cbz	r0, 8003a2a <USBD_CUSTOM_HID_Init+0x44>
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8003a0e:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
    hhid->state = CUSTOM_HID_IDLE;
 8003a12:	2400      	movs	r4, #0
 8003a14:	7504      	strb	r4, [r0, #20]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	4798      	blx	r3
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf, 
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	4632      	mov	r2, r6
 8003a1e:	2101      	movs	r1, #1
 8003a20:	4628      	mov	r0, r5
 8003a22:	f002 f843 	bl	8005aac <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8003a26:	4620      	mov	r0, r4
 8003a28:	bd70      	pop	{r4, r5, r6, pc}
    ret = 1; 
 8003a2a:	2001      	movs	r0, #1
}
 8003a2c:	bd70      	pop	{r4, r5, r6, pc}

08003a2e <USBD_CUSTOM_HID_RegisterInterface>:
uint8_t  USBD_CUSTOM_HID_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                             USBD_CUSTOM_HID_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8003a2e:	b119      	cbz	r1, 8003a38 <USBD_CUSTOM_HID_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8003a30:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8003a34:	2000      	movs	r0, #0
 8003a36:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8003a38:	2002      	movs	r0, #2
  }
  
  return ret;
}
 8003a3a:	4770      	bx	lr

08003a3c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8003a3c:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8003a3e:	b180      	cbz	r0, 8003a62 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8003a40:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a44:	b113      	cbz	r3, 8003a4c <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8003a4c:	b109      	cbz	r1, 8003a52 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8003a4e:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8003a52:	2301      	movs	r3, #1
 8003a54:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8003a58:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8003a5a:	f001 ff79 	bl	8005950 <USBD_LL_Init>
  
  return USBD_OK; 
 8003a5e:	2000      	movs	r0, #0
 8003a60:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 8003a62:	2002      	movs	r0, #2
}
 8003a64:	bd08      	pop	{r3, pc}

08003a66 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8003a66:	b119      	cbz	r1, 8003a70 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8003a68:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8003a70:	2002      	movs	r0, #2
  }
  
  return status;
}
 8003a72:	4770      	bx	lr

08003a74 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8003a74:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8003a76:	f001 ffa1 	bl	80059bc <USBD_LL_Start>
  
  return USBD_OK;  
}
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	bd08      	pop	{r3, pc}

08003a7e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003a7e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8003a80:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a84:	b90b      	cbnz	r3, 8003a8a <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8003a86:	2002      	movs	r0, #2
 8003a88:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4798      	blx	r3
 8003a8e:	2800      	cmp	r0, #0
 8003a90:	d1f9      	bne.n	8003a86 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8003a92:	bd08      	pop	{r3, pc}

08003a94 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003a94:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8003a96:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	4798      	blx	r3
  return USBD_OK;
}
 8003a9e:	2000      	movs	r0, #0
 8003aa0:	bd08      	pop	{r3, pc}

08003aa2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8003aa2:	b538      	push	{r3, r4, r5, lr}
 8003aa4:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003aa6:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8003aaa:	4628      	mov	r0, r5
 8003aac:	f000 fa7d 	bl	8003faa <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8003ab0:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8003ab2:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 8003ab6:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8003aba:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8003abe:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 8003ac2:	f001 031f 	and.w	r3, r1, #31
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d00e      	beq.n	8003ae8 <USBD_LL_SetupStage+0x46>
 8003aca:	d307      	bcc.n	8003adc <USBD_LL_SetupStage+0x3a>
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d010      	beq.n	8003af2 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8003ad0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8003ad4:	4620      	mov	r0, r4
 8003ad6:	f001 ff9d 	bl	8005a14 <USBD_LL_StallEP>
    break;
 8003ada:	e003      	b.n	8003ae4 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8003adc:	4629      	mov	r1, r5
 8003ade:	4620      	mov	r0, r4
 8003ae0:	f000 f8e6 	bl	8003cb0 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8003ae4:	2000      	movs	r0, #0
 8003ae6:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8003ae8:	4629      	mov	r1, r5
 8003aea:	4620      	mov	r0, r4
 8003aec:	f000 f9e2 	bl	8003eb4 <USBD_StdItfReq>
    break;
 8003af0:	e7f8      	b.n	8003ae4 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8003af2:	4629      	mov	r1, r5
 8003af4:	4620      	mov	r0, r4
 8003af6:	f000 f9f5 	bl	8003ee4 <USBD_StdEPReq>
    break;
 8003afa:	e7f3      	b.n	8003ae4 <USBD_LL_SetupStage+0x42>

08003afc <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8003afc:	b538      	push	{r3, r4, r5, lr}
 8003afe:	4604      	mov	r4, r0
 8003b00:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8003b02:	bb11      	cbnz	r1, 8003b4a <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003b04:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d10f      	bne.n	8003b2c <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8003b0c:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8003b10:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d90b      	bls.n	8003b30 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8003b18:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	bf28      	it	cs
 8003b1e:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8003b20:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8003b24:	b292      	uxth	r2, r2
 8003b26:	4629      	mov	r1, r5
 8003b28:	f000 fa9e 	bl	8004068 <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8003b30:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	b123      	cbz	r3, 8003b42 <USBD_LL_DataOutStage+0x46>
 8003b38:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003b3c:	2a03      	cmp	r2, #3
 8003b3e:	d100      	bne.n	8003b42 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8003b40:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003b42:	4620      	mov	r0, r4
 8003b44:	f000 fa98 	bl	8004078 <USBD_CtlSendStatus>
 8003b48:	e7f0      	b.n	8003b2c <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 8003b4a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b4e:	699b      	ldr	r3, [r3, #24]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0eb      	beq.n	8003b2c <USBD_LL_DataOutStage+0x30>
 8003b54:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003b58:	2a03      	cmp	r2, #3
 8003b5a:	d1e7      	bne.n	8003b2c <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 8003b5c:	4798      	blx	r3
 8003b5e:	e7e5      	b.n	8003b2c <USBD_LL_DataOutStage+0x30>

08003b60 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	4613      	mov	r3, r2
 8003b64:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003b66:	460e      	mov	r6, r1
 8003b68:	2900      	cmp	r1, #0
 8003b6a:	d13d      	bne.n	8003be8 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8003b6c:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8003b70:	2a02      	cmp	r2, #2
 8003b72:	d10f      	bne.n	8003b94 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8003b74:	69c5      	ldr	r5, [r0, #28]
 8003b76:	6a02      	ldr	r2, [r0, #32]
 8003b78:	4295      	cmp	r5, r2
 8003b7a:	d914      	bls.n	8003ba6 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 8003b7c:	1aaa      	subs	r2, r5, r2
 8003b7e:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8003b80:	4619      	mov	r1, r3
 8003b82:	b292      	uxth	r2, r2
 8003b84:	f000 fa59 	bl	800403a <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003b88:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4620      	mov	r0, r4
 8003b90:	f001 ff8c 	bl	8005aac <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8003b94:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d102      	bne.n	8003ba2 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 8003ba2:	2000      	movs	r0, #0
 8003ba4:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 8003ba6:	6983      	ldr	r3, [r0, #24]
 8003ba8:	fbb3 f5f2 	udiv	r5, r3, r2
 8003bac:	fb02 3515 	mls	r5, r2, r5, r3
 8003bb0:	b965      	cbnz	r5, 8003bcc <USBD_LL_DataInStage+0x6c>
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d80a      	bhi.n	8003bcc <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8003bb6:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d206      	bcs.n	8003bcc <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003bbe:	462a      	mov	r2, r5
 8003bc0:	f000 fa3b 	bl	800403a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8003bc4:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8003bc8:	462b      	mov	r3, r5
 8003bca:	e7de      	b.n	8003b8a <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003bcc:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	b12b      	cbz	r3, 8003be0 <USBD_LL_DataInStage+0x80>
 8003bd4:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8003bd8:	2a03      	cmp	r2, #3
 8003bda:	d101      	bne.n	8003be0 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8003bdc:	4620      	mov	r0, r4
 8003bde:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8003be0:	4620      	mov	r0, r4
 8003be2:	f000 fa54 	bl	800408e <USBD_CtlReceiveStatus>
 8003be6:	e7d5      	b.n	8003b94 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8003be8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0d7      	beq.n	8003ba2 <USBD_LL_DataInStage+0x42>
 8003bf2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003bf6:	2a03      	cmp	r2, #3
 8003bf8:	d1d3      	bne.n	8003ba2 <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8003bfa:	4798      	blx	r3
 8003bfc:	e7d1      	b.n	8003ba2 <USBD_LL_DataInStage+0x42>

08003bfe <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003bfe:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003c00:	2200      	movs	r2, #0
{
 8003c02:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8003c04:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003c06:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8003c08:	2340      	movs	r3, #64	; 0x40
 8003c0a:	f001 fee5 	bl	80059d8 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003c0e:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003c10:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8003c14:	2200      	movs	r2, #0
 8003c16:	2180      	movs	r1, #128	; 0x80
 8003c18:	4620      	mov	r0, r4
 8003c1a:	f001 fedd 	bl	80059d8 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8003c24:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003c28:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8003c2a:	b12b      	cbz	r3, 8003c38 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003c2c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003c30:	7921      	ldrb	r1, [r4, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	4620      	mov	r0, r4
 8003c36:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003c38:	2000      	movs	r0, #0
 8003c3a:	bd38      	pop	{r3, r4, r5, pc}

08003c3c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003c3c:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8003c3e:	2000      	movs	r0, #0
 8003c40:	4770      	bx	lr

08003c42 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8003c42:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003c46:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8003c4a:	2304      	movs	r3, #4
 8003c4c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8003c50:	2000      	movs	r0, #0
 8003c52:	4770      	bx	lr

08003c54 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8003c54:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8003c58:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8003c5c:	2000      	movs	r0, #0
 8003c5e:	4770      	bx	lr

08003c60 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8003c60:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003c62:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003c66:	2a03      	cmp	r2, #3
 8003c68:	d104      	bne.n	8003c74 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8003c6a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	b103      	cbz	r3, 8003c74 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8003c72:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8003c74:	2000      	movs	r0, #0
 8003c76:	bd08      	pop	{r3, pc}

08003c78 <USBD_LL_IsoINIncomplete>:
 8003c78:	2000      	movs	r0, #0
 8003c7a:	4770      	bx	lr

08003c7c <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 8003c7c:	2000      	movs	r0, #0
 8003c7e:	4770      	bx	lr

08003c80 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8003c80:	2000      	movs	r0, #0
 8003c82:	4770      	bx	lr

08003c84 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8003c84:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003c86:	2201      	movs	r2, #1
 8003c88:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003c8c:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8003c90:	7901      	ldrb	r1, [r0, #4]
 8003c92:	6852      	ldr	r2, [r2, #4]
 8003c94:	4790      	blx	r2
   
  return USBD_OK;
}
 8003c96:	2000      	movs	r0, #0
 8003c98:	bd08      	pop	{r3, pc}

08003c9a <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8003c9a:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8003c9c:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8003c9e:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8003ca0:	f001 feb8 	bl	8005a14 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003ca4:	4620      	mov	r0, r4
 8003ca6:	2100      	movs	r1, #0
}
 8003ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8003cac:	f001 beb2 	b.w	8005a14 <USBD_LL_StallEP>

08003cb0 <USBD_StdDevReq>:
{
 8003cb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8003cb2:	784b      	ldrb	r3, [r1, #1]
{
 8003cb4:	4604      	mov	r4, r0
 8003cb6:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8003cb8:	2b09      	cmp	r3, #9
 8003cba:	f200 8081 	bhi.w	8003dc0 <USBD_StdDevReq+0x110>
 8003cbe:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003cc2:	00d0      	.short	0x00d0
 8003cc4:	007f00ec 	.word	0x007f00ec
 8003cc8:	007f00e0 	.word	0x007f00e0
 8003ccc:	000a0074 	.word	0x000a0074
 8003cd0:	00c0007f 	.word	0x00c0007f
 8003cd4:	0094      	.short	0x0094
  switch (req->wValue >> 8)
 8003cd6:	8849      	ldrh	r1, [r1, #2]
 8003cd8:	0a0b      	lsrs	r3, r1, #8
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	2b06      	cmp	r3, #6
 8003cde:	d86f      	bhi.n	8003dc0 <USBD_StdDevReq+0x110>
 8003ce0:	e8df f003 	tbb	[pc, r3]
 8003ce4:	6e291c04 	.word	0x6e291c04
 8003ce8:	506e      	.short	0x506e
 8003cea:	59          	.byte	0x59
 8003ceb:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8003cec:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003cf0:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003cf2:	7c20      	ldrb	r0, [r4, #16]
 8003cf4:	f10d 0106 	add.w	r1, sp, #6
 8003cf8:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8003cfa:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8003cfe:	2a00      	cmp	r2, #0
 8003d00:	d06e      	beq.n	8003de0 <USBD_StdDevReq+0x130>
 8003d02:	88eb      	ldrh	r3, [r5, #6]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d06b      	beq.n	8003de0 <USBD_StdDevReq+0x130>
    len = MIN(len , req->wLength);
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	bf28      	it	cs
 8003d0c:	461a      	movcs	r2, r3
 8003d0e:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8003d12:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 8003d14:	4620      	mov	r0, r4
 8003d16:	f000 f983 	bl	8004020 <USBD_CtlSendData>
 8003d1a:	e061      	b.n	8003de0 <USBD_StdDevReq+0x130>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003d1c:	7c02      	ldrb	r2, [r0, #16]
 8003d1e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003d22:	b932      	cbnz	r2, 8003d32 <USBD_StdDevReq+0x82>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003d26:	f10d 0006 	add.w	r0, sp, #6
 8003d2a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003d2c:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003d2e:	7043      	strb	r3, [r0, #1]
 8003d30:	e7e3      	b.n	8003cfa <USBD_StdDevReq+0x4a>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d34:	e7f7      	b.n	8003d26 <USBD_StdDevReq+0x76>
    switch ((uint8_t)(req->wValue))
 8003d36:	b2c9      	uxtb	r1, r1
 8003d38:	2905      	cmp	r1, #5
 8003d3a:	d81c      	bhi.n	8003d76 <USBD_StdDevReq+0xc6>
 8003d3c:	e8df f001 	tbb	[pc, r1]
 8003d40:	0f0b0703 	.word	0x0f0b0703
 8003d44:	1713      	.short	0x1713
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003d46:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	e7d1      	b.n	8003cf2 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003d4e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	e7cd      	b.n	8003cf2 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003d56:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	e7c9      	b.n	8003cf2 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003d5e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	e7c5      	b.n	8003cf2 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003d66:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	e7c1      	b.n	8003cf2 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003d6e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003d72:	699b      	ldr	r3, [r3, #24]
 8003d74:	e7bd      	b.n	8003cf2 <USBD_StdDevReq+0x42>
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
 8003d76:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003d7a:	f10d 0206 	add.w	r2, sp, #6
 8003d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d80:	4798      	blx	r3
 8003d82:	e7ba      	b.n	8003cfa <USBD_StdDevReq+0x4a>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003d84:	7c03      	ldrb	r3, [r0, #16]
 8003d86:	b9db      	cbnz	r3, 8003dc0 <USBD_StdDevReq+0x110>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003d88:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003d8c:	f10d 0006 	add.w	r0, sp, #6
 8003d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d92:	4798      	blx	r3
 8003d94:	e7b1      	b.n	8003cfa <USBD_StdDevReq+0x4a>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003d96:	7c03      	ldrb	r3, [r0, #16]
 8003d98:	b993      	cbnz	r3, 8003dc0 <USBD_StdDevReq+0x110>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003d9a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003d9e:	f10d 0006 	add.w	r0, sp, #6
 8003da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da4:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003da6:	2307      	movs	r3, #7
 8003da8:	e7c1      	b.n	8003d2e <USBD_StdDevReq+0x7e>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8003daa:	888b      	ldrh	r3, [r1, #4]
 8003dac:	b943      	cbnz	r3, 8003dc0 <USBD_StdDevReq+0x110>
 8003dae:	88cb      	ldrh	r3, [r1, #6]
 8003db0:	b933      	cbnz	r3, 8003dc0 <USBD_StdDevReq+0x110>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003db2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003db6:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003db8:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003dba:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003dbe:	d103      	bne.n	8003dc8 <USBD_StdDevReq+0x118>
    USBD_CtlError(pdev , req);
 8003dc0:	4620      	mov	r0, r4
 8003dc2:	f7ff ff6a 	bl	8003c9a <USBD_CtlError.constprop.0>
    break;
 8003dc6:	e00b      	b.n	8003de0 <USBD_StdDevReq+0x130>
      pdev->dev_address = dev_addr;
 8003dc8:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8003dcc:	4629      	mov	r1, r5
 8003dce:	f001 fe51 	bl	8005a74 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8003dd2:	4620      	mov	r0, r4
 8003dd4:	f000 f950 	bl	8004078 <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8003dd8:	b12d      	cbz	r5, 8003de6 <USBD_StdDevReq+0x136>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8003dda:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003ddc:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8003de0:	2000      	movs	r0, #0
 8003de2:	b003      	add	sp, #12
 8003de4:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003de6:	2301      	movs	r3, #1
 8003de8:	e7f8      	b.n	8003ddc <USBD_StdDevReq+0x12c>
  cfgidx = (uint8_t)(req->wValue);                 
 8003dea:	7889      	ldrb	r1, [r1, #2]
 8003dec:	4d30      	ldr	r5, [pc, #192]	; (8003eb0 <USBD_StdDevReq+0x200>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003dee:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8003df0:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003df2:	d8e5      	bhi.n	8003dc0 <USBD_StdDevReq+0x110>
    switch (pdev->dev_state) 
 8003df4:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d00c      	beq.n	8003e16 <USBD_StdDevReq+0x166>
 8003dfc:	2b03      	cmp	r3, #3
 8003dfe:	d1df      	bne.n	8003dc0 <USBD_StdDevReq+0x110>
      if (cfgidx == 0) 
 8003e00:	b9b1      	cbnz	r1, 8003e30 <USBD_StdDevReq+0x180>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003e02:	2302      	movs	r3, #2
 8003e04:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8003e08:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8003e0a:	f7ff fe43 	bl	8003a94 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8003e0e:	4620      	mov	r0, r4
 8003e10:	f000 f932 	bl	8004078 <USBD_CtlSendStatus>
 8003e14:	e7e4      	b.n	8003de0 <USBD_StdDevReq+0x130>
      if (cfgidx) 
 8003e16:	2900      	cmp	r1, #0
 8003e18:	d0f9      	beq.n	8003e0e <USBD_StdDevReq+0x15e>
        pdev->dev_config = cfgidx;
 8003e1a:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003e1c:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8003e1e:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003e20:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003e24:	4620      	mov	r0, r4
 8003e26:	f7ff fe2a 	bl	8003a7e <USBD_SetClassConfig>
 8003e2a:	2802      	cmp	r0, #2
 8003e2c:	d1ef      	bne.n	8003e0e <USBD_StdDevReq+0x15e>
 8003e2e:	e7c7      	b.n	8003dc0 <USBD_StdDevReq+0x110>
      else  if (cfgidx != pdev->dev_config) 
 8003e30:	6841      	ldr	r1, [r0, #4]
 8003e32:	2901      	cmp	r1, #1
 8003e34:	d0eb      	beq.n	8003e0e <USBD_StdDevReq+0x15e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003e36:	b2c9      	uxtb	r1, r1
 8003e38:	f7ff fe2c 	bl	8003a94 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8003e3c:	7829      	ldrb	r1, [r5, #0]
 8003e3e:	6061      	str	r1, [r4, #4]
 8003e40:	e7f0      	b.n	8003e24 <USBD_StdDevReq+0x174>
  if (req->wLength != 1) 
 8003e42:	88ca      	ldrh	r2, [r1, #6]
 8003e44:	2a01      	cmp	r2, #1
 8003e46:	d1bb      	bne.n	8003dc0 <USBD_StdDevReq+0x110>
    switch (pdev->dev_state )  
 8003e48:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d003      	beq.n	8003e58 <USBD_StdDevReq+0x1a8>
 8003e50:	2b03      	cmp	r3, #3
 8003e52:	d1b5      	bne.n	8003dc0 <USBD_StdDevReq+0x110>
      USBD_CtlSendData (pdev, 
 8003e54:	1d01      	adds	r1, r0, #4
 8003e56:	e75d      	b.n	8003d14 <USBD_StdDevReq+0x64>
      pdev->dev_default_config = 0;
 8003e58:	4601      	mov	r1, r0
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	f841 3f08 	str.w	r3, [r1, #8]!
 8003e60:	e758      	b.n	8003d14 <USBD_StdDevReq+0x64>
  switch (pdev->dev_state) 
 8003e62:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003e66:	3b02      	subs	r3, #2
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d8a9      	bhi.n	8003dc0 <USBD_StdDevReq+0x110>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8003e70:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8003e74:	b10b      	cbz	r3, 8003e7a <USBD_StdDevReq+0x1ca>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8003e76:	2303      	movs	r3, #3
 8003e78:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f104 010c 	add.w	r1, r4, #12
 8003e80:	e748      	b.n	8003d14 <USBD_StdDevReq+0x64>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003e82:	884b      	ldrh	r3, [r1, #2]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d1ab      	bne.n	8003de0 <USBD_StdDevReq+0x130>
      pdev->dev_remote_wakeup = 0; 
 8003e88:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003e8c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003e90:	4629      	mov	r1, r5
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	4620      	mov	r0, r4
 8003e96:	4798      	blx	r3
 8003e98:	e7b9      	b.n	8003e0e <USBD_StdDevReq+0x15e>
  switch (pdev->dev_state)
 8003e9a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003e9e:	3b02      	subs	r3, #2
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d88d      	bhi.n	8003dc0 <USBD_StdDevReq+0x110>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8003ea4:	884b      	ldrh	r3, [r1, #2]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d19a      	bne.n	8003de0 <USBD_StdDevReq+0x130>
      pdev->dev_remote_wakeup = 0; 
 8003eaa:	2300      	movs	r3, #0
 8003eac:	e7ec      	b.n	8003e88 <USBD_StdDevReq+0x1d8>
 8003eae:	bf00      	nop
 8003eb0:	20000158 	.word	0x20000158

08003eb4 <USBD_StdItfReq>:
{
 8003eb4:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8003eb6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003eba:	2b03      	cmp	r3, #3
{
 8003ebc:	4604      	mov	r4, r0
 8003ebe:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8003ec0:	d10d      	bne.n	8003ede <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8003ec2:	790b      	ldrb	r3, [r1, #4]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d80a      	bhi.n	8003ede <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8003ec8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8003ed0:	88eb      	ldrh	r3, [r5, #6]
 8003ed2:	b913      	cbnz	r3, 8003eda <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	f000 f8cf 	bl	8004078 <USBD_CtlSendStatus>
}
 8003eda:	2000      	movs	r0, #0
 8003edc:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8003ede:	f7ff fedc 	bl	8003c9a <USBD_CtlError.constprop.0>
    break;
 8003ee2:	e7fa      	b.n	8003eda <USBD_StdItfReq+0x26>

08003ee4 <USBD_StdEPReq>:
{
 8003ee4:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8003ee6:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8003ee8:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8003eea:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8003eee:	2a20      	cmp	r2, #32
{
 8003ef0:	4604      	mov	r4, r0
 8003ef2:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8003ef4:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8003ef6:	d105      	bne.n	8003f04 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8003ef8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	4798      	blx	r3
}
 8003f00:	2000      	movs	r0, #0
 8003f02:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8003f04:	784a      	ldrb	r2, [r1, #1]
 8003f06:	2a01      	cmp	r2, #1
 8003f08:	d01c      	beq.n	8003f44 <USBD_StdEPReq+0x60>
 8003f0a:	d32a      	bcc.n	8003f62 <USBD_StdEPReq+0x7e>
 8003f0c:	2a03      	cmp	r2, #3
 8003f0e:	d1f7      	bne.n	8003f00 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8003f10:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003f14:	2a02      	cmp	r2, #2
 8003f16:	d040      	beq.n	8003f9a <USBD_StdEPReq+0xb6>
 8003f18:	2a03      	cmp	r2, #3
 8003f1a:	d002      	beq.n	8003f22 <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8003f1c:	f7ff febd 	bl	8003c9a <USBD_CtlError.constprop.0>
      break;
 8003f20:	e7ee      	b.n	8003f00 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003f22:	884a      	ldrh	r2, [r1, #2]
 8003f24:	b922      	cbnz	r2, 8003f30 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003f26:	065e      	lsls	r6, r3, #25
 8003f28:	d002      	beq.n	8003f30 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	f001 fd72 	bl	8005a14 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8003f30:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003f34:	4629      	mov	r1, r5
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	4620      	mov	r0, r4
 8003f3a:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	f000 f89b 	bl	8004078 <USBD_CtlSendStatus>
 8003f42:	e7dd      	b.n	8003f00 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8003f44:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003f48:	2a02      	cmp	r2, #2
 8003f4a:	d026      	beq.n	8003f9a <USBD_StdEPReq+0xb6>
 8003f4c:	2a03      	cmp	r2, #3
 8003f4e:	d1e5      	bne.n	8003f1c <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003f50:	884a      	ldrh	r2, [r1, #2]
 8003f52:	2a00      	cmp	r2, #0
 8003f54:	d1d4      	bne.n	8003f00 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8003f56:	0659      	lsls	r1, r3, #25
 8003f58:	d0f0      	beq.n	8003f3c <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	f001 fd68 	bl	8005a30 <USBD_LL_ClearStallEP>
 8003f60:	e7e6      	b.n	8003f30 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8003f62:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003f66:	2a02      	cmp	r2, #2
 8003f68:	d017      	beq.n	8003f9a <USBD_StdEPReq+0xb6>
 8003f6a:	2a03      	cmp	r2, #3
 8003f6c:	d1d6      	bne.n	8003f1c <USBD_StdEPReq+0x38>
 8003f6e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003f72:	f016 0f80 	tst.w	r6, #128	; 0x80
 8003f76:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003f7a:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003f7c:	bf14      	ite	ne
 8003f7e:	3514      	addne	r5, #20
 8003f80:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003f84:	f001 fd62 	bl	8005a4c <USBD_LL_IsStallEP>
 8003f88:	b168      	cbz	r0, 8003fa6 <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8003f8e:	2202      	movs	r2, #2
 8003f90:	4629      	mov	r1, r5
 8003f92:	4620      	mov	r0, r4
 8003f94:	f000 f844 	bl	8004020 <USBD_CtlSendData>
      break;
 8003f98:	e7b2      	b.n	8003f00 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8003f9a:	065a      	lsls	r2, r3, #25
 8003f9c:	d0b0      	beq.n	8003f00 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	f001 fd38 	bl	8005a14 <USBD_LL_StallEP>
 8003fa4:	e7ac      	b.n	8003f00 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8003fa6:	6028      	str	r0, [r5, #0]
 8003fa8:	e7f1      	b.n	8003f8e <USBD_StdEPReq+0xaa>

08003faa <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8003faa:	780b      	ldrb	r3, [r1, #0]
 8003fac:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8003fae:	784b      	ldrb	r3, [r1, #1]
 8003fb0:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003fb2:	78ca      	ldrb	r2, [r1, #3]
 8003fb4:	788b      	ldrb	r3, [r1, #2]
 8003fb6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003fba:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8003fbc:	794a      	ldrb	r2, [r1, #5]
 8003fbe:	790b      	ldrb	r3, [r1, #4]
 8003fc0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003fc4:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003fc6:	79ca      	ldrb	r2, [r1, #7]
 8003fc8:	798b      	ldrb	r3, [r1, #6]
 8003fca:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003fce:	80c3      	strh	r3, [r0, #6]
 8003fd0:	4770      	bx	lr

08003fd2 <USBD_CtlError>:
{
 8003fd2:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 8003fd4:	2180      	movs	r1, #128	; 0x80
{
 8003fd6:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8003fd8:	f001 fd1c 	bl	8005a14 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003fdc:	4620      	mov	r0, r4
 8003fde:	2100      	movs	r1, #0
}
 8003fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8003fe4:	f001 bd16 	b.w	8005a14 <USBD_LL_StallEP>

08003fe8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003fe8:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8003fea:	b188      	cbz	r0, 8004010 <USBD_GetString+0x28>
 8003fec:	4605      	mov	r5, r0
 8003fee:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8003ff0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2c00      	cmp	r4, #0
 8003ff8:	d1f9      	bne.n	8003fee <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	3302      	adds	r3, #2
 8003ffe:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8004000:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004002:	2303      	movs	r3, #3
 8004004:	704b      	strb	r3, [r1, #1]
 8004006:	3801      	subs	r0, #1
 8004008:	2302      	movs	r3, #2
    while (*desc != '\0') 
 800400a:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800400e:	b905      	cbnz	r5, 8004012 <USBD_GetString+0x2a>
 8004010:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8004012:	1c5a      	adds	r2, r3, #1
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8004018:	3302      	adds	r3, #2
 800401a:	b2db      	uxtb	r3, r3
 800401c:	548c      	strb	r4, [r1, r2]
 800401e:	e7f4      	b.n	800400a <USBD_GetString+0x22>

08004020 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004020:	b510      	push	{r4, lr}
 8004022:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004024:	2202      	movs	r2, #2
 8004026:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 800402a:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800402c:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 800402e:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004030:	2100      	movs	r1, #0
 8004032:	f001 fd2d 	bl	8005a90 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004036:	2000      	movs	r0, #0
 8004038:	bd10      	pop	{r4, pc}

0800403a <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800403a:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 800403c:	4613      	mov	r3, r2
 800403e:	460a      	mov	r2, r1
 8004040:	2100      	movs	r1, #0
 8004042:	f001 fd25 	bl	8005a90 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004046:	2000      	movs	r0, #0
 8004048:	bd08      	pop	{r3, pc}

0800404a <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800404a:	b510      	push	{r4, lr}
 800404c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 800404e:	2203      	movs	r2, #3
 8004050:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8004054:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8004058:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 800405a:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 800405e:	2100      	movs	r1, #0
 8004060:	f001 fd24 	bl	8005aac <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8004064:	2000      	movs	r0, #0
 8004066:	bd10      	pop	{r4, pc}

08004068 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8004068:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 800406a:	4613      	mov	r3, r2
 800406c:	460a      	mov	r2, r1
 800406e:	2100      	movs	r1, #0
 8004070:	f001 fd1c 	bl	8005aac <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8004074:	2000      	movs	r0, #0
 8004076:	bd08      	pop	{r3, pc}

08004078 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8004078:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800407a:	2304      	movs	r3, #4
 800407c:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004080:	2300      	movs	r3, #0
 8004082:	461a      	mov	r2, r3
 8004084:	4619      	mov	r1, r3
 8004086:	f001 fd03 	bl	8005a90 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800408a:	2000      	movs	r0, #0
 800408c:	bd08      	pop	{r3, pc}

0800408e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 800408e:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8004090:	2305      	movs	r3, #5
 8004092:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8004096:	2300      	movs	r3, #0
 8004098:	461a      	mov	r2, r3
 800409a:	4619      	mov	r1, r3
 800409c:	f001 fd06 	bl	8005aac <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 80040a0:	2000      	movs	r0, #0
 80040a2:	bd08      	pop	{r3, pc}

080040a4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80040a4:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 80040a6:	f000 fbd7 	bl	8004858 <vTaskStartScheduler>
  
  return osOK;
}
 80040aa:	2000      	movs	r0, #0
 80040ac:	bd08      	pop	{r3, pc}

080040ae <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80040ae:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80040b0:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 80040b4:	8a02      	ldrh	r2, [r0, #16]
{
 80040b6:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80040b8:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 80040bc:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 80040be:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 80040c0:	bf14      	ite	ne
 80040c2:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80040c4:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80040c6:	a803      	add	r0, sp, #12
 80040c8:	9001      	str	r0, [sp, #4]
 80040ca:	9400      	str	r4, [sp, #0]
 80040cc:	4628      	mov	r0, r5
 80040ce:	f000 faf3 	bl	80046b8 <xTaskCreate>
 80040d2:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80040d4:	bf0c      	ite	eq
 80040d6:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 80040d8:	2000      	movne	r0, #0
}
 80040da:	b005      	add	sp, #20
 80040dc:	bd30      	pop	{r4, r5, pc}

080040de <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80040de:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80040e0:	2800      	cmp	r0, #0
 80040e2:	bf08      	it	eq
 80040e4:	2001      	moveq	r0, #1
 80040e6:	f000 fd05 	bl	8004af4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80040ea:	2000      	movs	r0, #0
 80040ec:	bd08      	pop	{r3, pc}

080040ee <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040ee:	f100 0308 	add.w	r3, r0, #8
 80040f2:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040f4:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040f8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040fa:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80040fc:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80040fe:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004100:	6003      	str	r3, [r0, #0]
 8004102:	4770      	bx	lr

08004104 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004104:	2300      	movs	r3, #0
 8004106:	6103      	str	r3, [r0, #16]
 8004108:	4770      	bx	lr

0800410a <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800410a:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800410c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004112:	689a      	ldr	r2, [r3, #8]
 8004114:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004116:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004118:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 800411a:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800411c:	3301      	adds	r3, #1
 800411e:	6003      	str	r3, [r0, #0]
 8004120:	4770      	bx	lr

08004122 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004122:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004124:	1c53      	adds	r3, r2, #1
{
 8004126:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8004128:	d10a      	bne.n	8004140 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800412a:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800412c:	685a      	ldr	r2, [r3, #4]
 800412e:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004130:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004132:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004134:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8004136:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004138:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800413a:	3301      	adds	r3, #1
 800413c:	6003      	str	r3, [r0, #0]
 800413e:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004140:	f100 0308 	add.w	r3, r0, #8
 8004144:	685c      	ldr	r4, [r3, #4]
 8004146:	6825      	ldr	r5, [r4, #0]
 8004148:	42aa      	cmp	r2, r5
 800414a:	d3ef      	bcc.n	800412c <vListInsert+0xa>
 800414c:	4623      	mov	r3, r4
 800414e:	e7f9      	b.n	8004144 <vListInsert+0x22>

08004150 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004150:	6841      	ldr	r1, [r0, #4]
 8004152:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004154:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004156:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004158:	6882      	ldr	r2, [r0, #8]
 800415a:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800415c:	6859      	ldr	r1, [r3, #4]
 800415e:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004160:	bf08      	it	eq
 8004162:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004164:	2200      	movs	r2, #0
 8004166:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004168:	6818      	ldr	r0, [r3, #0]
 800416a:	3801      	subs	r0, #1
 800416c:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800416e:	4770      	bx	lr

08004170 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004170:	4b0a      	ldr	r3, [pc, #40]	; (800419c <prvTaskExitError+0x2c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	3301      	adds	r3, #1
 8004176:	d008      	beq.n	800418a <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417c:	f383 8811 	msr	BASEPRI, r3
 8004180:	f3bf 8f6f 	isb	sy
 8004184:	f3bf 8f4f 	dsb	sy
 8004188:	e7fe      	b.n	8004188 <prvTaskExitError+0x18>
 800418a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800418e:	f383 8811 	msr	BASEPRI, r3
 8004192:	f3bf 8f6f 	isb	sy
 8004196:	f3bf 8f4f 	dsb	sy
 800419a:	e7fe      	b.n	800419a <prvTaskExitError+0x2a>
 800419c:	20000088 	.word	0x20000088

080041a0 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80041a0:	4806      	ldr	r0, [pc, #24]	; (80041bc <prvPortStartFirstTask+0x1c>)
 80041a2:	6800      	ldr	r0, [r0, #0]
 80041a4:	6800      	ldr	r0, [r0, #0]
 80041a6:	f380 8808 	msr	MSP, r0
 80041aa:	b662      	cpsie	i
 80041ac:	b661      	cpsie	f
 80041ae:	f3bf 8f4f 	dsb	sy
 80041b2:	f3bf 8f6f 	isb	sy
 80041b6:	df00      	svc	0
 80041b8:	bf00      	nop
 80041ba:	0000      	.short	0x0000
 80041bc:	e000ed08 	.word	0xe000ed08

080041c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80041c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80041d0 <vPortEnableVFP+0x10>
 80041c4:	6801      	ldr	r1, [r0, #0]
 80041c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80041ca:	6001      	str	r1, [r0, #0]
 80041cc:	4770      	bx	lr
 80041ce:	0000      	.short	0x0000
 80041d0:	e000ed88 	.word	0xe000ed88

080041d4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80041d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041d8:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80041dc:	4b07      	ldr	r3, [pc, #28]	; (80041fc <pxPortInitialiseStack+0x28>)
 80041de:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80041e2:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80041e6:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80041ea:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80041ee:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80041f2:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80041f6:	3844      	subs	r0, #68	; 0x44
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	08004171 	.word	0x08004171

08004200 <SVC_Handler>:
	__asm volatile (
 8004200:	4b07      	ldr	r3, [pc, #28]	; (8004220 <pxCurrentTCBConst2>)
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	6808      	ldr	r0, [r1, #0]
 8004206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800420a:	f380 8809 	msr	PSP, r0
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f04f 0000 	mov.w	r0, #0
 8004216:	f380 8811 	msr	BASEPRI, r0
 800421a:	4770      	bx	lr
 800421c:	f3af 8000 	nop.w

08004220 <pxCurrentTCBConst2>:
 8004220:	20003d78 	.word	0x20003d78

08004224 <vPortEnterCritical>:
 8004224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004234:	4a0a      	ldr	r2, [pc, #40]	; (8004260 <vPortEnterCritical+0x3c>)
 8004236:	6813      	ldr	r3, [r2, #0]
 8004238:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800423a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800423c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800423e:	d10d      	bne.n	800425c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004240:	4b08      	ldr	r3, [pc, #32]	; (8004264 <vPortEnterCritical+0x40>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004248:	d008      	beq.n	800425c <vPortEnterCritical+0x38>
 800424a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800424e:	f383 8811 	msr	BASEPRI, r3
 8004252:	f3bf 8f6f 	isb	sy
 8004256:	f3bf 8f4f 	dsb	sy
 800425a:	e7fe      	b.n	800425a <vPortEnterCritical+0x36>
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	20000088 	.word	0x20000088
 8004264:	e000ed04 	.word	0xe000ed04

08004268 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8004268:	4a08      	ldr	r2, [pc, #32]	; (800428c <vPortExitCritical+0x24>)
 800426a:	6813      	ldr	r3, [r2, #0]
 800426c:	b943      	cbnz	r3, 8004280 <vPortExitCritical+0x18>
 800426e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004272:	f383 8811 	msr	BASEPRI, r3
 8004276:	f3bf 8f6f 	isb	sy
 800427a:	f3bf 8f4f 	dsb	sy
 800427e:	e7fe      	b.n	800427e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8004280:	3b01      	subs	r3, #1
 8004282:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004284:	b90b      	cbnz	r3, 800428a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004286:	f383 8811 	msr	BASEPRI, r3
 800428a:	4770      	bx	lr
 800428c:	20000088 	.word	0x20000088

08004290 <PendSV_Handler>:
	__asm volatile
 8004290:	f3ef 8009 	mrs	r0, PSP
 8004294:	f3bf 8f6f 	isb	sy
 8004298:	4b15      	ldr	r3, [pc, #84]	; (80042f0 <pxCurrentTCBConst>)
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	f01e 0f10 	tst.w	lr, #16
 80042a0:	bf08      	it	eq
 80042a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80042a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042aa:	6010      	str	r0, [r2, #0]
 80042ac:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80042b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80042b4:	f380 8811 	msr	BASEPRI, r0
 80042b8:	f3bf 8f4f 	dsb	sy
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f000 fc76 	bl	8004bb0 <vTaskSwitchContext>
 80042c4:	f04f 0000 	mov.w	r0, #0
 80042c8:	f380 8811 	msr	BASEPRI, r0
 80042cc:	bc08      	pop	{r3}
 80042ce:	6819      	ldr	r1, [r3, #0]
 80042d0:	6808      	ldr	r0, [r1, #0]
 80042d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d6:	f01e 0f10 	tst.w	lr, #16
 80042da:	bf08      	it	eq
 80042dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80042e0:	f380 8809 	msr	PSP, r0
 80042e4:	f3bf 8f6f 	isb	sy
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	f3af 8000 	nop.w

080042f0 <pxCurrentTCBConst>:
 80042f0:	20003d78 	.word	0x20003d78

080042f4 <SysTick_Handler>:
{
 80042f4:	b508      	push	{r3, lr}
	__asm volatile
 80042f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fa:	f383 8811 	msr	BASEPRI, r3
 80042fe:	f3bf 8f6f 	isb	sy
 8004302:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8004306:	f000 faeb 	bl	80048e0 <xTaskIncrementTick>
 800430a:	b118      	cbz	r0, 8004314 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800430c:	4b03      	ldr	r3, [pc, #12]	; (800431c <SysTick_Handler+0x28>)
 800430e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004312:	601a      	str	r2, [r3, #0]
	__asm volatile
 8004314:	2300      	movs	r3, #0
 8004316:	f383 8811 	msr	BASEPRI, r3
 800431a:	bd08      	pop	{r3, pc}
 800431c:	e000ed04 	.word	0xe000ed04

08004320 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004320:	4b06      	ldr	r3, [pc, #24]	; (800433c <vPortSetupTimerInterrupt+0x1c>)
 8004322:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	fbb3 f3f2 	udiv	r3, r3, r2
 800432c:	4a04      	ldr	r2, [pc, #16]	; (8004340 <vPortSetupTimerInterrupt+0x20>)
 800432e:	3b01      	subs	r3, #1
 8004330:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004332:	4b04      	ldr	r3, [pc, #16]	; (8004344 <vPortSetupTimerInterrupt+0x24>)
 8004334:	2207      	movs	r2, #7
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	2000008c 	.word	0x2000008c
 8004340:	e000e014 	.word	0xe000e014
 8004344:	e000e010 	.word	0xe000e010

08004348 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004348:	4b31      	ldr	r3, [pc, #196]	; (8004410 <xPortStartScheduler+0xc8>)
 800434a:	4a32      	ldr	r2, [pc, #200]	; (8004414 <xPortStartScheduler+0xcc>)
{
 800434c:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800434e:	6819      	ldr	r1, [r3, #0]
 8004350:	4291      	cmp	r1, r2
 8004352:	d108      	bne.n	8004366 <xPortStartScheduler+0x1e>
	__asm volatile
 8004354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004358:	f383 8811 	msr	BASEPRI, r3
 800435c:	f3bf 8f6f 	isb	sy
 8004360:	f3bf 8f4f 	dsb	sy
 8004364:	e7fe      	b.n	8004364 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	4b2b      	ldr	r3, [pc, #172]	; (8004418 <xPortStartScheduler+0xd0>)
 800436a:	429a      	cmp	r2, r3
 800436c:	d108      	bne.n	8004380 <xPortStartScheduler+0x38>
 800436e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004372:	f383 8811 	msr	BASEPRI, r3
 8004376:	f3bf 8f6f 	isb	sy
 800437a:	f3bf 8f4f 	dsb	sy
 800437e:	e7fe      	b.n	800437e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004380:	4b26      	ldr	r3, [pc, #152]	; (800441c <xPortStartScheduler+0xd4>)
 8004382:	781a      	ldrb	r2, [r3, #0]
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004388:	22ff      	movs	r2, #255	; 0xff
 800438a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800438c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800438e:	4a24      	ldr	r2, [pc, #144]	; (8004420 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004390:	b2db      	uxtb	r3, r3
 8004392:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004396:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800439a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800439e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80043a0:	4b20      	ldr	r3, [pc, #128]	; (8004424 <xPortStartScheduler+0xdc>)
 80043a2:	2207      	movs	r2, #7
 80043a4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043a6:	2100      	movs	r1, #0
 80043a8:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80043ac:	0600      	lsls	r0, r0, #24
 80043ae:	f102 34ff 	add.w	r4, r2, #4294967295
 80043b2:	d423      	bmi.n	80043fc <xPortStartScheduler+0xb4>
 80043b4:	b101      	cbz	r1, 80043b8 <xPortStartScheduler+0x70>
 80043b6:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80043bc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 80043c0:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80043c2:	9b01      	ldr	r3, [sp, #4]
 80043c4:	4a15      	ldr	r2, [pc, #84]	; (800441c <xPortStartScheduler+0xd4>)
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80043ca:	4b17      	ldr	r3, [pc, #92]	; (8004428 <xPortStartScheduler+0xe0>)
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80043d2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80043da:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80043dc:	f7ff ffa0 	bl	8004320 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80043e0:	4b12      	ldr	r3, [pc, #72]	; (800442c <xPortStartScheduler+0xe4>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 80043e6:	f7ff feeb 	bl	80041c0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80043ea:	4a11      	ldr	r2, [pc, #68]	; (8004430 <xPortStartScheduler+0xe8>)
 80043ec:	6813      	ldr	r3, [r2, #0]
 80043ee:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80043f2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80043f4:	f7ff fed4 	bl	80041a0 <prvPortStartFirstTask>
	prvTaskExitError();
 80043f8:	f7ff feba 	bl	8004170 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80043fc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8004400:	0052      	lsls	r2, r2, #1
 8004402:	b2d2      	uxtb	r2, r2
 8004404:	f88d 2003 	strb.w	r2, [sp, #3]
 8004408:	2101      	movs	r1, #1
 800440a:	4622      	mov	r2, r4
 800440c:	e7cc      	b.n	80043a8 <xPortStartScheduler+0x60>
 800440e:	bf00      	nop
 8004410:	e000ed00 	.word	0xe000ed00
 8004414:	410fc271 	.word	0x410fc271
 8004418:	410fc270 	.word	0x410fc270
 800441c:	e000e400 	.word	0xe000e400
 8004420:	20000159 	.word	0x20000159
 8004424:	2000015c 	.word	0x2000015c
 8004428:	e000ed20 	.word	0xe000ed20
 800442c:	20000088 	.word	0x20000088
 8004430:	e000ef34 	.word	0xe000ef34

08004434 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004434:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004436:	4b0f      	ldr	r3, [pc, #60]	; (8004474 <prvInsertBlockIntoFreeList+0x40>)
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	4282      	cmp	r2, r0
 800443c:	d318      	bcc.n	8004470 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800443e:	685c      	ldr	r4, [r3, #4]
 8004440:	1919      	adds	r1, r3, r4
 8004442:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004444:	bf01      	itttt	eq
 8004446:	6841      	ldreq	r1, [r0, #4]
 8004448:	4618      	moveq	r0, r3
 800444a:	1909      	addeq	r1, r1, r4
 800444c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800444e:	6844      	ldr	r4, [r0, #4]
 8004450:	1901      	adds	r1, r0, r4
 8004452:	428a      	cmp	r2, r1
 8004454:	d107      	bne.n	8004466 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004456:	4908      	ldr	r1, [pc, #32]	; (8004478 <prvInsertBlockIntoFreeList+0x44>)
 8004458:	6809      	ldr	r1, [r1, #0]
 800445a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800445c:	bf1f      	itttt	ne
 800445e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004460:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004462:	1909      	addne	r1, r1, r4
 8004464:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004466:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004468:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800446a:	bf18      	it	ne
 800446c:	6018      	strne	r0, [r3, #0]
 800446e:	bd10      	pop	{r4, pc}
 8004470:	4613      	mov	r3, r2
 8004472:	e7e1      	b.n	8004438 <prvInsertBlockIntoFreeList+0x4>
 8004474:	20003d70 	.word	0x20003d70
 8004478:	20000160 	.word	0x20000160

0800447c <pvPortMalloc>:
{
 800447c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004480:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8004482:	f000 fa25 	bl	80048d0 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004486:	493e      	ldr	r1, [pc, #248]	; (8004580 <pvPortMalloc+0x104>)
 8004488:	4d3e      	ldr	r5, [pc, #248]	; (8004584 <pvPortMalloc+0x108>)
 800448a:	680b      	ldr	r3, [r1, #0]
 800448c:	bb0b      	cbnz	r3, 80044d2 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800448e:	4a3e      	ldr	r2, [pc, #248]	; (8004588 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004490:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004492:	bf1f      	itttt	ne
 8004494:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004496:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800449a:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 800449e:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044a0:	bf14      	ite	ne
 80044a2:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80044a4:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80044a8:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80044aa:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80044ac:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044b0:	4e36      	ldr	r6, [pc, #216]	; (800458c <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 80044b2:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80044b4:	2000      	movs	r0, #0
 80044b6:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80044b8:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 80044ba:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80044bc:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044be:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80044c0:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044c2:	4b33      	ldr	r3, [pc, #204]	; (8004590 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80044c4:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044c6:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80044c8:	4b32      	ldr	r3, [pc, #200]	; (8004594 <pvPortMalloc+0x118>)
 80044ca:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80044cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80044d0:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80044d2:	682f      	ldr	r7, [r5, #0]
 80044d4:	4227      	tst	r7, r4
 80044d6:	d116      	bne.n	8004506 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 80044d8:	2c00      	cmp	r4, #0
 80044da:	d041      	beq.n	8004560 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 80044dc:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80044e0:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80044e2:	bf1c      	itt	ne
 80044e4:	f023 0307 	bicne.w	r3, r3, #7
 80044e8:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80044ea:	b163      	cbz	r3, 8004506 <pvPortMalloc+0x8a>
 80044ec:	4a29      	ldr	r2, [pc, #164]	; (8004594 <pvPortMalloc+0x118>)
 80044ee:	6816      	ldr	r6, [r2, #0]
 80044f0:	42b3      	cmp	r3, r6
 80044f2:	4690      	mov	r8, r2
 80044f4:	d807      	bhi.n	8004506 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 80044f6:	4a25      	ldr	r2, [pc, #148]	; (800458c <pvPortMalloc+0x110>)
 80044f8:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80044fa:	6868      	ldr	r0, [r5, #4]
 80044fc:	4283      	cmp	r3, r0
 80044fe:	d804      	bhi.n	800450a <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8004500:	6809      	ldr	r1, [r1, #0]
 8004502:	428d      	cmp	r5, r1
 8004504:	d107      	bne.n	8004516 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8004506:	2400      	movs	r4, #0
 8004508:	e02a      	b.n	8004560 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800450a:	682c      	ldr	r4, [r5, #0]
 800450c:	2c00      	cmp	r4, #0
 800450e:	d0f7      	beq.n	8004500 <pvPortMalloc+0x84>
 8004510:	462a      	mov	r2, r5
 8004512:	4625      	mov	r5, r4
 8004514:	e7f1      	b.n	80044fa <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004516:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004518:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800451a:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800451c:	1ac2      	subs	r2, r0, r3
 800451e:	2a10      	cmp	r2, #16
 8004520:	d90f      	bls.n	8004542 <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004522:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004524:	0741      	lsls	r1, r0, #29
 8004526:	d008      	beq.n	800453a <pvPortMalloc+0xbe>
 8004528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	e7fe      	b.n	8004538 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800453a:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800453c:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800453e:	f7ff ff79 	bl	8004434 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004542:	4913      	ldr	r1, [pc, #76]	; (8004590 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004544:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004546:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004548:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800454a:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800454c:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 800454e:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004552:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004556:	bf38      	it	cc
 8004558:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800455a:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800455c:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800455e:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8004560:	f000 fa50 	bl	8004a04 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004564:	0763      	lsls	r3, r4, #29
 8004566:	d008      	beq.n	800457a <pvPortMalloc+0xfe>
 8004568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456c:	f383 8811 	msr	BASEPRI, r3
 8004570:	f3bf 8f6f 	isb	sy
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	e7fe      	b.n	8004578 <pvPortMalloc+0xfc>
}
 800457a:	4620      	mov	r0, r4
 800457c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004580:	20000160 	.word	0x20000160
 8004584:	20003d64 	.word	0x20003d64
 8004588:	20000164 	.word	0x20000164
 800458c:	20003d70 	.word	0x20003d70
 8004590:	20003d6c 	.word	0x20003d6c
 8004594:	20003d68 	.word	0x20003d68

08004598 <vPortFree>:
{
 8004598:	b510      	push	{r4, lr}
	if( pv != NULL )
 800459a:	4604      	mov	r4, r0
 800459c:	b370      	cbz	r0, 80045fc <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800459e:	4a18      	ldr	r2, [pc, #96]	; (8004600 <vPortFree+0x68>)
 80045a0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80045a4:	6812      	ldr	r2, [r2, #0]
 80045a6:	4213      	tst	r3, r2
 80045a8:	d108      	bne.n	80045bc <vPortFree+0x24>
 80045aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ae:	f383 8811 	msr	BASEPRI, r3
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	f3bf 8f4f 	dsb	sy
 80045ba:	e7fe      	b.n	80045ba <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80045bc:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80045c0:	b141      	cbz	r1, 80045d4 <vPortFree+0x3c>
 80045c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c6:	f383 8811 	msr	BASEPRI, r3
 80045ca:	f3bf 8f6f 	isb	sy
 80045ce:	f3bf 8f4f 	dsb	sy
 80045d2:	e7fe      	b.n	80045d2 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80045d4:	ea23 0302 	bic.w	r3, r3, r2
 80045d8:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80045dc:	f000 f978 	bl	80048d0 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045e0:	4a08      	ldr	r2, [pc, #32]	; (8004604 <vPortFree+0x6c>)
 80045e2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80045e6:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045e8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80045ec:	440b      	add	r3, r1
 80045ee:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80045f0:	f7ff ff20 	bl	8004434 <prvInsertBlockIntoFreeList>
}
 80045f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80045f8:	f000 ba04 	b.w	8004a04 <xTaskResumeAll>
 80045fc:	bd10      	pop	{r4, pc}
 80045fe:	bf00      	nop
 8004600:	20003d64 	.word	0x20003d64
 8004604:	20003d68 	.word	0x20003d68

08004608 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004608:	4a06      	ldr	r2, [pc, #24]	; (8004624 <prvResetNextTaskUnblockTime+0x1c>)
 800460a:	6813      	ldr	r3, [r2, #0]
 800460c:	6819      	ldr	r1, [r3, #0]
 800460e:	4b06      	ldr	r3, [pc, #24]	; (8004628 <prvResetNextTaskUnblockTime+0x20>)
 8004610:	b919      	cbnz	r1, 800461a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004612:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800461a:	6812      	ldr	r2, [r2, #0]
 800461c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800461e:	68d2      	ldr	r2, [r2, #12]
 8004620:	6852      	ldr	r2, [r2, #4]
 8004622:	e7f8      	b.n	8004616 <prvResetNextTaskUnblockTime+0xe>
 8004624:	20003d7c 	.word	0x20003d7c
 8004628:	20003e54 	.word	0x20003e54

0800462c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800462c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800462e:	4b1b      	ldr	r3, [pc, #108]	; (800469c <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004630:	4e1b      	ldr	r6, [pc, #108]	; (80046a0 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8004632:	681d      	ldr	r5, [r3, #0]
{
 8004634:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004636:	6830      	ldr	r0, [r6, #0]
 8004638:	3004      	adds	r0, #4
{
 800463a:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800463c:	f7ff fd88 	bl	8004150 <uxListRemove>
 8004640:	4633      	mov	r3, r6
 8004642:	b940      	cbnz	r0, 8004656 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004644:	6831      	ldr	r1, [r6, #0]
 8004646:	4e17      	ldr	r6, [pc, #92]	; (80046a4 <prvAddCurrentTaskToDelayedList+0x78>)
 8004648:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800464a:	6832      	ldr	r2, [r6, #0]
 800464c:	2001      	movs	r0, #1
 800464e:	4088      	lsls	r0, r1
 8004650:	ea22 0200 	bic.w	r2, r2, r0
 8004654:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004656:	1c62      	adds	r2, r4, #1
 8004658:	d107      	bne.n	800466a <prvAddCurrentTaskToDelayedList+0x3e>
 800465a:	b137      	cbz	r7, 800466a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800465c:	6819      	ldr	r1, [r3, #0]
 800465e:	4812      	ldr	r0, [pc, #72]	; (80046a8 <prvAddCurrentTaskToDelayedList+0x7c>)
 8004660:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004662:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004666:	f7ff bd50 	b.w	800410a <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800466a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800466c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800466e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004670:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8004672:	d907      	bls.n	8004684 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004674:	4a0d      	ldr	r2, [pc, #52]	; (80046ac <prvAddCurrentTaskToDelayedList+0x80>)
 8004676:	6810      	ldr	r0, [r2, #0]
 8004678:	6819      	ldr	r1, [r3, #0]
}
 800467a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800467e:	3104      	adds	r1, #4
 8004680:	f7ff bd4f 	b.w	8004122 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004684:	4a0a      	ldr	r2, [pc, #40]	; (80046b0 <prvAddCurrentTaskToDelayedList+0x84>)
 8004686:	6810      	ldr	r0, [r2, #0]
 8004688:	6819      	ldr	r1, [r3, #0]
 800468a:	3104      	adds	r1, #4
 800468c:	f7ff fd49 	bl	8004122 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004690:	4b08      	ldr	r3, [pc, #32]	; (80046b4 <prvAddCurrentTaskToDelayedList+0x88>)
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8004696:	bf38      	it	cc
 8004698:	601c      	strcc	r4, [r3, #0]
 800469a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800469c:	20003e9c 	.word	0x20003e9c
 80046a0:	20003d78 	.word	0x20003d78
 80046a4:	20003e24 	.word	0x20003e24
 80046a8:	20003e74 	.word	0x20003e74
 80046ac:	20003d80 	.word	0x20003d80
 80046b0:	20003d7c 	.word	0x20003d7c
 80046b4:	20003e54 	.word	0x20003e54

080046b8 <xTaskCreate>:
	{
 80046b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046bc:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 80046c0:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046c2:	4650      	mov	r0, sl
	{
 80046c4:	460f      	mov	r7, r1
 80046c6:	4699      	mov	r9, r3
 80046c8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046ca:	f7ff fed7 	bl	800447c <pvPortMalloc>
			if( pxStack != NULL )
 80046ce:	4605      	mov	r5, r0
 80046d0:	2800      	cmp	r0, #0
 80046d2:	f000 8096 	beq.w	8004802 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80046d6:	2054      	movs	r0, #84	; 0x54
 80046d8:	f7ff fed0 	bl	800447c <pvPortMalloc>
				if( pxNewTCB != NULL )
 80046dc:	4604      	mov	r4, r0
 80046de:	2800      	cmp	r0, #0
 80046e0:	f000 808c 	beq.w	80047fc <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80046e4:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 80046e8:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80046ea:	4455      	add	r5, sl
 80046ec:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80046ee:	f025 0a07 	bic.w	sl, r5, #7
 80046f2:	f100 0234 	add.w	r2, r0, #52	; 0x34
 80046f6:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80046f8:	7859      	ldrb	r1, [r3, #1]
 80046fa:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 80046fe:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8004702:	b109      	cbz	r1, 8004708 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004704:	42bb      	cmp	r3, r7
 8004706:	d1f7      	bne.n	80046f8 <xTaskCreate+0x40>
 8004708:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800470a:	2d06      	cmp	r5, #6
 800470c:	bf28      	it	cs
 800470e:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004710:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004714:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8004716:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004718:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800471a:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800471c:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8004720:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004724:	f7ff fcee 	bl	8004104 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004728:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800472c:	f104 0018 	add.w	r0, r4, #24
 8004730:	f7ff fce8 	bl	8004104 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8004734:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004738:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800473a:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800473c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800473e:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004742:	464a      	mov	r2, r9
 8004744:	4641      	mov	r1, r8
 8004746:	4650      	mov	r0, sl
 8004748:	f7ff fd44 	bl	80041d4 <pxPortInitialiseStack>
 800474c:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 800474e:	b106      	cbz	r6, 8004752 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004750:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8004752:	f7ff fd67 	bl	8004224 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004756:	4b32      	ldr	r3, [pc, #200]	; (8004820 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8004758:	4e32      	ldr	r6, [pc, #200]	; (8004824 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8004850 <xTaskCreate+0x198>
 8004760:	3201      	adds	r2, #1
 8004762:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004764:	6835      	ldr	r5, [r6, #0]
 8004766:	2d00      	cmp	r5, #0
 8004768:	d14e      	bne.n	8004808 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800476a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d11d      	bne.n	80047ae <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004772:	eb08 0005 	add.w	r0, r8, r5
 8004776:	3514      	adds	r5, #20
 8004778:	f7ff fcb9 	bl	80040ee <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800477c:	2d8c      	cmp	r5, #140	; 0x8c
 800477e:	d1f8      	bne.n	8004772 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8004780:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8004854 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8004784:	4d28      	ldr	r5, [pc, #160]	; (8004828 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8004786:	4648      	mov	r0, r9
 8004788:	f7ff fcb1 	bl	80040ee <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800478c:	4628      	mov	r0, r5
 800478e:	f7ff fcae 	bl	80040ee <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004792:	4826      	ldr	r0, [pc, #152]	; (800482c <xTaskCreate+0x174>)
 8004794:	f7ff fcab 	bl	80040ee <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8004798:	4825      	ldr	r0, [pc, #148]	; (8004830 <xTaskCreate+0x178>)
 800479a:	f7ff fca8 	bl	80040ee <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800479e:	4825      	ldr	r0, [pc, #148]	; (8004834 <xTaskCreate+0x17c>)
 80047a0:	f7ff fca5 	bl	80040ee <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80047a4:	4b24      	ldr	r3, [pc, #144]	; (8004838 <xTaskCreate+0x180>)
 80047a6:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80047aa:	4b24      	ldr	r3, [pc, #144]	; (800483c <xTaskCreate+0x184>)
 80047ac:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 80047ae:	4a24      	ldr	r2, [pc, #144]	; (8004840 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 80047b0:	4924      	ldr	r1, [pc, #144]	; (8004844 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 80047b2:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80047b4:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80047b6:	3301      	adds	r3, #1
 80047b8:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80047ba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80047bc:	2501      	movs	r5, #1
 80047be:	fa05 f302 	lsl.w	r3, r5, r2
 80047c2:	4303      	orrs	r3, r0
 80047c4:	2014      	movs	r0, #20
 80047c6:	600b      	str	r3, [r1, #0]
 80047c8:	fb00 8002 	mla	r0, r0, r2, r8
 80047cc:	4639      	mov	r1, r7
 80047ce:	f7ff fc9c 	bl	800410a <vListInsertEnd>
	taskEXIT_CRITICAL();
 80047d2:	f7ff fd49 	bl	8004268 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80047d6:	4b1c      	ldr	r3, [pc, #112]	; (8004848 <xTaskCreate+0x190>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	b163      	cbz	r3, 80047f6 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80047dc:	6833      	ldr	r3, [r6, #0]
 80047de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d207      	bcs.n	80047f6 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 80047e6:	4b19      	ldr	r3, [pc, #100]	; (800484c <xTaskCreate+0x194>)
 80047e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	f3bf 8f6f 	isb	sy
	}
 80047f6:	4628      	mov	r0, r5
 80047f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 80047fc:	4628      	mov	r0, r5
 80047fe:	f7ff fecb 	bl	8004598 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004802:	f04f 35ff 	mov.w	r5, #4294967295
 8004806:	e7f6      	b.n	80047f6 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8004808:	4b0f      	ldr	r3, [pc, #60]	; (8004848 <xTaskCreate+0x190>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1ce      	bne.n	80047ae <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004810:	6833      	ldr	r3, [r6, #0]
 8004812:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004814:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004816:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8004818:	bf98      	it	ls
 800481a:	6034      	strls	r4, [r6, #0]
 800481c:	e7c7      	b.n	80047ae <xTaskCreate+0xf6>
 800481e:	bf00      	nop
 8004820:	20003e10 	.word	0x20003e10
 8004824:	20003d78 	.word	0x20003d78
 8004828:	20003e3c 	.word	0x20003e3c
 800482c:	20003e5c 	.word	0x20003e5c
 8004830:	20003e88 	.word	0x20003e88
 8004834:	20003e74 	.word	0x20003e74
 8004838:	20003d7c 	.word	0x20003d7c
 800483c:	20003d80 	.word	0x20003d80
 8004840:	20003e20 	.word	0x20003e20
 8004844:	20003e24 	.word	0x20003e24
 8004848:	20003e70 	.word	0x20003e70
 800484c:	e000ed04 	.word	0xe000ed04
 8004850:	20003d84 	.word	0x20003d84
 8004854:	20003e28 	.word	0x20003e28

08004858 <vTaskStartScheduler>:
{
 8004858:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800485a:	4b17      	ldr	r3, [pc, #92]	; (80048b8 <vTaskStartScheduler+0x60>)
 800485c:	9301      	str	r3, [sp, #4]
 800485e:	2400      	movs	r4, #0
 8004860:	9400      	str	r4, [sp, #0]
 8004862:	4623      	mov	r3, r4
 8004864:	2280      	movs	r2, #128	; 0x80
 8004866:	4915      	ldr	r1, [pc, #84]	; (80048bc <vTaskStartScheduler+0x64>)
 8004868:	4815      	ldr	r0, [pc, #84]	; (80048c0 <vTaskStartScheduler+0x68>)
 800486a:	f7ff ff25 	bl	80046b8 <xTaskCreate>
	if( xReturn == pdPASS )
 800486e:	2801      	cmp	r0, #1
 8004870:	d114      	bne.n	800489c <vTaskStartScheduler+0x44>
 8004872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8004882:	4b10      	ldr	r3, [pc, #64]	; (80048c4 <vTaskStartScheduler+0x6c>)
 8004884:	f04f 32ff 	mov.w	r2, #4294967295
 8004888:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800488a:	4b0f      	ldr	r3, [pc, #60]	; (80048c8 <vTaskStartScheduler+0x70>)
 800488c:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800488e:	4b0f      	ldr	r3, [pc, #60]	; (80048cc <vTaskStartScheduler+0x74>)
 8004890:	601c      	str	r4, [r3, #0]
}
 8004892:	b002      	add	sp, #8
 8004894:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8004898:	f7ff bd56 	b.w	8004348 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800489c:	3001      	adds	r0, #1
 800489e:	d108      	bne.n	80048b2 <vTaskStartScheduler+0x5a>
 80048a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048a4:	f383 8811 	msr	BASEPRI, r3
 80048a8:	f3bf 8f6f 	isb	sy
 80048ac:	f3bf 8f4f 	dsb	sy
 80048b0:	e7fe      	b.n	80048b0 <vTaskStartScheduler+0x58>
}
 80048b2:	b002      	add	sp, #8
 80048b4:	bd10      	pop	{r4, pc}
 80048b6:	bf00      	nop
 80048b8:	20003e50 	.word	0x20003e50
 80048bc:	080063fd 	.word	0x080063fd
 80048c0:	08004b3d 	.word	0x08004b3d
 80048c4:	20003e54 	.word	0x20003e54
 80048c8:	20003e70 	.word	0x20003e70
 80048cc:	20003e9c 	.word	0x20003e9c

080048d0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80048d0:	4a02      	ldr	r2, [pc, #8]	; (80048dc <vTaskSuspendAll+0xc>)
 80048d2:	6813      	ldr	r3, [r2, #0]
 80048d4:	3301      	adds	r3, #1
 80048d6:	6013      	str	r3, [r2, #0]
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	20003e1c 	.word	0x20003e1c

080048e0 <xTaskIncrementTick>:
{
 80048e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048e4:	4b3c      	ldr	r3, [pc, #240]	; (80049d8 <xTaskIncrementTick+0xf8>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d153      	bne.n	8004994 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 80048ec:	4b3b      	ldr	r3, [pc, #236]	; (80049dc <xTaskIncrementTick+0xfc>)
 80048ee:	681c      	ldr	r4, [r3, #0]
 80048f0:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80048f2:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80048f4:	b9bc      	cbnz	r4, 8004926 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80048f6:	4b3a      	ldr	r3, [pc, #232]	; (80049e0 <xTaskIncrementTick+0x100>)
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	6812      	ldr	r2, [r2, #0]
 80048fc:	b142      	cbz	r2, 8004910 <xTaskIncrementTick+0x30>
 80048fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004902:	f383 8811 	msr	BASEPRI, r3
 8004906:	f3bf 8f6f 	isb	sy
 800490a:	f3bf 8f4f 	dsb	sy
 800490e:	e7fe      	b.n	800490e <xTaskIncrementTick+0x2e>
 8004910:	4a34      	ldr	r2, [pc, #208]	; (80049e4 <xTaskIncrementTick+0x104>)
 8004912:	6819      	ldr	r1, [r3, #0]
 8004914:	6810      	ldr	r0, [r2, #0]
 8004916:	6018      	str	r0, [r3, #0]
 8004918:	6011      	str	r1, [r2, #0]
 800491a:	4a33      	ldr	r2, [pc, #204]	; (80049e8 <xTaskIncrementTick+0x108>)
 800491c:	6813      	ldr	r3, [r2, #0]
 800491e:	3301      	adds	r3, #1
 8004920:	6013      	str	r3, [r2, #0]
 8004922:	f7ff fe71 	bl	8004608 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004926:	4d31      	ldr	r5, [pc, #196]	; (80049ec <xTaskIncrementTick+0x10c>)
 8004928:	4f31      	ldr	r7, [pc, #196]	; (80049f0 <xTaskIncrementTick+0x110>)
 800492a:	682b      	ldr	r3, [r5, #0]
 800492c:	429c      	cmp	r4, r3
 800492e:	f04f 0b00 	mov.w	fp, #0
 8004932:	d33e      	bcc.n	80049b2 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004934:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80049e0 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8004938:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8004a00 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800493c:	f8d8 2000 	ldr.w	r2, [r8]
 8004940:	6812      	ldr	r2, [r2, #0]
 8004942:	bb72      	cbnz	r2, 80049a2 <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004944:	f04f 32ff 	mov.w	r2, #4294967295
 8004948:	602a      	str	r2, [r5, #0]
					break;
 800494a:	e032      	b.n	80049b2 <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800494c:	f106 0a04 	add.w	sl, r6, #4
 8004950:	4650      	mov	r0, sl
 8004952:	f7ff fbfd 	bl	8004150 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004956:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8004958:	b119      	cbz	r1, 8004962 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800495a:	f106 0018 	add.w	r0, r6, #24
 800495e:	f7ff fbf7 	bl	8004150 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004962:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004964:	f8d9 3000 	ldr.w	r3, [r9]
 8004968:	2201      	movs	r2, #1
 800496a:	fa02 f100 	lsl.w	r1, r2, r0
 800496e:	4319      	orrs	r1, r3
 8004970:	4b20      	ldr	r3, [pc, #128]	; (80049f4 <xTaskIncrementTick+0x114>)
 8004972:	f8c9 1000 	str.w	r1, [r9]
 8004976:	f04f 0e14 	mov.w	lr, #20
 800497a:	4651      	mov	r1, sl
 800497c:	fb0e 3000 	mla	r0, lr, r0, r3
 8004980:	f7ff fbc3 	bl	800410a <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004984:	6838      	ldr	r0, [r7, #0]
 8004986:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8004988:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800498a:	4291      	cmp	r1, r2
 800498c:	bf28      	it	cs
 800498e:	f04f 0b01 	movcs.w	fp, #1
 8004992:	e7d3      	b.n	800493c <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8004994:	4a18      	ldr	r2, [pc, #96]	; (80049f8 <xTaskIncrementTick+0x118>)
 8004996:	6813      	ldr	r3, [r2, #0]
 8004998:	3301      	adds	r3, #1
 800499a:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800499c:	f04f 0b00 	mov.w	fp, #0
 80049a0:	e011      	b.n	80049c6 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80049a2:	f8d8 2000 	ldr.w	r2, [r8]
 80049a6:	68d2      	ldr	r2, [r2, #12]
 80049a8:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80049aa:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80049ac:	428c      	cmp	r4, r1
 80049ae:	d2cd      	bcs.n	800494c <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 80049b0:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80049b2:	683a      	ldr	r2, [r7, #0]
 80049b4:	4b0f      	ldr	r3, [pc, #60]	; (80049f4 <xTaskIncrementTick+0x114>)
 80049b6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80049b8:	2214      	movs	r2, #20
 80049ba:	434a      	muls	r2, r1
 80049bc:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80049be:	2a02      	cmp	r2, #2
 80049c0:	bf28      	it	cs
 80049c2:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80049c6:	4a0d      	ldr	r2, [pc, #52]	; (80049fc <xTaskIncrementTick+0x11c>)
 80049c8:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80049ca:	2a00      	cmp	r2, #0
 80049cc:	bf18      	it	ne
 80049ce:	f04f 0b01 	movne.w	fp, #1
}
 80049d2:	4658      	mov	r0, fp
 80049d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049d8:	20003e1c 	.word	0x20003e1c
 80049dc:	20003e9c 	.word	0x20003e9c
 80049e0:	20003d7c 	.word	0x20003d7c
 80049e4:	20003d80 	.word	0x20003d80
 80049e8:	20003e58 	.word	0x20003e58
 80049ec:	20003e54 	.word	0x20003e54
 80049f0:	20003d78 	.word	0x20003d78
 80049f4:	20003d84 	.word	0x20003d84
 80049f8:	20003e18 	.word	0x20003e18
 80049fc:	20003ea0 	.word	0x20003ea0
 8004a00:	20003e24 	.word	0x20003e24

08004a04 <xTaskResumeAll>:
{
 8004a04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8004a08:	4c31      	ldr	r4, [pc, #196]	; (8004ad0 <xTaskResumeAll+0xcc>)
 8004a0a:	6823      	ldr	r3, [r4, #0]
 8004a0c:	b943      	cbnz	r3, 8004a20 <xTaskResumeAll+0x1c>
 8004a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a12:	f383 8811 	msr	BASEPRI, r3
 8004a16:	f3bf 8f6f 	isb	sy
 8004a1a:	f3bf 8f4f 	dsb	sy
 8004a1e:	e7fe      	b.n	8004a1e <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8004a20:	f7ff fc00 	bl	8004224 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8004a24:	6823      	ldr	r3, [r4, #0]
 8004a26:	3b01      	subs	r3, #1
 8004a28:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a2a:	6824      	ldr	r4, [r4, #0]
 8004a2c:	b12c      	cbz	r4, 8004a3a <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8004a2e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004a30:	f7ff fc1a 	bl	8004268 <vPortExitCritical>
}
 8004a34:	4620      	mov	r0, r4
 8004a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a3a:	4b26      	ldr	r3, [pc, #152]	; (8004ad4 <xTaskResumeAll+0xd0>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d0f5      	beq.n	8004a2e <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a42:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8004aec <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8004a46:	4f24      	ldr	r7, [pc, #144]	; (8004ad8 <xTaskResumeAll+0xd4>)
 8004a48:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8004af0 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a4c:	f8d9 3000 	ldr.w	r3, [r9]
 8004a50:	b9e3      	cbnz	r3, 8004a8c <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8004a52:	b10c      	cbz	r4, 8004a58 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8004a54:	f7ff fdd8 	bl	8004608 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004a58:	4d20      	ldr	r5, [pc, #128]	; (8004adc <xTaskResumeAll+0xd8>)
 8004a5a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004a5c:	b144      	cbz	r4, 8004a70 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8004a5e:	4e20      	ldr	r6, [pc, #128]	; (8004ae0 <xTaskResumeAll+0xdc>)
 8004a60:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8004a62:	f7ff ff3d 	bl	80048e0 <xTaskIncrementTick>
 8004a66:	b100      	cbz	r0, 8004a6a <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8004a68:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004a6a:	3c01      	subs	r4, #1
 8004a6c:	d1f9      	bne.n	8004a62 <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8004a6e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8004a70:	4b1b      	ldr	r3, [pc, #108]	; (8004ae0 <xTaskResumeAll+0xdc>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d0da      	beq.n	8004a2e <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8004a78:	4b1a      	ldr	r3, [pc, #104]	; (8004ae4 <xTaskResumeAll+0xe0>)
 8004a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004a88:	2401      	movs	r4, #1
 8004a8a:	e7d1      	b.n	8004a30 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004a8c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8004a90:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a92:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a94:	f104 0018 	add.w	r0, r4, #24
 8004a98:	f7ff fb5a 	bl	8004150 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a9c:	4630      	mov	r0, r6
 8004a9e:	f7ff fb57 	bl	8004150 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004aa2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004aa4:	6839      	ldr	r1, [r7, #0]
 8004aa6:	2501      	movs	r5, #1
 8004aa8:	fa05 f302 	lsl.w	r3, r5, r2
 8004aac:	2014      	movs	r0, #20
 8004aae:	430b      	orrs	r3, r1
 8004ab0:	fb00 8002 	mla	r0, r0, r2, r8
 8004ab4:	4631      	mov	r1, r6
 8004ab6:	603b      	str	r3, [r7, #0]
 8004ab8:	f7ff fb27 	bl	800410a <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004abc:	4b0a      	ldr	r3, [pc, #40]	; (8004ae8 <xTaskResumeAll+0xe4>)
 8004abe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac4:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8004ac6:	bf24      	itt	cs
 8004ac8:	4b05      	ldrcs	r3, [pc, #20]	; (8004ae0 <xTaskResumeAll+0xdc>)
 8004aca:	601d      	strcs	r5, [r3, #0]
 8004acc:	e7be      	b.n	8004a4c <xTaskResumeAll+0x48>
 8004ace:	bf00      	nop
 8004ad0:	20003e1c 	.word	0x20003e1c
 8004ad4:	20003e10 	.word	0x20003e10
 8004ad8:	20003e24 	.word	0x20003e24
 8004adc:	20003e18 	.word	0x20003e18
 8004ae0:	20003ea0 	.word	0x20003ea0
 8004ae4:	e000ed04 	.word	0xe000ed04
 8004ae8:	20003d78 	.word	0x20003d78
 8004aec:	20003e5c 	.word	0x20003e5c
 8004af0:	20003d84 	.word	0x20003d84

08004af4 <vTaskDelay>:
	{
 8004af4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004af6:	b940      	cbnz	r0, 8004b0a <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8004af8:	4b0e      	ldr	r3, [pc, #56]	; (8004b34 <vTaskDelay+0x40>)
 8004afa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004afe:	601a      	str	r2, [r3, #0]
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8004b0a:	4b0b      	ldr	r3, [pc, #44]	; (8004b38 <vTaskDelay+0x44>)
 8004b0c:	6819      	ldr	r1, [r3, #0]
 8004b0e:	b141      	cbz	r1, 8004b22 <vTaskDelay+0x2e>
 8004b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	e7fe      	b.n	8004b20 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004b22:	f7ff fed5 	bl	80048d0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b26:	f7ff fd81 	bl	800462c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8004b2a:	f7ff ff6b 	bl	8004a04 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8004b2e:	2800      	cmp	r0, #0
 8004b30:	d0e2      	beq.n	8004af8 <vTaskDelay+0x4>
 8004b32:	bd08      	pop	{r3, pc}
 8004b34:	e000ed04 	.word	0xe000ed04
 8004b38:	20003e1c 	.word	0x20003e1c

08004b3c <prvIdleTask>:
{
 8004b3c:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004b3e:	4e17      	ldr	r6, [pc, #92]	; (8004b9c <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004b40:	4c17      	ldr	r4, [pc, #92]	; (8004ba0 <prvIdleTask+0x64>)
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	b963      	cbnz	r3, 8004b60 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004b46:	4b17      	ldr	r3, [pc, #92]	; (8004ba4 <prvIdleTask+0x68>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d9f8      	bls.n	8004b40 <prvIdleTask+0x4>
				taskYIELD();
 8004b4e:	4b16      	ldr	r3, [pc, #88]	; (8004ba8 <prvIdleTask+0x6c>)
 8004b50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b54:	601a      	str	r2, [r3, #0]
 8004b56:	f3bf 8f4f 	dsb	sy
 8004b5a:	f3bf 8f6f 	isb	sy
 8004b5e:	e7ef      	b.n	8004b40 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8004b60:	f7ff feb6 	bl	80048d0 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004b64:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8004b66:	f7ff ff4d 	bl	8004a04 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8004b6a:	2d00      	cmp	r5, #0
 8004b6c:	d0e9      	beq.n	8004b42 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8004b6e:	f7ff fb59 	bl	8004224 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004b72:	68f3      	ldr	r3, [r6, #12]
 8004b74:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b76:	1d28      	adds	r0, r5, #4
 8004b78:	f7ff faea 	bl	8004150 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004b7c:	4a0b      	ldr	r2, [pc, #44]	; (8004bac <prvIdleTask+0x70>)
 8004b7e:	6813      	ldr	r3, [r2, #0]
 8004b80:	3b01      	subs	r3, #1
 8004b82:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	3b01      	subs	r3, #1
 8004b88:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8004b8a:	f7ff fb6d 	bl	8004268 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8004b8e:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8004b90:	f7ff fd02 	bl	8004598 <vPortFree>
			vPortFree( pxTCB );
 8004b94:	4628      	mov	r0, r5
 8004b96:	f7ff fcff 	bl	8004598 <vPortFree>
 8004b9a:	e7d2      	b.n	8004b42 <prvIdleTask+0x6>
 8004b9c:	20003e88 	.word	0x20003e88
 8004ba0:	20003e14 	.word	0x20003e14
 8004ba4:	20003d84 	.word	0x20003d84
 8004ba8:	e000ed04 	.word	0xe000ed04
 8004bac:	20003e10 	.word	0x20003e10

08004bb0 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004bb0:	4b17      	ldr	r3, [pc, #92]	; (8004c10 <vTaskSwitchContext+0x60>)
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	4b17      	ldr	r3, [pc, #92]	; (8004c14 <vTaskSwitchContext+0x64>)
{
 8004bb6:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004bb8:	b112      	cbz	r2, 8004bc0 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8004bba:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004bbc:	601a      	str	r2, [r3, #0]
 8004bbe:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8004bc0:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004bc2:	4b15      	ldr	r3, [pc, #84]	; (8004c18 <vTaskSwitchContext+0x68>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8004bc6:	fab3 f383 	clz	r3, r3
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	f1c3 031f 	rsb	r3, r3, #31
 8004bd0:	2214      	movs	r2, #20
 8004bd2:	4912      	ldr	r1, [pc, #72]	; (8004c1c <vTaskSwitchContext+0x6c>)
 8004bd4:	435a      	muls	r2, r3
 8004bd6:	1888      	adds	r0, r1, r2
 8004bd8:	588c      	ldr	r4, [r1, r2]
 8004bda:	b944      	cbnz	r4, 8004bee <vTaskSwitchContext+0x3e>
	__asm volatile
 8004bdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be0:	f383 8811 	msr	BASEPRI, r3
 8004be4:	f3bf 8f6f 	isb	sy
 8004be8:	f3bf 8f4f 	dsb	sy
 8004bec:	e7fe      	b.n	8004bec <vTaskSwitchContext+0x3c>
 8004bee:	6844      	ldr	r4, [r0, #4]
 8004bf0:	3208      	adds	r2, #8
 8004bf2:	6864      	ldr	r4, [r4, #4]
 8004bf4:	6044      	str	r4, [r0, #4]
 8004bf6:	440a      	add	r2, r1
 8004bf8:	4294      	cmp	r4, r2
 8004bfa:	bf04      	itt	eq
 8004bfc:	6862      	ldreq	r2, [r4, #4]
 8004bfe:	6042      	streq	r2, [r0, #4]
 8004c00:	2214      	movs	r2, #20
 8004c02:	fb02 1303 	mla	r3, r2, r3, r1
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	68da      	ldr	r2, [r3, #12]
 8004c0a:	4b05      	ldr	r3, [pc, #20]	; (8004c20 <vTaskSwitchContext+0x70>)
 8004c0c:	e7d6      	b.n	8004bbc <vTaskSwitchContext+0xc>
 8004c0e:	bf00      	nop
 8004c10:	20003e1c 	.word	0x20003e1c
 8004c14:	20003ea0 	.word	0x20003ea0
 8004c18:	20003e24 	.word	0x20003e24
 8004c1c:	20003d84 	.word	0x20003d84
 8004c20:	20003d78 	.word	0x20003d78

08004c24 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8004c24:	b508      	push	{r3, lr}

  hcan1.Instance = CAN1;
 8004c26:	480c      	ldr	r0, [pc, #48]	; (8004c58 <MX_CAN1_Init+0x34>)
  hcan1.Init.Prescaler = 16;
 8004c28:	4b0c      	ldr	r3, [pc, #48]	; (8004c5c <MX_CAN1_Init+0x38>)
 8004c2a:	f04f 0e10 	mov.w	lr, #16
 8004c2e:	e880 4008 	stmia.w	r0, {r3, lr}
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004c32:	2300      	movs	r3, #0
 8004c34:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004c36:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8004c38:	6103      	str	r3, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8004c3a:	6143      	str	r3, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8004c3c:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8004c3e:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8004c40:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8004c42:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8004c44:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8004c46:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004c48:	f7fc fc8a 	bl	8001560 <HAL_CAN_Init>
 8004c4c:	b118      	cbz	r0, 8004c56 <MX_CAN1_Init+0x32>
  {
    Error_Handler();
  }

}
 8004c4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004c52:	f000 bbfb 	b.w	800544c <Error_Handler>
 8004c56:	bd08      	pop	{r3, pc}
 8004c58:	20003f9c 	.word	0x20003f9c
 8004c5c:	40006400 	.word	0x40006400

08004c60 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8004c60:	b510      	push	{r4, lr}
 8004c62:	4604      	mov	r4, r0
 8004c64:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c66:	2214      	movs	r2, #20
 8004c68:	2100      	movs	r1, #0
 8004c6a:	a803      	add	r0, sp, #12
 8004c6c:	f001 fa61 	bl	8006132 <memset>
  if(canHandle->Instance==CAN1)
 8004c70:	6822      	ldr	r2, [r4, #0]
 8004c72:	4b13      	ldr	r3, [pc, #76]	; (8004cc0 <HAL_CAN_MspInit+0x60>)
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d121      	bne.n	8004cbc <HAL_CAN_MspInit+0x5c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004c78:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	9101      	str	r1, [sp, #4]
 8004c80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c82:	4810      	ldr	r0, [pc, #64]	; (8004cc4 <HAL_CAN_MspInit+0x64>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004c84:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004c88:	641a      	str	r2, [r3, #64]	; 0x40
 8004c8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c8c:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8004c90:	9201      	str	r2, [sp, #4]
 8004c92:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c94:	9102      	str	r1, [sp, #8]
 8004c96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c98:	f042 0208 	orr.w	r2, r2, #8
 8004c9c:	631a      	str	r2, [r3, #48]	; 0x30
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca0:	f003 0308 	and.w	r3, r3, #8
 8004ca4:	9302      	str	r3, [sp, #8]
 8004ca6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cac:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cae:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cb0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004cb2:	2309      	movs	r3, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb4:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004cb6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004cb8:	f7fc fda0 	bl	80017fc <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8004cbc:	b008      	add	sp, #32
 8004cbe:	bd10      	pop	{r4, pc}
 8004cc0:	40006400 	.word	0x40006400
 8004cc4:	40020c00 	.word	0x40020c00

08004cc8 <MX_DMA2D_Init>:

/* DMA2D init function */
void MX_DMA2D_Init(void)
{

  hdma2d.Instance = DMA2D;
 8004cc8:	480d      	ldr	r0, [pc, #52]	; (8004d00 <MX_DMA2D_Init+0x38>)
{
 8004cca:	b508      	push	{r3, lr}
  hdma2d.Instance = DMA2D;
 8004ccc:	4b0d      	ldr	r3, [pc, #52]	; (8004d04 <MX_DMA2D_Init+0x3c>)
 8004cce:	6003      	str	r3, [r0, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8004cd0:	2300      	movs	r3, #0
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
  hdma2d.Init.OutputOffset = 0;
  hdma2d.LayerCfg[1].InputOffset = 0;
 8004cd2:	6283      	str	r3, [r0, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8004cd4:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8004cd6:	6303      	str	r3, [r0, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8004cd8:	6343      	str	r3, [r0, #52]	; 0x34
  hdma2d.Init.Mode = DMA2D_M2M;
 8004cda:	6043      	str	r3, [r0, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8004cdc:	6083      	str	r3, [r0, #8]
  hdma2d.Init.OutputOffset = 0;
 8004cde:	60c3      	str	r3, [r0, #12]
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8004ce0:	f7fc fd0c 	bl	80016fc <HAL_DMA2D_Init>
 8004ce4:	b108      	cbz	r0, 8004cea <MX_DMA2D_Init+0x22>
  {
    Error_Handler();
 8004ce6:	f000 fbb1 	bl	800544c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8004cea:	2101      	movs	r1, #1
 8004cec:	4804      	ldr	r0, [pc, #16]	; (8004d00 <MX_DMA2D_Init+0x38>)
 8004cee:	f7fc fd31 	bl	8001754 <HAL_DMA2D_ConfigLayer>
 8004cf2:	b118      	cbz	r0, 8004cfc <MX_DMA2D_Init+0x34>
  {
    Error_Handler();
  }

}
 8004cf4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004cf8:	f000 bba8 	b.w	800544c <Error_Handler>
 8004cfc:	bd08      	pop	{r3, pc}
 8004cfe:	bf00      	nop
 8004d00:	20003fc4 	.word	0x20003fc4
 8004d04:	4002b000 	.word	0x4002b000

08004d08 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{

  if(dma2dHandle->Instance==DMA2D)
 8004d08:	6802      	ldr	r2, [r0, #0]
 8004d0a:	4b09      	ldr	r3, [pc, #36]	; (8004d30 <HAL_DMA2D_MspInit+0x28>)
 8004d0c:	429a      	cmp	r2, r3
{
 8004d0e:	b082      	sub	sp, #8
  if(dma2dHandle->Instance==DMA2D)
 8004d10:	d10b      	bne.n	8004d2a <HAL_DMA2D_MspInit+0x22>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8004d12:	2300      	movs	r3, #0
 8004d14:	9301      	str	r3, [sp, #4]
 8004d16:	4b07      	ldr	r3, [pc, #28]	; (8004d34 <HAL_DMA2D_MspInit+0x2c>)
 8004d18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d1a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004d1e:	631a      	str	r2, [r3, #48]	; 0x30
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d26:	9301      	str	r3, [sp, #4]
 8004d28:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8004d2a:	b002      	add	sp, #8
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	4002b000 	.word	0x4002b000
 8004d34:	40023800 	.word	0x40023800

08004d38 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8004d38:	b508      	push	{r3, lr}
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8004d3a:	f000 fd5b 	bl	80057f4 <MX_USB_DEVICE_Init>

  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8004d3e:	2001      	movs	r0, #1
 8004d40:	f7ff f9cd 	bl	80040de <osDelay>
 8004d44:	e7fb      	b.n	8004d3e <StartDefaultTask+0x6>
	...

08004d48 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8004d48:	b530      	push	{r4, r5, lr}
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8004d4a:	4d07      	ldr	r5, [pc, #28]	; (8004d68 <MX_FREERTOS_Init+0x20>)
 8004d4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
void MX_FREERTOS_Init(void) {
 8004d4e:	b087      	sub	sp, #28
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8004d50:	ac01      	add	r4, sp, #4
 8004d52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d54:	682b      	ldr	r3, [r5, #0]
 8004d56:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8004d58:	2100      	movs	r1, #0
 8004d5a:	a801      	add	r0, sp, #4
 8004d5c:	f7ff f9a7 	bl	80040ae <osThreadCreate>
 8004d60:	4b02      	ldr	r3, [pc, #8]	; (8004d6c <MX_FREERTOS_Init+0x24>)
 8004d62:	6018      	str	r0, [r3, #0]
}
 8004d64:	b007      	add	sp, #28
 8004d66:	bd30      	pop	{r4, r5, pc}
 8004d68:	080063a0 	.word	0x080063a0
 8004d6c:	20004004 	.word	0x20004004

08004d70 <MX_GPIO_Init>:
        * EXTI
     PC9   ------> I2C3_SDA
     PA8   ------> I2C3_SCL
*/
void MX_GPIO_Init(void)
{
 8004d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d72:	b08f      	sub	sp, #60	; 0x3c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d74:	2214      	movs	r2, #20
 8004d76:	2100      	movs	r1, #0
 8004d78:	a809      	add	r0, sp, #36	; 0x24
 8004d7a:	f001 f9da 	bl	8006132 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d7e:	4b37      	ldr	r3, [pc, #220]	; (8004e5c <MX_GPIO_Init+0xec>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d80:	4837      	ldr	r0, [pc, #220]	; (8004e60 <MX_GPIO_Init+0xf0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d82:	2200      	movs	r2, #0
 8004d84:	9201      	str	r2, [sp, #4]
 8004d86:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d88:	f041 0104 	orr.w	r1, r1, #4
 8004d8c:	6319      	str	r1, [r3, #48]	; 0x30
 8004d8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d90:	f001 0104 	and.w	r1, r1, #4
 8004d94:	9101      	str	r1, [sp, #4]
 8004d96:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004d98:	9202      	str	r2, [sp, #8]
 8004d9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004d9c:	f041 0120 	orr.w	r1, r1, #32
 8004da0:	6319      	str	r1, [r3, #48]	; 0x30
 8004da2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004da4:	f001 0120 	and.w	r1, r1, #32
 8004da8:	9102      	str	r1, [sp, #8]
 8004daa:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004dac:	9203      	str	r2, [sp, #12]
 8004dae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004db0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8004db4:	6319      	str	r1, [r3, #48]	; 0x30
 8004db6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004db8:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004dbc:	9103      	str	r1, [sp, #12]
 8004dbe:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dc0:	9204      	str	r2, [sp, #16]
 8004dc2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dc4:	f041 0101 	orr.w	r1, r1, #1
 8004dc8:	6319      	str	r1, [r3, #48]	; 0x30
 8004dca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dcc:	f001 0101 	and.w	r1, r1, #1
 8004dd0:	9104      	str	r1, [sp, #16]
 8004dd2:	9904      	ldr	r1, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dd4:	9205      	str	r2, [sp, #20]
 8004dd6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dd8:	f041 0102 	orr.w	r1, r1, #2
 8004ddc:	6319      	str	r1, [r3, #48]	; 0x30
 8004dde:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004de0:	f001 0102 	and.w	r1, r1, #2
 8004de4:	9105      	str	r1, [sp, #20]
 8004de6:	9905      	ldr	r1, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004de8:	9206      	str	r2, [sp, #24]
 8004dea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004dec:	f041 0110 	orr.w	r1, r1, #16
 8004df0:	6319      	str	r1, [r3, #48]	; 0x30
 8004df2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004df4:	f001 0110 	and.w	r1, r1, #16
 8004df8:	9106      	str	r1, [sp, #24]
 8004dfa:	9906      	ldr	r1, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004dfc:	9207      	str	r2, [sp, #28]
 8004dfe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e00:	f041 0108 	orr.w	r1, r1, #8
 8004e04:	6319      	str	r1, [r3, #48]	; 0x30
 8004e06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e08:	f001 0108 	and.w	r1, r1, #8
 8004e0c:	9107      	str	r1, [sp, #28]
 8004e0e:	9907      	ldr	r1, [sp, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004e10:	9208      	str	r2, [sp, #32]
 8004e12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e18:	631a      	str	r2, [r3, #48]	; 0x30
 8004e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e20:	9308      	str	r3, [sp, #32]
 8004e22:	9b08      	ldr	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e24:	2712      	movs	r7, #18
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e26:	f44f 7300 	mov.w	r3, #512	; 0x200
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e2a:	2601      	movs	r6, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e2c:	2503      	movs	r5, #3
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004e2e:	2404      	movs	r4, #4
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e30:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e32:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e34:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e36:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e38:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004e3a:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e3c:	f7fc fcde 	bl	80017fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004e40:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e44:	a909      	add	r1, sp, #36	; 0x24
 8004e46:	4807      	ldr	r0, [pc, #28]	; (8004e64 <MX_GPIO_Init+0xf4>)
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004e48:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004e4a:	970a      	str	r7, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e4c:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e4e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004e50:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e52:	f7fc fcd3 	bl	80017fc <HAL_GPIO_Init>

}
 8004e56:	b00f      	add	sp, #60	; 0x3c
 8004e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	40023800 	.word	0x40023800
 8004e60:	40020800 	.word	0x40020800
 8004e64:	40020000 	.word	0x40020000

08004e68 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004e68:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8004e6a:	4813      	ldr	r0, [pc, #76]	; (8004eb8 <MX_I2C1_Init+0x50>)
  hi2c1.Init.ClockSpeed = 400000;
 8004e6c:	4b13      	ldr	r3, [pc, #76]	; (8004ebc <MX_I2C1_Init+0x54>)
 8004e6e:	f8df e050 	ldr.w	lr, [pc, #80]	; 8004ec0 <MX_I2C1_Init+0x58>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 8004e76:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004e7e:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e80:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004e82:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004e84:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004e86:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e88:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004e8a:	f7fc fda3 	bl	80019d4 <HAL_I2C_Init>
 8004e8e:	b108      	cbz	r0, 8004e94 <MX_I2C1_Init+0x2c>
  {
    Error_Handler();
 8004e90:	f000 fadc 	bl	800544c <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004e94:	2100      	movs	r1, #0
 8004e96:	4808      	ldr	r0, [pc, #32]	; (8004eb8 <MX_I2C1_Init+0x50>)
 8004e98:	f7fc fe0a 	bl	8001ab0 <HAL_I2CEx_ConfigAnalogFilter>
 8004e9c:	b108      	cbz	r0, 8004ea2 <MX_I2C1_Init+0x3a>
  {
    Error_Handler();
 8004e9e:	f000 fad5 	bl	800544c <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	4804      	ldr	r0, [pc, #16]	; (8004eb8 <MX_I2C1_Init+0x50>)
 8004ea6:	f7fc fe22 	bl	8001aee <HAL_I2CEx_ConfigDigitalFilter>
 8004eaa:	b118      	cbz	r0, 8004eb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
  }

}
 8004eac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004eb0:	f000 bacc 	b.w	800544c <Error_Handler>
 8004eb4:	bd08      	pop	{r3, pc}
 8004eb6:	bf00      	nop
 8004eb8:	2000405c 	.word	0x2000405c
 8004ebc:	40005400 	.word	0x40005400
 8004ec0:	00061a80 	.word	0x00061a80

08004ec4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8004ec4:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 8004ec6:	4813      	ldr	r0, [pc, #76]	; (8004f14 <MX_I2C2_Init+0x50>)
  hi2c2.Init.ClockSpeed = 100000;
 8004ec8:	4b13      	ldr	r3, [pc, #76]	; (8004f18 <MX_I2C2_Init+0x54>)
 8004eca:	f8df e050 	ldr.w	lr, [pc, #80]	; 8004f1c <MX_I2C2_Init+0x58>
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ece:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 100000;
 8004ed2:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004eda:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004edc:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ede:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004ee0:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004ee2:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ee4:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004ee6:	f7fc fd75 	bl	80019d4 <HAL_I2C_Init>
 8004eea:	b108      	cbz	r0, 8004ef0 <MX_I2C2_Init+0x2c>
  {
    Error_Handler();
 8004eec:	f000 faae 	bl	800544c <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	4808      	ldr	r0, [pc, #32]	; (8004f14 <MX_I2C2_Init+0x50>)
 8004ef4:	f7fc fddc 	bl	8001ab0 <HAL_I2CEx_ConfigAnalogFilter>
 8004ef8:	b108      	cbz	r0, 8004efe <MX_I2C2_Init+0x3a>
  {
    Error_Handler();
 8004efa:	f000 faa7 	bl	800544c <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004efe:	2100      	movs	r1, #0
 8004f00:	4804      	ldr	r0, [pc, #16]	; (8004f14 <MX_I2C2_Init+0x50>)
 8004f02:	f7fc fdf4 	bl	8001aee <HAL_I2CEx_ConfigDigitalFilter>
 8004f06:	b118      	cbz	r0, 8004f10 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
  }

}
 8004f08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004f0c:	f000 ba9e 	b.w	800544c <Error_Handler>
 8004f10:	bd08      	pop	{r3, pc}
 8004f12:	bf00      	nop
 8004f14:	20004008 	.word	0x20004008
 8004f18:	40005800 	.word	0x40005800
 8004f1c:	000186a0 	.word	0x000186a0

08004f20 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004f20:	4770      	bx	lr
	...

08004f24 <HAL_I2C_MspInit>:

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004f24:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f26:	2214      	movs	r2, #20
{
 8004f28:	b08b      	sub	sp, #44	; 0x2c
 8004f2a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	eb0d 0002 	add.w	r0, sp, r2
 8004f32:	f001 f8fe 	bl	8006132 <memset>
  if(i2cHandle->Instance==I2C1)
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	4a27      	ldr	r2, [pc, #156]	; (8004fd8 <HAL_I2C_MspInit+0xb4>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d125      	bne.n	8004f8a <HAL_I2C_MspInit+0x66>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f3e:	4c27      	ldr	r4, [pc, #156]	; (8004fdc <HAL_I2C_MspInit+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f40:	4827      	ldr	r0, [pc, #156]	; (8004fe0 <HAL_I2C_MspInit+0xbc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f42:	2500      	movs	r5, #0
 8004f44:	9501      	str	r5, [sp, #4]
 8004f46:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f48:	f043 0302 	orr.w	r3, r3, #2
 8004f4c:	6323      	str	r3, [r4, #48]	; 0x30
 8004f4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f50:	f003 0302 	and.w	r3, r3, #2
 8004f54:	9301      	str	r3, [sp, #4]
 8004f56:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004f58:	23c0      	movs	r3, #192	; 0xc0
 8004f5a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004f5c:	2312      	movs	r3, #18
 8004f5e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f60:	2301      	movs	r3, #1
 8004f62:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f64:	2303      	movs	r3, #3
 8004f66:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f68:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004f6a:	2304      	movs	r3, #4
 8004f6c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f6e:	f7fc fc45 	bl	80017fc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004f72:	9502      	str	r5, [sp, #8]
 8004f74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004f7a:	6423      	str	r3, [r4, #64]	; 0x40
 8004f7c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f82:	9302      	str	r3, [sp, #8]
 8004f84:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8004f86:	b00b      	add	sp, #44	; 0x2c
 8004f88:	bd30      	pop	{r4, r5, pc}
  else if(i2cHandle->Instance==I2C2)
 8004f8a:	4a16      	ldr	r2, [pc, #88]	; (8004fe4 <HAL_I2C_MspInit+0xc0>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d1fa      	bne.n	8004f86 <HAL_I2C_MspInit+0x62>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f90:	4c12      	ldr	r4, [pc, #72]	; (8004fdc <HAL_I2C_MspInit+0xb8>)
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004f92:	4815      	ldr	r0, [pc, #84]	; (8004fe8 <HAL_I2C_MspInit+0xc4>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004f94:	2500      	movs	r5, #0
 8004f96:	9503      	str	r5, [sp, #12]
 8004f98:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f9a:	f043 0320 	orr.w	r3, r3, #32
 8004f9e:	6323      	str	r3, [r4, #48]	; 0x30
 8004fa0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004fa2:	f003 0320 	and.w	r3, r3, #32
 8004fa6:	9303      	str	r3, [sp, #12]
 8004fa8:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004faa:	2212      	movs	r2, #18
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004fac:	2303      	movs	r3, #3
 8004fae:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004fb0:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fb2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004fb4:	2201      	movs	r2, #1
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004fb6:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004fb8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004fba:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004fbc:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004fbe:	f7fc fc1d 	bl	80017fc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004fc2:	9504      	str	r5, [sp, #16]
 8004fc4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fc6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004fca:	6423      	str	r3, [r4, #64]	; 0x40
 8004fcc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fd2:	9304      	str	r3, [sp, #16]
 8004fd4:	9b04      	ldr	r3, [sp, #16]
}
 8004fd6:	e7d6      	b.n	8004f86 <HAL_I2C_MspInit+0x62>
 8004fd8:	40005400 	.word	0x40005400
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	40020400 	.word	0x40020400
 8004fe4:	40005800 	.word	0x40005800
 8004fe8:	40021400 	.word	0x40021400

08004fec <MX_LTDC_Init>:
LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
	ACTIVE_H = (VSYNC + LCD_HEIGHT + VBP - 1);
 8004fec:	4b4b      	ldr	r3, [pc, #300]	; (800511c <MX_LTDC_Init+0x130>)
 8004fee:	494c      	ldr	r1, [pc, #304]	; (8005120 <MX_LTDC_Init+0x134>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4b4c      	ldr	r3, [pc, #304]	; (8005124 <MX_LTDC_Init+0x138>)
{
 8004ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
	ACTIVE_H = (VSYNC + LCD_HEIGHT + VBP - 1);
 8004ff6:	681d      	ldr	r5, [r3, #0]
 8004ff8:	4b4b      	ldr	r3, [pc, #300]	; (8005128 <MX_LTDC_Init+0x13c>)
	ACTIVE_W = (HSYNC + LCD_WIDTH + HBP - 1);
 8004ffa:	4f4c      	ldr	r7, [pc, #304]	; (800512c <MX_LTDC_Init+0x140>)
	ACTIVE_H = (VSYNC + LCD_HEIGHT + VBP - 1);
 8004ffc:	681e      	ldr	r6, [r3, #0]
 8004ffe:	1953      	adds	r3, r2, r5
 8005000:	4433      	add	r3, r6
 8005002:	3b01      	subs	r3, #1
 8005004:	600b      	str	r3, [r1, #0]
	ACTIVE_W = (HSYNC + LCD_WIDTH + HBP - 1);
 8005006:	494a      	ldr	r1, [pc, #296]	; (8005130 <MX_LTDC_Init+0x144>)
 8005008:	4b4a      	ldr	r3, [pc, #296]	; (8005134 <MX_LTDC_Init+0x148>)
 800500a:	6808      	ldr	r0, [r1, #0]
 800500c:	494a      	ldr	r1, [pc, #296]	; (8005138 <MX_LTDC_Init+0x14c>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	680c      	ldr	r4, [r1, #0]
 8005012:	1819      	adds	r1, r3, r0
 8005014:	4421      	add	r1, r4
 8005016:	3901      	subs	r1, #1
 8005018:	6039      	str	r1, [r7, #0]

	TOTAL_HEIGHT = (VSYNC + VBP + LCD_HEIGHT + VFP - 1);
 800501a:	4948      	ldr	r1, [pc, #288]	; (800513c <MX_LTDC_Init+0x150>)
 800501c:	4432      	add	r2, r6
 800501e:	6809      	ldr	r1, [r1, #0]
 8005020:	442a      	add	r2, r5
 8005022:	440a      	add	r2, r1
 8005024:	4946      	ldr	r1, [pc, #280]	; (8005140 <MX_LTDC_Init+0x154>)
 8005026:	3a01      	subs	r2, #1
 8005028:	600a      	str	r2, [r1, #0]
	TOTAL_WIDTH = (HSYNC + HBP + LCD_WIDTH + HFP - 1);
 800502a:	4a46      	ldr	r2, [pc, #280]	; (8005144 <MX_LTDC_Init+0x158>)
 800502c:	4423      	add	r3, r4
 800502e:	6812      	ldr	r2, [r2, #0]
 8005030:	4403      	add	r3, r0
 8005032:	4413      	add	r3, r2
 8005034:	4a44      	ldr	r2, [pc, #272]	; (8005148 <MX_LTDC_Init+0x15c>)
{
 8005036:	b09b      	sub	sp, #108	; 0x6c
	TOTAL_WIDTH = (HSYNC + HBP + LCD_WIDTH + HFP - 1);
 8005038:	3b01      	subs	r3, #1
 800503a:	6013      	str	r3, [r2, #0]


  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800503c:	2100      	movs	r1, #0
 800503e:	2234      	movs	r2, #52	; 0x34
 8005040:	4668      	mov	r0, sp
 8005042:	f001 f876 	bl	8006132 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8005046:	2234      	movs	r2, #52	; 0x34
 8005048:	2100      	movs	r1, #0
 800504a:	eb0d 0002 	add.w	r0, sp, r2
 800504e:	f001 f870 	bl	8006132 <memset>

  hltdc.Instance = LTDC;
 8005052:	483e      	ldr	r0, [pc, #248]	; (800514c <MX_LTDC_Init+0x160>)
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8005054:	4b3e      	ldr	r3, [pc, #248]	; (8005150 <MX_LTDC_Init+0x164>)
 8005056:	2400      	movs	r4, #0
 8005058:	e880 0018 	stmia.w	r0, {r3, r4}
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
  hltdc.Init.HorizontalSync = 7;
 800505c:	2307      	movs	r3, #7
 800505e:	6143      	str	r3, [r0, #20]
  hltdc.Init.VerticalSync = 3;
 8005060:	2303      	movs	r3, #3
 8005062:	6183      	str	r3, [r0, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8005064:	230e      	movs	r3, #14
 8005066:	61c3      	str	r3, [r0, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8005068:	2305      	movs	r3, #5
 800506a:	6203      	str	r3, [r0, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800506c:	f240 238e 	movw	r3, #654	; 0x28e
 8005070:	6243      	str	r3, [r0, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8005072:	f240 13e5 	movw	r3, #485	; 0x1e5
 8005076:	6283      	str	r3, [r0, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8005078:	f44f 7325 	mov.w	r3, #660	; 0x294
 800507c:	62c3      	str	r3, [r0, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 800507e:	f240 13e7 	movw	r3, #487	; 0x1e7
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8005082:	6084      	str	r4, [r0, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8005084:	60c4      	str	r4, [r0, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8005086:	6104      	str	r4, [r0, #16]
  hltdc.Init.TotalHeigh = 487;
 8005088:	6303      	str	r3, [r0, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800508a:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800508e:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8005092:	f880 4036 	strb.w	r4, [r0, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8005096:	f7fc fdcf 	bl	8001c38 <HAL_LTDC_Init>
 800509a:	b108      	cbz	r0, 80050a0 <MX_LTDC_Init+0xb4>
  {
    Error_Handler();
 800509c:	f000 f9d6 	bl	800544c <Error_Handler>
  pLayerCfg.WindowY0 = 0;
  pLayerCfg.WindowY1 = 0;
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  pLayerCfg.Alpha = 0;
  pLayerCfg.Alpha0 = 0;
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80050a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80050a4:	9307      	str	r3, [sp, #28]
  pLayerCfg.ImageWidth = 0;
  pLayerCfg.ImageHeight = 0;
  pLayerCfg.Backcolor.Blue = 0;
  pLayerCfg.Backcolor.Green = 0;
  pLayerCfg.Backcolor.Red = 0;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80050a6:	2200      	movs	r2, #0
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80050a8:	2305      	movs	r3, #5
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80050aa:	4669      	mov	r1, sp
 80050ac:	4827      	ldr	r0, [pc, #156]	; (800514c <MX_LTDC_Init+0x160>)
  pLayerCfg.WindowX0 = 0;
 80050ae:	9400      	str	r4, [sp, #0]
  pLayerCfg.WindowX1 = 0;
 80050b0:	9401      	str	r4, [sp, #4]
  pLayerCfg.WindowY0 = 0;
 80050b2:	9402      	str	r4, [sp, #8]
  pLayerCfg.WindowY1 = 0;
 80050b4:	9403      	str	r4, [sp, #12]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80050b6:	9404      	str	r4, [sp, #16]
  pLayerCfg.Alpha = 0;
 80050b8:	9405      	str	r4, [sp, #20]
  pLayerCfg.Alpha0 = 0;
 80050ba:	9406      	str	r4, [sp, #24]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80050bc:	9308      	str	r3, [sp, #32]
  pLayerCfg.FBStartAdress = 0;
 80050be:	9409      	str	r4, [sp, #36]	; 0x24
  pLayerCfg.ImageWidth = 0;
 80050c0:	940a      	str	r4, [sp, #40]	; 0x28
  pLayerCfg.ImageHeight = 0;
 80050c2:	940b      	str	r4, [sp, #44]	; 0x2c
  pLayerCfg.Backcolor.Blue = 0;
 80050c4:	f88d 4030 	strb.w	r4, [sp, #48]	; 0x30
  pLayerCfg.Backcolor.Green = 0;
 80050c8:	f88d 4031 	strb.w	r4, [sp, #49]	; 0x31
  pLayerCfg.Backcolor.Red = 0;
 80050cc:	f88d 4032 	strb.w	r4, [sp, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80050d0:	f7fc fe1e 	bl	8001d10 <HAL_LTDC_ConfigLayer>
 80050d4:	b108      	cbz	r0, 80050da <MX_LTDC_Init+0xee>
  {
    Error_Handler();
 80050d6:	f000 f9b9 	bl	800544c <Error_Handler>
  pLayerCfg1.WindowY0 = 0;
  pLayerCfg1.WindowY1 = 0;
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
  pLayerCfg1.Alpha = 0;
  pLayerCfg1.Alpha0 = 0;
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80050da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80050de:	9214      	str	r2, [sp, #80]	; 0x50
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80050e0:	2205      	movs	r2, #5
  pLayerCfg1.WindowX0 = 0;
 80050e2:	2300      	movs	r3, #0
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80050e4:	9215      	str	r2, [sp, #84]	; 0x54
  pLayerCfg1.ImageWidth = 0;
  pLayerCfg1.ImageHeight = 0;
  pLayerCfg1.Backcolor.Blue = 0;
  pLayerCfg1.Backcolor.Green = 0;
  pLayerCfg1.Backcolor.Red = 0;
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80050e6:	a90d      	add	r1, sp, #52	; 0x34
 80050e8:	2201      	movs	r2, #1
 80050ea:	4818      	ldr	r0, [pc, #96]	; (800514c <MX_LTDC_Init+0x160>)
  pLayerCfg1.WindowX0 = 0;
 80050ec:	930d      	str	r3, [sp, #52]	; 0x34
  pLayerCfg1.WindowX1 = 0;
 80050ee:	930e      	str	r3, [sp, #56]	; 0x38
  pLayerCfg1.WindowY0 = 0;
 80050f0:	930f      	str	r3, [sp, #60]	; 0x3c
  pLayerCfg1.WindowY1 = 0;
 80050f2:	9310      	str	r3, [sp, #64]	; 0x40
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80050f4:	9311      	str	r3, [sp, #68]	; 0x44
  pLayerCfg1.Alpha = 0;
 80050f6:	9312      	str	r3, [sp, #72]	; 0x48
  pLayerCfg1.Alpha0 = 0;
 80050f8:	9313      	str	r3, [sp, #76]	; 0x4c
  pLayerCfg1.FBStartAdress = 0;
 80050fa:	9316      	str	r3, [sp, #88]	; 0x58
  pLayerCfg1.ImageWidth = 0;
 80050fc:	9317      	str	r3, [sp, #92]	; 0x5c
  pLayerCfg1.ImageHeight = 0;
 80050fe:	9318      	str	r3, [sp, #96]	; 0x60
  pLayerCfg1.Backcolor.Blue = 0;
 8005100:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
  pLayerCfg1.Backcolor.Green = 0;
 8005104:	f88d 3065 	strb.w	r3, [sp, #101]	; 0x65
  pLayerCfg1.Backcolor.Red = 0;
 8005108:	f88d 3066 	strb.w	r3, [sp, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800510c:	f7fc fe00 	bl	8001d10 <HAL_LTDC_ConfigLayer>
 8005110:	b108      	cbz	r0, 8005116 <MX_LTDC_Init+0x12a>
  {
    Error_Handler();
 8005112:	f000 f99b 	bl	800544c <Error_Handler>
  }

}
 8005116:	b01b      	add	sp, #108	; 0x6c
 8005118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800511a:	bf00      	nop
 800511c:	20003ec0 	.word	0x20003ec0
 8005120:	20003ec8 	.word	0x20003ec8
 8005124:	20003ea8 	.word	0x20003ea8
 8005128:	20003ebc 	.word	0x20003ebc
 800512c:	20003ec4 	.word	0x20003ec4
 8005130:	20003ea4 	.word	0x20003ea4
 8005134:	20003eb4 	.word	0x20003eb4
 8005138:	20003eb0 	.word	0x20003eb0
 800513c:	20003eb8 	.word	0x20003eb8
 8005140:	20003ed0 	.word	0x20003ed0
 8005144:	20003eac 	.word	0x20003eac
 8005148:	20003ecc 	.word	0x20003ecc
 800514c:	200040b0 	.word	0x200040b0
 8005150:	40016800 	.word	0x40016800

08005154 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8005154:	b570      	push	{r4, r5, r6, lr}
 8005156:	4604      	mov	r4, r0
 8005158:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800515a:	2214      	movs	r2, #20
 800515c:	2100      	movs	r1, #0
 800515e:	a807      	add	r0, sp, #28
 8005160:	f000 ffe7 	bl	8006132 <memset>
  if(ltdcHandle->Instance==LTDC)
 8005164:	6822      	ldr	r2, [r4, #0]
 8005166:	4b4e      	ldr	r3, [pc, #312]	; (80052a0 <HAL_LTDC_MspInit+0x14c>)
 8005168:	429a      	cmp	r2, r3
 800516a:	f040 8096 	bne.w	800529a <HAL_LTDC_MspInit+0x146>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800516e:	f503 4350 	add.w	r3, r3, #53248	; 0xd000
 8005172:	2400      	movs	r4, #0
 8005174:	9400      	str	r4, [sp, #0]
 8005176:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005178:	484a      	ldr	r0, [pc, #296]	; (80052a4 <HAL_LTDC_MspInit+0x150>)
    __HAL_RCC_LTDC_CLK_ENABLE();
 800517a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800517e:	645a      	str	r2, [r3, #68]	; 0x44
 8005180:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005182:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8005186:	9200      	str	r2, [sp, #0]
 8005188:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800518a:	9401      	str	r4, [sp, #4]
 800518c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800518e:	f042 0220 	orr.w	r2, r2, #32
 8005192:	631a      	str	r2, [r3, #48]	; 0x30
 8005194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005196:	f002 0220 	and.w	r2, r2, #32
 800519a:	9201      	str	r2, [sp, #4]
 800519c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800519e:	9402      	str	r4, [sp, #8]
 80051a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051a2:	f042 0201 	orr.w	r2, r2, #1
 80051a6:	631a      	str	r2, [r3, #48]	; 0x30
 80051a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051aa:	f002 0201 	and.w	r2, r2, #1
 80051ae:	9202      	str	r2, [sp, #8]
 80051b0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051b2:	9403      	str	r4, [sp, #12]
 80051b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051b6:	f042 0202 	orr.w	r2, r2, #2
 80051ba:	631a      	str	r2, [r3, #48]	; 0x30
 80051bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051be:	f002 0202 	and.w	r2, r2, #2
 80051c2:	9203      	str	r2, [sp, #12]
 80051c4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80051c6:	9404      	str	r4, [sp, #16]
 80051c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051ca:	f042 0210 	orr.w	r2, r2, #16
 80051ce:	631a      	str	r2, [r3, #48]	; 0x30
 80051d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051d2:	f002 0210 	and.w	r2, r2, #16
 80051d6:	9204      	str	r2, [sp, #16]
 80051d8:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80051da:	9405      	str	r4, [sp, #20]
 80051dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051de:	f042 0208 	orr.w	r2, r2, #8
 80051e2:	631a      	str	r2, [r3, #48]	; 0x30
 80051e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051e6:	f002 0208 	and.w	r2, r2, #8
 80051ea:	9205      	str	r2, [sp, #20]
 80051ec:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80051ee:	9406      	str	r4, [sp, #24]
 80051f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051f2:	f042 0204 	orr.w	r2, r2, #4
 80051f6:	631a      	str	r2, [r3, #48]	; 0x30
 80051f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051fa:	f003 0304 	and.w	r3, r3, #4
 80051fe:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005200:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005202:	260e      	movs	r6, #14
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005204:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005206:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005208:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800520c:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800520e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005210:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005212:	f7fc faf3 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 8005216:	f641 0358 	movw	r3, #6232	; 0x1858
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800521a:	a907      	add	r1, sp, #28
 800521c:	4822      	ldr	r0, [pc, #136]	; (80052a8 <HAL_LTDC_MspInit+0x154>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 800521e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005220:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005222:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005224:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005226:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005228:	f7fc fae8 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800522c:	2303      	movs	r3, #3
 800522e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005230:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8005232:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005234:	481d      	ldr	r0, [pc, #116]	; (80052ac <HAL_LTDC_MspInit+0x158>)
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8005236:	930b      	str	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005238:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800523a:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800523c:	940a      	str	r4, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800523e:	f7fc fadd 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8005242:	f44f 4358 	mov.w	r3, #55296	; 0xd800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005246:	a907      	add	r1, sp, #28
 8005248:	4819      	ldr	r0, [pc, #100]	; (80052b0 <HAL_LTDC_MspInit+0x15c>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 800524a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800524c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800524e:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005250:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005252:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005254:	f7fc fad2 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8005258:	f44f 6370 	mov.w	r3, #3840	; 0xf00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800525c:	a907      	add	r1, sp, #28
 800525e:	4813      	ldr	r0, [pc, #76]	; (80052ac <HAL_LTDC_MspInit+0x158>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 8005260:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005262:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005264:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005266:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005268:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800526a:	f7fc fac7 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_6;
 800526e:	f44f 6389 	mov.w	r3, #1096	; 0x448
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005272:	a907      	add	r1, sp, #28
 8005274:	480f      	ldr	r0, [pc, #60]	; (80052b4 <HAL_LTDC_MspInit+0x160>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_6;
 8005276:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005278:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800527a:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800527c:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800527e:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005280:	f7fc fabc 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8005284:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005288:	a907      	add	r1, sp, #28
 800528a:	480b      	ldr	r0, [pc, #44]	; (80052b8 <HAL_LTDC_MspInit+0x164>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 800528c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800528e:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005290:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005292:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8005294:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005296:	f7fc fab1 	bl	80017fc <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800529a:	b00c      	add	sp, #48	; 0x30
 800529c:	bd70      	pop	{r4, r5, r6, pc}
 800529e:	bf00      	nop
 80052a0:	40016800 	.word	0x40016800
 80052a4:	40021400 	.word	0x40021400
 80052a8:	40020000 	.word	0x40020000
 80052ac:	40020400 	.word	0x40020400
 80052b0:	40021000 	.word	0x40021000
 80052b4:	40020c00 	.word	0x40020c00
 80052b8:	40020800 	.word	0x40020800

080052bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80052c0:	f7fc f90e 	bl	80014e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80052c4:	f000 f81c 	bl	8005300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80052c8:	f7ff fd52 	bl	8004d70 <MX_GPIO_Init>
  MX_LTDC_Init();
 80052cc:	f7ff fe8e 	bl	8004fec <MX_LTDC_Init>
  MX_DMA2D_Init();
 80052d0:	f7ff fcfa 	bl	8004cc8 <MX_DMA2D_Init>
  MX_I2C1_Init();
 80052d4:	f7ff fdc8 	bl	8004e68 <MX_I2C1_Init>
  MX_I2C2_Init();
 80052d8:	f7ff fdf4 	bl	8004ec4 <MX_I2C2_Init>
  MX_SPI6_Init();
 80052dc:	f000 f908 	bl	80054f0 <MX_SPI6_Init>
  MX_SPI5_Init();
 80052e0:	f000 f8e4 	bl	80054ac <MX_SPI5_Init>
  MX_I2C3_Init();
 80052e4:	f7ff fe1c 	bl	8004f20 <MX_I2C3_Init>
  MX_CAN1_Init();
 80052e8:	f7ff fc9c 	bl	8004c24 <MX_CAN1_Init>
  MX_TIM7_Init();
 80052ec:	f000 fa3a 	bl	8005764 <MX_TIM7_Init>
  MX_TIM6_Init();
 80052f0:	f000 fa1a 	bl	8005728 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80052f4:	f7ff fd28 	bl	8004d48 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80052f8:	f7fe fed4 	bl	80040a4 <osKernelStart>
  //Will create variables to hold the binary for known functions for the LEDs
#endif


  /* USER CODE BEGIN WHILE */
  while (1)
 80052fc:	e7fe      	b.n	80052fc <main+0x40>
	...

08005300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b0a0      	sub	sp, #128	; 0x80
 8005304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005306:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800530a:	2230      	movs	r2, #48	; 0x30
 800530c:	2100      	movs	r1, #0
 800530e:	4618      	mov	r0, r3
 8005310:	f000 ff0f 	bl	8006132 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005314:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	605a      	str	r2, [r3, #4]
 800531e:	609a      	str	r2, [r3, #8]
 8005320:	60da      	str	r2, [r3, #12]
 8005322:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005324:	f107 030c 	add.w	r3, r7, #12
 8005328:	2230      	movs	r2, #48	; 0x30
 800532a:	2100      	movs	r1, #0
 800532c:	4618      	mov	r0, r3
 800532e:	f000 ff00 	bl	8006132 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005332:	2300      	movs	r3, #0
 8005334:	60bb      	str	r3, [r7, #8]
 8005336:	4a3a      	ldr	r2, [pc, #232]	; (8005420 <SystemClock_Config+0x120>)
 8005338:	4b39      	ldr	r3, [pc, #228]	; (8005420 <SystemClock_Config+0x120>)
 800533a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005340:	6413      	str	r3, [r2, #64]	; 0x40
 8005342:	4b37      	ldr	r3, [pc, #220]	; (8005420 <SystemClock_Config+0x120>)
 8005344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800534a:	60bb      	str	r3, [r7, #8]
 800534c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800534e:	2300      	movs	r3, #0
 8005350:	607b      	str	r3, [r7, #4]
 8005352:	4a34      	ldr	r2, [pc, #208]	; (8005424 <SystemClock_Config+0x124>)
 8005354:	4b33      	ldr	r3, [pc, #204]	; (8005424 <SystemClock_Config+0x124>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800535c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005360:	6013      	str	r3, [r2, #0]
 8005362:	4b30      	ldr	r3, [pc, #192]	; (8005424 <SystemClock_Config+0x124>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800536a:	607b      	str	r3, [r7, #4]
 800536c:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800536e:	2301      	movs	r3, #1
 8005370:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005372:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005376:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005378:	2302      	movs	r3, #2
 800537a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800537c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005380:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8005382:	2319      	movs	r3, #25
 8005384:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 192;
 8005386:	23c0      	movs	r3, #192	; 0xc0
 8005388:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800538a:	2302      	movs	r3, #2
 800538c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800538e:	2304      	movs	r3, #4
 8005390:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005392:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005396:	4618      	mov	r0, r3
 8005398:	f7fd f92e 	bl	80025f8 <HAL_RCC_OscConfig>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	bf14      	ite	ne
 80053a2:	2301      	movne	r3, #1
 80053a4:	2300      	moveq	r3, #0
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d001      	beq.n	80053b0 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80053ac:	f000 f84e 	bl	800544c <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053b0:	230f      	movs	r3, #15
 80053b2:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80053b4:	2302      	movs	r3, #2
 80053b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80053b8:	2300      	movs	r3, #0
 80053ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80053bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80053c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80053c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053c6:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80053c8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80053cc:	2103      	movs	r1, #3
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7fd fac2 	bl	8002958 <HAL_RCC_ClockConfig>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	bf14      	ite	ne
 80053da:	2301      	movne	r3, #1
 80053dc:	2300      	moveq	r3, #0
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d001      	beq.n	80053e8 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80053e4:	f000 f832 	bl	800544c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80053e8:	2308      	movs	r3, #8
 80053ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 100;
 80053ec:	2364      	movs	r3, #100	; 0x64
 80053ee:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80053f0:	2302      	movs	r3, #2
 80053f2:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80053f4:	2300      	movs	r3, #0
 80053f6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053f8:	f107 030c 	add.w	r3, r7, #12
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7fd fb89 	bl	8002b14 <HAL_RCCEx_PeriphCLKConfig>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	bf14      	ite	ne
 8005408:	2301      	movne	r3, #1
 800540a:	2300      	moveq	r3, #0
 800540c:	b2db      	uxtb	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d001      	beq.n	8005416 <SystemClock_Config+0x116>
  {
    Error_Handler();
 8005412:	f000 f81b 	bl	800544c <Error_Handler>
  }
}
 8005416:	bf00      	nop
 8005418:	3780      	adds	r7, #128	; 0x80
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	40023800 	.word	0x40023800
 8005424:	40007000 	.word	0x40007000

08005428 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a04      	ldr	r2, [pc, #16]	; (8005448 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d101      	bne.n	800543e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800543a:	f7fc f86b 	bl	8001514 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800543e:	bf00      	nop
 8005440:	3708      	adds	r7, #8
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	40010000 	.word	0x40010000

0800544c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005450:	bf00      	nop
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
	...

0800545c <_Z41__static_initialization_and_destruction_0ii>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

#ifdef __cplusplus
}
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d10c      	bne.n	8005486 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005472:	4293      	cmp	r3, r2
 8005474:	d107      	bne.n	8005486 <_Z41__static_initialization_and_destruction_0ii+0x2a>
PCA9626 SCU_LED_DRIVER;
 8005476:	4806      	ldr	r0, [pc, #24]	; (8005490 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8005478:	f7fb ffc8 	bl	800140c <_ZN7PCA9626C1Ev>
 800547c:	4a05      	ldr	r2, [pc, #20]	; (8005494 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800547e:	4906      	ldr	r1, [pc, #24]	; (8005498 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8005480:	4803      	ldr	r0, [pc, #12]	; (8005490 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8005482:	f000 fc26 	bl	8005cd2 <__aeabi_atexit>
}
 8005486:	bf00      	nop
 8005488:	3708      	adds	r7, #8
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	20003ed4 	.word	0x20003ed4
 8005494:	20000000 	.word	0x20000000
 8005498:	08001431 	.word	0x08001431

0800549c <_GLOBAL__sub_I_LCD_WIDTH>:
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0
 80054a0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80054a4:	2001      	movs	r0, #1
 80054a6:	f7ff ffd9 	bl	800545c <_Z41__static_initialization_and_destruction_0ii>
 80054aa:	bd80      	pop	{r7, pc}

080054ac <MX_SPI5_Init>:
SPI_HandleTypeDef hspi5;
SPI_HandleTypeDef hspi6;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80054ac:	b508      	push	{r3, lr}

  hspi5.Instance = SPI5;
 80054ae:	480e      	ldr	r0, [pc, #56]	; (80054e8 <MX_SPI5_Init+0x3c>)
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80054b0:	4b0e      	ldr	r3, [pc, #56]	; (80054ec <MX_SPI5_Init+0x40>)
 80054b2:	f44f 7e82 	mov.w	lr, #260	; 0x104
 80054b6:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80054ba:	2300      	movs	r3, #0
 80054bc:	6083      	str	r3, [r0, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80054be:	60c3      	str	r3, [r0, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80054c0:	6103      	str	r3, [r0, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80054c2:	6143      	str	r3, [r0, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80054c4:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054c8:	61c3      	str	r3, [r0, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80054ca:	6203      	str	r3, [r0, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80054cc:	6243      	str	r3, [r0, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054ce:	6283      	str	r3, [r0, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80054d0:	230a      	movs	r3, #10
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80054d2:	6182      	str	r2, [r0, #24]
  hspi5.Init.CRCPolynomial = 10;
 80054d4:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80054d6:	f7fd fc35 	bl	8002d44 <HAL_SPI_Init>
 80054da:	b118      	cbz	r0, 80054e4 <MX_SPI5_Init+0x38>
  {
    Error_Handler();
  }

}
 80054dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80054e0:	f7ff bfb4 	b.w	800544c <Error_Handler>
 80054e4:	bd08      	pop	{r3, pc}
 80054e6:	bf00      	nop
 80054e8:	200041b0 	.word	0x200041b0
 80054ec:	40015000 	.word	0x40015000

080054f0 <MX_SPI6_Init>:
/* SPI6 init function */
void MX_SPI6_Init(void)
{

  hspi6.Instance = SPI6;
 80054f0:	480e      	ldr	r0, [pc, #56]	; (800552c <MX_SPI6_Init+0x3c>)
  hspi6.Init.Mode = SPI_MODE_MASTER;
  hspi6.Init.Direction = SPI_DIRECTION_1LINE;
 80054f2:	4a0f      	ldr	r2, [pc, #60]	; (8005530 <MX_SPI6_Init+0x40>)
{
 80054f4:	b508      	push	{r3, lr}
  hspi6.Init.Direction = SPI_DIRECTION_1LINE;
 80054f6:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
 80054fa:	f44f 7382 	mov.w	r3, #260	; 0x104
 80054fe:	e880 100c 	stmia.w	r0, {r2, r3, ip}
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8005502:	2300      	movs	r3, #0
 8005504:	60c3      	str	r3, [r0, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005506:	6103      	str	r3, [r0, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005508:	6143      	str	r3, [r0, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 800550a:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800550e:	61c3      	str	r3, [r0, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005510:	6203      	str	r3, [r0, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8005512:	6243      	str	r3, [r0, #36]	; 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005514:	6283      	str	r3, [r0, #40]	; 0x28
  hspi6.Init.CRCPolynomial = 10;
 8005516:	230a      	movs	r3, #10
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8005518:	6182      	str	r2, [r0, #24]
  hspi6.Init.CRCPolynomial = 10;
 800551a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 800551c:	f7fd fc12 	bl	8002d44 <HAL_SPI_Init>
 8005520:	b118      	cbz	r0, 800552a <MX_SPI6_Init+0x3a>
  {
    Error_Handler();
  }

}
 8005522:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005526:	f7ff bf91 	b.w	800544c <Error_Handler>
 800552a:	bd08      	pop	{r3, pc}
 800552c:	20004158 	.word	0x20004158
 8005530:	40015400 	.word	0x40015400

08005534 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005534:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005536:	2214      	movs	r2, #20
{
 8005538:	b08a      	sub	sp, #40	; 0x28
 800553a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800553c:	2100      	movs	r1, #0
 800553e:	eb0d 0002 	add.w	r0, sp, r2
 8005542:	f000 fdf6 	bl	8006132 <memset>
  if(spiHandle->Instance==SPI5)
 8005546:	6823      	ldr	r3, [r4, #0]
 8005548:	4a26      	ldr	r2, [pc, #152]	; (80055e4 <HAL_SPI_MspInit+0xb0>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d124      	bne.n	8005598 <HAL_SPI_MspInit+0x64>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800554e:	4b26      	ldr	r3, [pc, #152]	; (80055e8 <HAL_SPI_MspInit+0xb4>)
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005550:	4826      	ldr	r0, [pc, #152]	; (80055ec <HAL_SPI_MspInit+0xb8>)
    __HAL_RCC_SPI5_CLK_ENABLE();
 8005552:	2100      	movs	r1, #0
 8005554:	9101      	str	r1, [sp, #4]
 8005556:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005558:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800555c:	645a      	str	r2, [r3, #68]	; 0x44
 800555e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005560:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005564:	9201      	str	r2, [sp, #4]
 8005566:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005568:	9102      	str	r1, [sp, #8]
 800556a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800556c:	f042 0220 	orr.w	r2, r2, #32
 8005570:	631a      	str	r2, [r3, #48]	; 0x30
 8005572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005574:	f003 0320 	and.w	r3, r3, #32
 8005578:	9302      	str	r3, [sp, #8]
 800557a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800557c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8005580:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005582:	2302      	movs	r3, #2
 8005584:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005586:	2303      	movs	r3, #3
 8005588:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800558a:	2305      	movs	r3, #5
 800558c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800558e:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005590:	f7fc f934 	bl	80017fc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI6_MspInit 1 */

  /* USER CODE END SPI6_MspInit 1 */
  }
}
 8005594:	b00a      	add	sp, #40	; 0x28
 8005596:	bd10      	pop	{r4, pc}
  else if(spiHandle->Instance==SPI6)
 8005598:	4a15      	ldr	r2, [pc, #84]	; (80055f0 <HAL_SPI_MspInit+0xbc>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d1fa      	bne.n	8005594 <HAL_SPI_MspInit+0x60>
    __HAL_RCC_SPI6_CLK_ENABLE();
 800559e:	4b12      	ldr	r3, [pc, #72]	; (80055e8 <HAL_SPI_MspInit+0xb4>)
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80055a0:	4814      	ldr	r0, [pc, #80]	; (80055f4 <HAL_SPI_MspInit+0xc0>)
    __HAL_RCC_SPI6_CLK_ENABLE();
 80055a2:	2100      	movs	r1, #0
 80055a4:	9103      	str	r1, [sp, #12]
 80055a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055a8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80055ac:	645a      	str	r2, [r3, #68]	; 0x44
 80055ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055b0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80055b4:	9203      	str	r2, [sp, #12]
 80055b6:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80055b8:	9104      	str	r1, [sp, #16]
 80055ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055c0:	631a      	str	r2, [r3, #48]	; 0x30
 80055c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c8:	9304      	str	r3, [sp, #16]
 80055ca:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80055cc:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80055d0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055d2:	2302      	movs	r3, #2
 80055d4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055d6:	2303      	movs	r3, #3
 80055d8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 80055da:	2305      	movs	r3, #5
 80055dc:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80055de:	a905      	add	r1, sp, #20
 80055e0:	e7d6      	b.n	8005590 <HAL_SPI_MspInit+0x5c>
 80055e2:	bf00      	nop
 80055e4:	40015000 	.word	0x40015000
 80055e8:	40023800 	.word	0x40023800
 80055ec:	40021400 	.word	0x40021400
 80055f0:	40015400 	.word	0x40015400
 80055f4:	40021800 	.word	0x40021800

080055f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80055f8:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055fa:	4b0f      	ldr	r3, [pc, #60]	; (8005638 <HAL_MspInit+0x40>)
 80055fc:	2200      	movs	r2, #0
 80055fe:	9200      	str	r2, [sp, #0]
 8005600:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8005602:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8005606:	6459      	str	r1, [r3, #68]	; 0x44
 8005608:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800560a:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 800560e:	9100      	str	r1, [sp, #0]
 8005610:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005612:	9201      	str	r2, [sp, #4]
 8005614:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005616:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800561a:	6419      	str	r1, [r3, #64]	; 0x40
 800561c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005622:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005624:	210f      	movs	r1, #15
 8005626:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 800562a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800562c:	f7fc f826 	bl	800167c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005630:	b003      	add	sp, #12
 8005632:	f85d fb04 	ldr.w	pc, [sp], #4
 8005636:	bf00      	nop
 8005638:	40023800 	.word	0x40023800

0800563c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800563c:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800563e:	4601      	mov	r1, r0
{
 8005640:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8005642:	2200      	movs	r2, #0
 8005644:	2019      	movs	r0, #25
 8005646:	f7fc f819 	bl	800167c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800564a:	2019      	movs	r0, #25
 800564c:	f7fc f84a 	bl	80016e4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005650:	2500      	movs	r5, #0
 8005652:	4b15      	ldr	r3, [pc, #84]	; (80056a8 <HAL_InitTick+0x6c>)
 8005654:	9502      	str	r5, [sp, #8]
 8005656:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005658:	4c14      	ldr	r4, [pc, #80]	; (80056ac <HAL_InitTick+0x70>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	645a      	str	r2, [r3, #68]	; 0x44
 8005660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005668:	a901      	add	r1, sp, #4
 800566a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 800566c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800566e:	f7fd fa33 	bl	8002ad8 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005672:	f7fd fa21 	bl	8002ab8 <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8005676:	4b0e      	ldr	r3, [pc, #56]	; (80056b0 <HAL_InitTick+0x74>)
 8005678:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800567a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800567e:	60e3      	str	r3, [r4, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8005680:	0040      	lsls	r0, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005682:	4b0c      	ldr	r3, [pc, #48]	; (80056b4 <HAL_InitTick+0x78>)
 8005684:	fbb0 f0f3 	udiv	r0, r0, r3
 8005688:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 800568a:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800568c:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 800568e:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005690:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8005692:	f7fd fca9 	bl	8002fe8 <HAL_TIM_Base_Init>
 8005696:	b920      	cbnz	r0, 80056a2 <HAL_InitTick+0x66>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8005698:	4620      	mov	r0, r4
 800569a:	f7fd fb90 	bl	8002dbe <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 800569e:	b009      	add	sp, #36	; 0x24
 80056a0:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 80056a2:	2001      	movs	r0, #1
 80056a4:	e7fb      	b.n	800569e <HAL_InitTick+0x62>
 80056a6:	bf00      	nop
 80056a8:	40023800 	.word	0x40023800
 80056ac:	20004208 	.word	0x20004208
 80056b0:	40010000 	.word	0x40010000
 80056b4:	000f4240 	.word	0x000f4240

080056b8 <NMI_Handler>:
 80056b8:	4770      	bx	lr

080056ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80056ba:	e7fe      	b.n	80056ba <HardFault_Handler>

080056bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80056bc:	e7fe      	b.n	80056bc <MemManage_Handler>

080056be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80056be:	e7fe      	b.n	80056be <BusFault_Handler>

080056c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80056c0:	e7fe      	b.n	80056c0 <UsageFault_Handler>

080056c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80056c2:	4770      	bx	lr

080056c4 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80056c4:	4801      	ldr	r0, [pc, #4]	; (80056cc <TIM1_UP_TIM10_IRQHandler+0x8>)
 80056c6:	f7fd bb89 	b.w	8002ddc <HAL_TIM_IRQHandler>
 80056ca:	bf00      	nop
 80056cc:	20004208 	.word	0x20004208

080056d0 <OTG_HS_IRQHandler>:
void OTG_HS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80056d0:	4801      	ldr	r0, [pc, #4]	; (80056d8 <OTG_HS_IRQHandler+0x8>)
 80056d2:	f7fc bbc7 	b.w	8001e64 <HAL_PCD_IRQHandler>
 80056d6:	bf00      	nop
 80056d8:	200044e0 	.word	0x200044e0

080056dc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80056dc:	490f      	ldr	r1, [pc, #60]	; (800571c <SystemInit+0x40>)
 80056de:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80056e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80056e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80056ea:	4b0d      	ldr	r3, [pc, #52]	; (8005720 <SystemInit+0x44>)
 80056ec:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80056ee:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80056f0:	f042 0201 	orr.w	r2, r2, #1
 80056f4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80056f6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80056fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005702:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005704:	4a07      	ldr	r2, [pc, #28]	; (8005724 <SystemInit+0x48>)
 8005706:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800570e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005710:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005712:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005716:	608b      	str	r3, [r1, #8]
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	e000ed00 	.word	0xe000ed00
 8005720:	40023800 	.word	0x40023800
 8005724:	24003010 	.word	0x24003010

08005728 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005728:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
 800572a:	4b0c      	ldr	r3, [pc, #48]	; (800575c <MX_TIM6_Init+0x34>)
 800572c:	480c      	ldr	r0, [pc, #48]	; (8005760 <MX_TIM6_Init+0x38>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800572e:	2400      	movs	r4, #0
 8005730:	9400      	str	r4, [sp, #0]
 8005732:	9401      	str	r4, [sp, #4]
  htim6.Init.Prescaler = 0;
 8005734:	e880 0018 	stmia.w	r0, {r3, r4}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005738:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 0;
 800573a:	60c4      	str	r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800573c:	f7fd fc54 	bl	8002fe8 <HAL_TIM_Base_Init>
 8005740:	b108      	cbz	r0, 8005746 <MX_TIM6_Init+0x1e>
  {
    Error_Handler();
 8005742:	f7ff fe83 	bl	800544c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005746:	4669      	mov	r1, sp
 8005748:	4805      	ldr	r0, [pc, #20]	; (8005760 <MX_TIM6_Init+0x38>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800574a:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800574c:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800574e:	f7fd fc65 	bl	800301c <HAL_TIMEx_MasterConfigSynchronization>
 8005752:	b108      	cbz	r0, 8005758 <MX_TIM6_Init+0x30>
  {
    Error_Handler();
 8005754:	f7ff fe7a 	bl	800544c <Error_Handler>
  }

}
 8005758:	b002      	add	sp, #8
 800575a:	bd10      	pop	{r4, pc}
 800575c:	40001000 	.word	0x40001000
 8005760:	20004244 	.word	0x20004244

08005764 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005764:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
 8005766:	4b0c      	ldr	r3, [pc, #48]	; (8005798 <MX_TIM7_Init+0x34>)
 8005768:	480c      	ldr	r0, [pc, #48]	; (800579c <MX_TIM7_Init+0x38>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800576a:	2400      	movs	r4, #0
 800576c:	9400      	str	r4, [sp, #0]
 800576e:	9401      	str	r4, [sp, #4]
  htim7.Init.Prescaler = 0;
 8005770:	e880 0018 	stmia.w	r0, {r3, r4}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005774:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 0;
 8005776:	60c4      	str	r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005778:	f7fd fc36 	bl	8002fe8 <HAL_TIM_Base_Init>
 800577c:	b108      	cbz	r0, 8005782 <MX_TIM7_Init+0x1e>
  {
    Error_Handler();
 800577e:	f7ff fe65 	bl	800544c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005782:	4669      	mov	r1, sp
 8005784:	4805      	ldr	r0, [pc, #20]	; (800579c <MX_TIM7_Init+0x38>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005786:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005788:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800578a:	f7fd fc47 	bl	800301c <HAL_TIMEx_MasterConfigSynchronization>
 800578e:	b108      	cbz	r0, 8005794 <MX_TIM7_Init+0x30>
  {
    Error_Handler();
 8005790:	f7ff fe5c 	bl	800544c <Error_Handler>
  }

}
 8005794:	b002      	add	sp, #8
 8005796:	bd10      	pop	{r4, pc}
 8005798:	40001400 	.word	0x40001400
 800579c:	20004280 	.word	0x20004280

080057a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 80057a0:	6803      	ldr	r3, [r0, #0]
 80057a2:	4a11      	ldr	r2, [pc, #68]	; (80057e8 <HAL_TIM_Base_MspInit+0x48>)
 80057a4:	4293      	cmp	r3, r2
{
 80057a6:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM6)
 80057a8:	d10d      	bne.n	80057c6 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80057aa:	2300      	movs	r3, #0
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	4b0f      	ldr	r3, [pc, #60]	; (80057ec <HAL_TIM_Base_MspInit+0x4c>)
 80057b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057b2:	f042 0210 	orr.w	r2, r2, #16
 80057b6:	641a      	str	r2, [r3, #64]	; 0x40
 80057b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ba:	f003 0310 	and.w	r3, r3, #16
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80057c2:	b002      	add	sp, #8
 80057c4:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM7)
 80057c6:	4a0a      	ldr	r2, [pc, #40]	; (80057f0 <HAL_TIM_Base_MspInit+0x50>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d1fa      	bne.n	80057c2 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80057cc:	2300      	movs	r3, #0
 80057ce:	9301      	str	r3, [sp, #4]
 80057d0:	4b06      	ldr	r3, [pc, #24]	; (80057ec <HAL_TIM_Base_MspInit+0x4c>)
 80057d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057d4:	f042 0220 	orr.w	r2, r2, #32
 80057d8:	641a      	str	r2, [r3, #64]	; 0x40
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	f003 0320 	and.w	r3, r3, #32
 80057e0:	9301      	str	r3, [sp, #4]
 80057e2:	9b01      	ldr	r3, [sp, #4]
}
 80057e4:	e7ed      	b.n	80057c2 <HAL_TIM_Base_MspInit+0x22>
 80057e6:	bf00      	nop
 80057e8:	40001000 	.word	0x40001000
 80057ec:	40023800 	.word	0x40023800
 80057f0:	40001400 	.word	0x40001400

080057f4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80057f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS);
 80057f6:	4c09      	ldr	r4, [pc, #36]	; (800581c <MX_USB_DEVICE_Init+0x28>)
 80057f8:	4909      	ldr	r1, [pc, #36]	; (8005820 <MX_USB_DEVICE_Init+0x2c>)
 80057fa:	2201      	movs	r2, #1
 80057fc:	4620      	mov	r0, r4
 80057fe:	f7fe f91d 	bl	8003a3c <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceHS, &USBD_CUSTOM_HID);
 8005802:	4908      	ldr	r1, [pc, #32]	; (8005824 <MX_USB_DEVICE_Init+0x30>)
 8005804:	4620      	mov	r0, r4
 8005806:	f7fe f92e 	bl	8003a66 <USBD_RegisterClass>

  USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceHS, &USBD_CustomHID_fops_HS);
 800580a:	4620      	mov	r0, r4
 800580c:	4906      	ldr	r1, [pc, #24]	; (8005828 <MX_USB_DEVICE_Init+0x34>)
 800580e:	f7fe f90e 	bl	8003a2e <USBD_CUSTOM_HID_RegisterInterface>

  USBD_Start(&hUsbDeviceHS);
 8005812:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8005814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceHS);
 8005818:	f7fe b92c 	b.w	8003a74 <USBD_Start>
 800581c:	200042bc 	.word	0x200042bc
 8005820:	200000a4 	.word	0x200000a4
 8005824:	20000008 	.word	0x20000008
 8005828:	20000094 	.word	0x20000094

0800582c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800582c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_HS)
 800582e:	6802      	ldr	r2, [r0, #0]
 8005830:	4b18      	ldr	r3, [pc, #96]	; (8005894 <HAL_PCD_MspInit+0x68>)
 8005832:	429a      	cmp	r2, r3
{
 8005834:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB_OTG_HS)
 8005836:	d12a      	bne.n	800588e <HAL_PCD_MspInit+0x62>
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005838:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800583a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800583e:	a901      	add	r1, sp, #4
 8005840:	4815      	ldr	r0, [pc, #84]	; (8005898 <HAL_PCD_MspInit+0x6c>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005842:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005844:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005846:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005848:	f7fb ffd8 	bl	80017fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800584c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005850:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005852:	2302      	movs	r3, #2
 8005854:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005856:	2303      	movs	r3, #3
 8005858:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800585a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800585c:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800585e:	480e      	ldr	r0, [pc, #56]	; (8005898 <HAL_PCD_MspInit+0x6c>)
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8005860:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005862:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005864:	f7fb ffca 	bl	80017fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8005868:	4b0c      	ldr	r3, [pc, #48]	; (800589c <HAL_PCD_MspInit+0x70>)
 800586a:	9400      	str	r4, [sp, #0]
 800586c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800586e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005872:	631a      	str	r2, [r3, #48]	; 0x30
 8005874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005876:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800587a:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800587c:	204d      	movs	r0, #77	; 0x4d
 800587e:	4622      	mov	r2, r4
 8005880:	2105      	movs	r1, #5
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8005882:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 8005884:	f7fb fefa 	bl	800167c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8005888:	204d      	movs	r0, #77	; 0x4d
 800588a:	f7fb ff2b 	bl	80016e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800588e:	b006      	add	sp, #24
 8005890:	bd10      	pop	{r4, pc}
 8005892:	bf00      	nop
 8005894:	40040000 	.word	0x40040000
 8005898:	40020400 	.word	0x40020400
 800589c:	40023800 	.word	0x40023800

080058a0 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80058a0:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 80058a4:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80058a8:	f7fe b8fb 	b.w	8003aa2 <USBD_LL_SetupStage>

080058ac <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80058ac:	231c      	movs	r3, #28
 80058ae:	fb03 0301 	mla	r3, r3, r1, r0
 80058b2:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80058b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80058ba:	f7fe b91f 	b.w	8003afc <USBD_LL_DataOutStage>

080058be <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80058be:	231c      	movs	r3, #28
 80058c0:	fb03 0301 	mla	r3, r3, r1, r0
 80058c4:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80058c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058ca:	f7fe b949 	b.w	8003b60 <USBD_LL_DataInStage>

080058ce <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80058ce:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80058d2:	f7fe b9c5 	b.w	8003c60 <USBD_LL_SOF>

080058d6 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80058d6:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /* Set USB current speed. */
  switch (hpcd->Init.speed)
 80058d8:	68c1      	ldr	r1, [r0, #12]
{ 
 80058da:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80058dc:	3100      	adds	r1, #0
 80058de:	bf18      	it	ne
 80058e0:	2101      	movne	r1, #1
 80058e2:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80058e6:	f7fe f9a9 	bl	8003c3c <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80058ea:	f8d4 03ec 	ldr.w	r0, [r4, #1004]	; 0x3ec
}
 80058ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80058f2:	f7fe b984 	b.w	8003bfe <USBD_LL_Reset>
	...

080058f8 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80058f8:	b510      	push	{r4, lr}
 80058fa:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80058fc:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005900:	f7fe f99f 	bl	8003c42 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8005904:	6822      	ldr	r2, [r4, #0]
 8005906:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800590a:	f043 0301 	orr.w	r3, r3, #1
 800590e:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8005912:	6a23      	ldr	r3, [r4, #32]
 8005914:	b123      	cbz	r3, 8005920 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005916:	4a03      	ldr	r2, [pc, #12]	; (8005924 <HAL_PCD_SuspendCallback+0x2c>)
 8005918:	6913      	ldr	r3, [r2, #16]
 800591a:	f043 0306 	orr.w	r3, r3, #6
 800591e:	6113      	str	r3, [r2, #16]
 8005920:	bd10      	pop	{r4, pc}
 8005922:	bf00      	nop
 8005924:	e000ed00 	.word	0xe000ed00

08005928 <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005928:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 800592c:	f7fe b992 	b.w	8003c54 <USBD_LL_Resume>

08005930 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8005930:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005934:	f7fe b9a2 	b.w	8003c7c <USBD_LL_IsoOUTIncomplete>

08005938 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8005938:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 800593c:	f7fe b99c 	b.w	8003c78 <USBD_LL_IsoINIncomplete>

08005940 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8005940:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005944:	f7fe b99c 	b.w	8003c80 <USBD_LL_DevConnected>

08005948 <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8005948:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 800594c:	f7fe b99a 	b.w	8003c84 <USBD_LL_DevDisconnected>

08005950 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8005950:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8005952:	7801      	ldrb	r1, [r0, #0]
 8005954:	2901      	cmp	r1, #1
 8005956:	d12a      	bne.n	80059ae <USBD_LL_Init+0x5e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8005958:	4b16      	ldr	r3, [pc, #88]	; (80059b4 <USBD_LL_Init+0x64>)
 800595a:	f8c3 03ec 	str.w	r0, [r3, #1004]	; 0x3ec
  pdev->pData = &hpcd_USB_OTG_HS;
 800595e:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 8005962:	4815      	ldr	r0, [pc, #84]	; (80059b8 <USBD_LL_Init+0x68>)
  hpcd_USB_OTG_HS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = ENABLE;
 8005964:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.dev_endpoints = 6;
 8005966:	2206      	movs	r2, #6
 8005968:	e883 0005 	stmia.w	r3, {r0, r2}
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800596c:	2002      	movs	r0, #2
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800596e:	2200      	movs	r2, #0
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8005970:	60d8      	str	r0, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8005972:	6198      	str	r0, [r3, #24]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8005974:	4618      	mov	r0, r3
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8005976:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.ep0_mps = DEP0CTL_MPS_64;
 8005978:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800597a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800597c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800597e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8005980:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8005982:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8005984:	f7fc f9ed 	bl	8001d62 <HAL_PCD_Init>
 8005988:	b108      	cbz	r0, 800598e <USBD_LL_Init+0x3e>
  {
    Error_Handler( );
 800598a:	f7ff fd5f 	bl	800544c <Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800598e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005992:	4808      	ldr	r0, [pc, #32]	; (80059b4 <USBD_LL_Init+0x64>)
 8005994:	f7fc fe2b 	bl	80025ee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8005998:	2280      	movs	r2, #128	; 0x80
 800599a:	2100      	movs	r1, #0
 800599c:	4805      	ldr	r0, [pc, #20]	; (80059b4 <USBD_LL_Init+0x64>)
 800599e:	f7fc fe05 	bl	80025ac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 80059a2:	f44f 72ba 	mov.w	r2, #372	; 0x174
 80059a6:	2101      	movs	r1, #1
 80059a8:	4802      	ldr	r0, [pc, #8]	; (80059b4 <USBD_LL_Init+0x64>)
 80059aa:	f7fc fdff 	bl	80025ac <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 80059ae:	2000      	movs	r0, #0
 80059b0:	bd08      	pop	{r3, pc}
 80059b2:	bf00      	nop
 80059b4:	200044e0 	.word	0x200044e0
 80059b8:	40040000 	.word	0x40040000

080059bc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80059bc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80059be:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80059c2:	f7fc fa3a 	bl	8001e3a <HAL_PCD_Start>
 80059c6:	2803      	cmp	r0, #3
 80059c8:	bf9a      	itte	ls
 80059ca:	4b02      	ldrls	r3, [pc, #8]	; (80059d4 <USBD_LL_Start+0x18>)
 80059cc:	5c18      	ldrbls	r0, [r3, r0]
 80059ce:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80059d0:	bd08      	pop	{r3, pc}
 80059d2:	bf00      	nop
 80059d4:	08006426 	.word	0x08006426

080059d8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80059d8:	b510      	push	{r4, lr}
 80059da:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80059dc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80059e0:	4613      	mov	r3, r2
 80059e2:	4622      	mov	r2, r4
 80059e4:	f7fc fcfc 	bl	80023e0 <HAL_PCD_EP_Open>
 80059e8:	2803      	cmp	r0, #3
 80059ea:	bf9a      	itte	ls
 80059ec:	4b01      	ldrls	r3, [pc, #4]	; (80059f4 <USBD_LL_OpenEP+0x1c>)
 80059ee:	5c18      	ldrbls	r0, [r3, r0]
 80059f0:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80059f2:	bd10      	pop	{r4, pc}
 80059f4:	08006426 	.word	0x08006426

080059f8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80059f8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80059fa:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80059fe:	f7fc fd1d 	bl	800243c <HAL_PCD_EP_Close>
 8005a02:	2803      	cmp	r0, #3
 8005a04:	bf9a      	itte	ls
 8005a06:	4b02      	ldrls	r3, [pc, #8]	; (8005a10 <USBD_LL_CloseEP+0x18>)
 8005a08:	5c18      	ldrbls	r0, [r3, r0]
 8005a0a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005a0c:	bd08      	pop	{r3, pc}
 8005a0e:	bf00      	nop
 8005a10:	08006426 	.word	0x08006426

08005a14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005a14:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005a16:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005a1a:	f7fc fd76 	bl	800250a <HAL_PCD_EP_SetStall>
 8005a1e:	2803      	cmp	r0, #3
 8005a20:	bf9a      	itte	ls
 8005a22:	4b02      	ldrls	r3, [pc, #8]	; (8005a2c <USBD_LL_StallEP+0x18>)
 8005a24:	5c18      	ldrbls	r0, [r3, r0]
 8005a26:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005a28:	bd08      	pop	{r3, pc}
 8005a2a:	bf00      	nop
 8005a2c:	08006426 	.word	0x08006426

08005a30 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005a30:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8005a32:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005a36:	f7fc fd94 	bl	8002562 <HAL_PCD_EP_ClrStall>
 8005a3a:	2803      	cmp	r0, #3
 8005a3c:	bf9a      	itte	ls
 8005a3e:	4b02      	ldrls	r3, [pc, #8]	; (8005a48 <USBD_LL_ClearStallEP+0x18>)
 8005a40:	5c18      	ldrbls	r0, [r3, r0]
 8005a42:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005a44:	bd08      	pop	{r3, pc}
 8005a46:	bf00      	nop
 8005a48:	08006426 	.word	0x08006426

08005a4c <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8005a4c:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005a50:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8005a54:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005a58:	bf1b      	ittet	ne
 8005a5a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8005a5e:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005a62:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005a66:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005a6a:	bf08      	it	eq
 8005a6c:	f891 01fa 	ldrbeq.w	r0, [r1, #506]	; 0x1fa
  }
}
 8005a70:	4770      	bx	lr
	...

08005a74 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8005a74:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005a76:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005a7a:	f7fc fc9f 	bl	80023bc <HAL_PCD_SetAddress>
 8005a7e:	2803      	cmp	r0, #3
 8005a80:	bf9a      	itte	ls
 8005a82:	4b02      	ldrls	r3, [pc, #8]	; (8005a8c <USBD_LL_SetUSBAddress+0x18>)
 8005a84:	5c18      	ldrbls	r0, [r3, r0]
 8005a86:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005a88:	bd08      	pop	{r3, pc}
 8005a8a:	bf00      	nop
 8005a8c:	08006426 	.word	0x08006426

08005a90 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8005a90:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005a92:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005a96:	f7fc fd18 	bl	80024ca <HAL_PCD_EP_Transmit>
 8005a9a:	2803      	cmp	r0, #3
 8005a9c:	bf9a      	itte	ls
 8005a9e:	4b02      	ldrls	r3, [pc, #8]	; (8005aa8 <USBD_LL_Transmit+0x18>)
 8005aa0:	5c18      	ldrbls	r0, [r3, r0]
 8005aa2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8005aa4:	bd08      	pop	{r3, pc}
 8005aa6:	bf00      	nop
 8005aa8:	08006426 	.word	0x08006426

08005aac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8005aac:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005aae:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005ab2:	f7fc fce6 	bl	8002482 <HAL_PCD_EP_Receive>
 8005ab6:	2803      	cmp	r0, #3
 8005ab8:	bf9a      	itte	ls
 8005aba:	4b02      	ldrls	r3, [pc, #8]	; (8005ac4 <USBD_LL_PrepareReceive+0x18>)
 8005abc:	5c18      	ldrbls	r0, [r3, r0]
 8005abe:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005ac0:	bd08      	pop	{r3, pc}
 8005ac2:	bf00      	nop
 8005ac4:	08006426 	.word	0x08006426

08005ac8 <CUSTOM_HID_DeInit_HS>:
static int8_t CUSTOM_HID_DeInit_HS(void)
{
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
  /* USER CODE END 9 */
}
 8005ac8:	2000      	movs	r0, #0
 8005aca:	4770      	bx	lr

08005acc <CUSTOM_HID_OutEvent_HS>:
static int8_t CUSTOM_HID_OutEvent_HS(uint8_t event_idx, uint8_t state)
{
  /* USER CODE BEGIN 10 */
  return (USBD_OK);
  /* USER CODE END 10 */
}
 8005acc:	2000      	movs	r0, #0
 8005ace:	4770      	bx	lr

08005ad0 <CUSTOM_HID_Init_HS>:
 8005ad0:	2000      	movs	r0, #0
 8005ad2:	4770      	bx	lr

08005ad4 <USBD_HS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_HS_DeviceDesc);
 8005ad4:	2312      	movs	r3, #18
 8005ad6:	800b      	strh	r3, [r1, #0]
  return USBD_HS_DeviceDesc;
}
 8005ad8:	4800      	ldr	r0, [pc, #0]	; (8005adc <USBD_HS_DeviceDescriptor+0x8>)
 8005ada:	4770      	bx	lr
 8005adc:	200000c0 	.word	0x200000c0

08005ae0 <USBD_HS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8005ae0:	2304      	movs	r3, #4
 8005ae2:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8005ae4:	4800      	ldr	r0, [pc, #0]	; (8005ae8 <USBD_HS_LangIDStrDescriptor+0x8>)
 8005ae6:	4770      	bx	lr
 8005ae8:	200000d4 	.word	0x200000d4

08005aec <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005aec:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005aee:	4c04      	ldr	r4, [pc, #16]	; (8005b00 <USBD_HS_ManufacturerStrDescriptor+0x14>)
 8005af0:	4804      	ldr	r0, [pc, #16]	; (8005b04 <USBD_HS_ManufacturerStrDescriptor+0x18>)
 8005af2:	460a      	mov	r2, r1
 8005af4:	4621      	mov	r1, r4
 8005af6:	f7fe fa77 	bl	8003fe8 <USBD_GetString>
  return USBD_StrDesc;
}
 8005afa:	4620      	mov	r0, r4
 8005afc:	bd10      	pop	{r4, pc}
 8005afe:	bf00      	nop
 8005b00:	200048d0 	.word	0x200048d0
 8005b04:	08006451 	.word	0x08006451

08005b08 <USBD_HS_ProductStrDescriptor>:
{
 8005b08:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8005b0a:	4c04      	ldr	r4, [pc, #16]	; (8005b1c <USBD_HS_ProductStrDescriptor+0x14>)
 8005b0c:	4804      	ldr	r0, [pc, #16]	; (8005b20 <USBD_HS_ProductStrDescriptor+0x18>)
 8005b0e:	460a      	mov	r2, r1
 8005b10:	4621      	mov	r1, r4
 8005b12:	f7fe fa69 	bl	8003fe8 <USBD_GetString>
}
 8005b16:	4620      	mov	r0, r4
 8005b18:	bd10      	pop	{r4, pc}
 8005b1a:	bf00      	nop
 8005b1c:	200048d0 	.word	0x200048d0
 8005b20:	08006464 	.word	0x08006464

08005b24 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005b24:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_HS, USBD_StrDesc, length);
 8005b26:	4c04      	ldr	r4, [pc, #16]	; (8005b38 <USBD_HS_SerialStrDescriptor+0x14>)
 8005b28:	4804      	ldr	r0, [pc, #16]	; (8005b3c <USBD_HS_SerialStrDescriptor+0x18>)
 8005b2a:	460a      	mov	r2, r1
 8005b2c:	4621      	mov	r1, r4
 8005b2e:	f7fe fa5b 	bl	8003fe8 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_HS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8005b32:	4620      	mov	r0, r4
 8005b34:	bd10      	pop	{r4, pc}
 8005b36:	bf00      	nop
 8005b38:	200048d0 	.word	0x200048d0
 8005b3c:	08006481 	.word	0x08006481

08005b40 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005b40:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8005b42:	4c04      	ldr	r4, [pc, #16]	; (8005b54 <USBD_HS_ConfigStrDescriptor+0x14>)
 8005b44:	4804      	ldr	r0, [pc, #16]	; (8005b58 <USBD_HS_ConfigStrDescriptor+0x18>)
 8005b46:	460a      	mov	r2, r1
 8005b48:	4621      	mov	r1, r4
 8005b4a:	f7fe fa4d 	bl	8003fe8 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8005b4e:	4620      	mov	r0, r4
 8005b50:	bd10      	pop	{r4, pc}
 8005b52:	bf00      	nop
 8005b54:	200048d0 	.word	0x200048d0
 8005b58:	0800642a 	.word	0x0800642a

08005b5c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005b5c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8005b5e:	4c04      	ldr	r4, [pc, #16]	; (8005b70 <USBD_HS_InterfaceStrDescriptor+0x14>)
 8005b60:	4804      	ldr	r0, [pc, #16]	; (8005b74 <USBD_HS_InterfaceStrDescriptor+0x18>)
 8005b62:	460a      	mov	r2, r1
 8005b64:	4621      	mov	r1, r4
 8005b66:	f7fe fa3f 	bl	8003fe8 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	bd10      	pop	{r4, pc}
 8005b6e:	bf00      	nop
 8005b70:	200048d0 	.word	0x200048d0
 8005b74:	0800643c 	.word	0x0800643c

08005b78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8005b78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005bb0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005b7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005b7e:	e003      	b.n	8005b88 <LoopCopyDataInit>

08005b80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005b80:	4b0c      	ldr	r3, [pc, #48]	; (8005bb4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005b82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005b84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005b86:	3104      	adds	r1, #4

08005b88 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005b88:	480b      	ldr	r0, [pc, #44]	; (8005bb8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005b8a:	4b0c      	ldr	r3, [pc, #48]	; (8005bbc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005b8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005b8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005b90:	d3f6      	bcc.n	8005b80 <CopyDataInit>
  ldr  r2, =_sbss
 8005b92:	4a0b      	ldr	r2, [pc, #44]	; (8005bc0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005b94:	e002      	b.n	8005b9c <LoopFillZerobss>

08005b96 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005b96:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005b98:	f842 3b04 	str.w	r3, [r2], #4

08005b9c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005b9c:	4b09      	ldr	r3, [pc, #36]	; (8005bc4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005b9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005ba0:	d3f9      	bcc.n	8005b96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005ba2:	f7ff fd9b 	bl	80056dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005ba6:	f000 fa85 	bl	80060b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005baa:	f7ff fb87 	bl	80052bc <main>
  bx  lr    
 8005bae:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8005bb0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8005bb4:	08006704 	.word	0x08006704
  ldr  r0, =_sdata
 8005bb8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005bbc:	2000013c 	.word	0x2000013c
  ldr  r2, =_sbss
 8005bc0:	2000013c 	.word	0x2000013c
  ldr  r3, = _ebss
 8005bc4:	20004ad4 	.word	0x20004ad4

08005bc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005bc8:	e7fe      	b.n	8005bc8 <ADC_IRQHandler>
	...

08005bcc <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8005bcc:	b510      	push	{r4, lr}
 8005bce:	4b03      	ldr	r3, [pc, #12]	; (8005bdc <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8005bd0:	6003      	str	r3, [r0, #0]
 8005bd2:	4604      	mov	r4, r0
 8005bd4:	f000 f8a4 	bl	8005d20 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8005bd8:	4620      	mov	r0, r4
 8005bda:	bd10      	pop	{r4, pc}
 8005bdc:	080064cc 	.word	0x080064cc

08005be0 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8005be0:	b510      	push	{r4, lr}
 8005be2:	4604      	mov	r4, r0
 8005be4:	f7ff fff2 	bl	8005bcc <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 8005be8:	4620      	mov	r0, r4
 8005bea:	210c      	movs	r1, #12
 8005bec:	f000 f876 	bl	8005cdc <_ZdlPvj>
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	bd10      	pop	{r4, pc}

08005bf4 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8005bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bf8:	9e06      	ldr	r6, [sp, #24]
 8005bfa:	4296      	cmp	r6, r2
 8005bfc:	4680      	mov	r8, r0
 8005bfe:	460f      	mov	r7, r1
 8005c00:	4614      	mov	r4, r2
 8005c02:	461d      	mov	r5, r3
 8005c04:	d103      	bne.n	8005c0e <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x1a>
 8005c06:	4619      	mov	r1, r3
 8005c08:	f000 f8de 	bl	8005dc8 <_ZNKSt9type_infoeqERKS_>
 8005c0c:	b958      	cbnz	r0, 8005c26 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x32>
 8005c0e:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8005c12:	6803      	ldr	r3, [r0, #0]
 8005c14:	9606      	str	r6, [sp, #24]
 8005c16:	6a1e      	ldr	r6, [r3, #32]
 8005c18:	4622      	mov	r2, r4
 8005c1a:	462b      	mov	r3, r5
 8005c1c:	4639      	mov	r1, r7
 8005c1e:	46b4      	mov	ip, r6
 8005c20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c24:	4760      	bx	ip
 8005c26:	2006      	movs	r0, #6
 8005c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005c2c <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8005c2c:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c30:	460e      	mov	r6, r1
 8005c32:	4619      	mov	r1, r3
 8005c34:	4683      	mov	fp, r0
 8005c36:	4617      	mov	r7, r2
 8005c38:	4699      	mov	r9, r3
 8005c3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005c3c:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 8005c40:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8005c44:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005c46:	f000 f8bf 	bl	8005dc8 <_ZNKSt9type_infoeqERKS_>
 8005c4a:	b190      	cbz	r0, 8005c72 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x46>
 8005c4c:	2e00      	cmp	r6, #0
 8005c4e:	602c      	str	r4, [r5, #0]
 8005c50:	712f      	strb	r7, [r5, #4]
 8005c52:	db09      	blt.n	8005c68 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x3c>
 8005c54:	4434      	add	r4, r6
 8005c56:	45a0      	cmp	r8, r4
 8005c58:	bf0c      	ite	eq
 8005c5a:	2406      	moveq	r4, #6
 8005c5c:	2401      	movne	r4, #1
 8005c5e:	71ac      	strb	r4, [r5, #6]
 8005c60:	2000      	movs	r0, #0
 8005c62:	b001      	add	sp, #4
 8005c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c68:	3602      	adds	r6, #2
 8005c6a:	d1f9      	bne.n	8005c60 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	71ab      	strb	r3, [r5, #6]
 8005c70:	e7f6      	b.n	8005c60 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>
 8005c72:	4544      	cmp	r4, r8
 8005c74:	d104      	bne.n	8005c80 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8005c76:	4651      	mov	r1, sl
 8005c78:	4658      	mov	r0, fp
 8005c7a:	f000 f8a5 	bl	8005dc8 <_ZNKSt9type_infoeqERKS_>
 8005c7e:	b988      	cbnz	r0, 8005ca4 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x78>
 8005c80:	f8db 0008 	ldr.w	r0, [fp, #8]
 8005c84:	6803      	ldr	r3, [r0, #0]
 8005c86:	950d      	str	r5, [sp, #52]	; 0x34
 8005c88:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8005c8c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 8005c90:	940a      	str	r4, [sp, #40]	; 0x28
 8005c92:	69dc      	ldr	r4, [r3, #28]
 8005c94:	463a      	mov	r2, r7
 8005c96:	464b      	mov	r3, r9
 8005c98:	4631      	mov	r1, r6
 8005c9a:	46a4      	mov	ip, r4
 8005c9c:	b001      	add	sp, #4
 8005c9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ca2:	4760      	bx	ip
 8005ca4:	716f      	strb	r7, [r5, #5]
 8005ca6:	e7db      	b.n	8005c60 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x34>

08005ca8 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8005ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cac:	4604      	mov	r4, r0
 8005cae:	460d      	mov	r5, r1
 8005cb0:	4616      	mov	r6, r2
 8005cb2:	461f      	mov	r7, r3
 8005cb4:	f000 f848 	bl	8005d48 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8005cb8:	b948      	cbnz	r0, 8005cce <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8005cba:	68a0      	ldr	r0, [r4, #8]
 8005cbc:	6803      	ldr	r3, [r0, #0]
 8005cbe:	699c      	ldr	r4, [r3, #24]
 8005cc0:	4632      	mov	r2, r6
 8005cc2:	463b      	mov	r3, r7
 8005cc4:	4629      	mov	r1, r5
 8005cc6:	46a4      	mov	ip, r4
 8005cc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ccc:	4760      	bx	ip
 8005cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005cd2 <__aeabi_atexit>:
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	4601      	mov	r1, r0
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f000 b9de 	b.w	8006098 <__cxa_atexit>

08005cdc <_ZdlPvj>:
 8005cdc:	f000 b88a 	b.w	8005df4 <_ZdlPv>

08005ce0 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8005ce0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8005ce2:	2310      	movs	r3, #16
 8005ce4:	9302      	str	r3, [sp, #8]
 8005ce6:	6803      	ldr	r3, [r0, #0]
 8005ce8:	2400      	movs	r4, #0
 8005cea:	4615      	mov	r5, r2
 8005cec:	699e      	ldr	r6, [r3, #24]
 8005cee:	9400      	str	r4, [sp, #0]
 8005cf0:	466b      	mov	r3, sp
 8005cf2:	f88d 4004 	strb.w	r4, [sp, #4]
 8005cf6:	9403      	str	r4, [sp, #12]
 8005cf8:	6812      	ldr	r2, [r2, #0]
 8005cfa:	47b0      	blx	r6
 8005cfc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005d00:	f003 0306 	and.w	r3, r3, #6
 8005d04:	2b06      	cmp	r3, #6
 8005d06:	bf03      	ittte	eq
 8005d08:	9b00      	ldreq	r3, [sp, #0]
 8005d0a:	602b      	streq	r3, [r5, #0]
 8005d0c:	2001      	moveq	r0, #1
 8005d0e:	4620      	movne	r0, r4
 8005d10:	b004      	add	sp, #16
 8005d12:	bd70      	pop	{r4, r5, r6, pc}

08005d14 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8005d14:	9800      	ldr	r0, [sp, #0]
 8005d16:	4290      	cmp	r0, r2
 8005d18:	bf0c      	ite	eq
 8005d1a:	2006      	moveq	r0, #6
 8005d1c:	2001      	movne	r0, #1
 8005d1e:	4770      	bx	lr

08005d20 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8005d20:	b510      	push	{r4, lr}
 8005d22:	4b03      	ldr	r3, [pc, #12]	; (8005d30 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8005d24:	6003      	str	r3, [r0, #0]
 8005d26:	4604      	mov	r4, r0
 8005d28:	f000 f84b 	bl	8005dc2 <_ZNSt9type_infoD1Ev>
 8005d2c:	4620      	mov	r0, r4
 8005d2e:	bd10      	pop	{r4, pc}
 8005d30:	08006528 	.word	0x08006528

08005d34 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8005d34:	b510      	push	{r4, lr}
 8005d36:	4604      	mov	r4, r0
 8005d38:	f7ff fff2 	bl	8005d20 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	2108      	movs	r1, #8
 8005d40:	f7ff ffcc 	bl	8005cdc <_ZdlPvj>
 8005d44:	4620      	mov	r0, r4
 8005d46:	bd10      	pop	{r4, pc}

08005d48 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8005d48:	b538      	push	{r3, r4, r5, lr}
 8005d4a:	4615      	mov	r5, r2
 8005d4c:	461c      	mov	r4, r3
 8005d4e:	f000 f83b 	bl	8005dc8 <_ZNKSt9type_infoeqERKS_>
 8005d52:	b120      	cbz	r0, 8005d5e <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 8005d54:	2308      	movs	r3, #8
 8005d56:	60e3      	str	r3, [r4, #12]
 8005d58:	2306      	movs	r3, #6
 8005d5a:	6025      	str	r5, [r4, #0]
 8005d5c:	7123      	strb	r3, [r4, #4]
 8005d5e:	bd38      	pop	{r3, r4, r5, pc}

08005d60 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8005d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d64:	4605      	mov	r5, r0
 8005d66:	460c      	mov	r4, r1
 8005d68:	4616      	mov	r6, r2
 8005d6a:	461f      	mov	r7, r3
 8005d6c:	f000 f82c 	bl	8005dc8 <_ZNKSt9type_infoeqERKS_>
 8005d70:	b948      	cbnz	r0, 8005d86 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8005d72:	2f03      	cmp	r7, #3
 8005d74:	d807      	bhi.n	8005d86 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8005d76:	6823      	ldr	r3, [r4, #0]
 8005d78:	4632      	mov	r2, r6
 8005d7a:	4629      	mov	r1, r5
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	695b      	ldr	r3, [r3, #20]
 8005d80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d84:	4718      	bx	r3
 8005d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005d8a <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8005d8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d8e:	9e06      	ldr	r6, [sp, #24]
 8005d90:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005d92:	4698      	mov	r8, r3
 8005d94:	9b08      	ldr	r3, [sp, #32]
 8005d96:	429e      	cmp	r6, r3
 8005d98:	4607      	mov	r7, r0
 8005d9a:	4615      	mov	r5, r2
 8005d9c:	d103      	bne.n	8005da6 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x1c>
 8005d9e:	9907      	ldr	r1, [sp, #28]
 8005da0:	f000 f812 	bl	8005dc8 <_ZNKSt9type_infoeqERKS_>
 8005da4:	b958      	cbnz	r0, 8005dbe <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x34>
 8005da6:	4641      	mov	r1, r8
 8005da8:	4638      	mov	r0, r7
 8005daa:	f000 f80d 	bl	8005dc8 <_ZNKSt9type_infoeqERKS_>
 8005dae:	b118      	cbz	r0, 8005db8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 8005db0:	2301      	movs	r3, #1
 8005db2:	6026      	str	r6, [r4, #0]
 8005db4:	7125      	strb	r5, [r4, #4]
 8005db6:	71a3      	strb	r3, [r4, #6]
 8005db8:	2000      	movs	r0, #0
 8005dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dbe:	7165      	strb	r5, [r4, #5]
 8005dc0:	e7fa      	b.n	8005db8 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>

08005dc2 <_ZNSt9type_infoD1Ev>:
 8005dc2:	4770      	bx	lr

08005dc4 <_ZNKSt9type_info14__is_pointer_pEv>:
 8005dc4:	2000      	movs	r0, #0
 8005dc6:	4770      	bx	lr

08005dc8 <_ZNKSt9type_infoeqERKS_>:
 8005dc8:	4281      	cmp	r1, r0
 8005dca:	b508      	push	{r3, lr}
 8005dcc:	d00e      	beq.n	8005dec <_ZNKSt9type_infoeqERKS_+0x24>
 8005dce:	6840      	ldr	r0, [r0, #4]
 8005dd0:	7803      	ldrb	r3, [r0, #0]
 8005dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8005dd4:	d00c      	beq.n	8005df0 <_ZNKSt9type_infoeqERKS_+0x28>
 8005dd6:	6849      	ldr	r1, [r1, #4]
 8005dd8:	780b      	ldrb	r3, [r1, #0]
 8005dda:	2b2a      	cmp	r3, #42	; 0x2a
 8005ddc:	bf08      	it	eq
 8005dde:	3101      	addeq	r1, #1
 8005de0:	f7fa fa06 	bl	80001f0 <strcmp>
 8005de4:	fab0 f080 	clz	r0, r0
 8005de8:	0940      	lsrs	r0, r0, #5
 8005dea:	bd08      	pop	{r3, pc}
 8005dec:	2001      	movs	r0, #1
 8005dee:	bd08      	pop	{r3, pc}
 8005df0:	2000      	movs	r0, #0
 8005df2:	bd08      	pop	{r3, pc}

08005df4 <_ZdlPv>:
 8005df4:	f000 b98a 	b.w	800610c <free>

08005df8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj>:
 8005df8:	4b24      	ldr	r3, [pc, #144]	; (8005e8c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x94>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	07d0      	lsls	r0, r2, #31
 8005dfe:	bf5c      	itt	pl
 8005e00:	2201      	movpl	r2, #1
 8005e02:	601a      	strpl	r2, [r3, #0]
 8005e04:	4b22      	ldr	r3, [pc, #136]	; (8005e90 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x98>)
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	07d1      	lsls	r1, r2, #31
 8005e0a:	bf5c      	itt	pl
 8005e0c:	2201      	movpl	r2, #1
 8005e0e:	601a      	strpl	r2, [r3, #0]
 8005e10:	4b20      	ldr	r3, [pc, #128]	; (8005e94 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0x9c>)
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	07d2      	lsls	r2, r2, #31
 8005e16:	bf5c      	itt	pl
 8005e18:	2201      	movpl	r2, #1
 8005e1a:	601a      	strpl	r2, [r3, #0]
 8005e1c:	4b1e      	ldr	r3, [pc, #120]	; (8005e98 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa0>)
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	07d0      	lsls	r0, r2, #31
 8005e22:	bf5c      	itt	pl
 8005e24:	2201      	movpl	r2, #1
 8005e26:	601a      	strpl	r2, [r3, #0]
 8005e28:	4b1c      	ldr	r3, [pc, #112]	; (8005e9c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa4>)
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	07d1      	lsls	r1, r2, #31
 8005e2e:	bf5c      	itt	pl
 8005e30:	2201      	movpl	r2, #1
 8005e32:	601a      	strpl	r2, [r3, #0]
 8005e34:	4b1a      	ldr	r3, [pc, #104]	; (8005ea0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xa8>)
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	07d2      	lsls	r2, r2, #31
 8005e3a:	bf5c      	itt	pl
 8005e3c:	2201      	movpl	r2, #1
 8005e3e:	601a      	strpl	r2, [r3, #0]
 8005e40:	4b18      	ldr	r3, [pc, #96]	; (8005ea4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xac>)
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	07d0      	lsls	r0, r2, #31
 8005e46:	bf5c      	itt	pl
 8005e48:	2201      	movpl	r2, #1
 8005e4a:	601a      	strpl	r2, [r3, #0]
 8005e4c:	4b16      	ldr	r3, [pc, #88]	; (8005ea8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb0>)
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	07d1      	lsls	r1, r2, #31
 8005e52:	bf5c      	itt	pl
 8005e54:	2201      	movpl	r2, #1
 8005e56:	601a      	strpl	r2, [r3, #0]
 8005e58:	4b14      	ldr	r3, [pc, #80]	; (8005eac <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb4>)
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	07d2      	lsls	r2, r2, #31
 8005e5e:	bf5c      	itt	pl
 8005e60:	2201      	movpl	r2, #1
 8005e62:	601a      	strpl	r2, [r3, #0]
 8005e64:	4b12      	ldr	r3, [pc, #72]	; (8005eb0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xb8>)
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	07d0      	lsls	r0, r2, #31
 8005e6a:	bf5c      	itt	pl
 8005e6c:	2201      	movpl	r2, #1
 8005e6e:	601a      	strpl	r2, [r3, #0]
 8005e70:	4b10      	ldr	r3, [pc, #64]	; (8005eb4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xbc>)
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	07d1      	lsls	r1, r2, #31
 8005e76:	bf5c      	itt	pl
 8005e78:	2201      	movpl	r2, #1
 8005e7a:	601a      	strpl	r2, [r3, #0]
 8005e7c:	4b0e      	ldr	r3, [pc, #56]	; (8005eb8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKSsj+0xc0>)
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	07d2      	lsls	r2, r2, #31
 8005e82:	bf5c      	itt	pl
 8005e84:	2201      	movpl	r2, #1
 8005e86:	601a      	strpl	r2, [r3, #0]
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	20003f18 	.word	0x20003f18
 8005e90:	20003f14 	.word	0x20003f14
 8005e94:	20003f10 	.word	0x20003f10
 8005e98:	20003f0c 	.word	0x20003f0c
 8005e9c:	20003f08 	.word	0x20003f08
 8005ea0:	20003f04 	.word	0x20003f04
 8005ea4:	20003f00 	.word	0x20003f00
 8005ea8:	20003efc 	.word	0x20003efc
 8005eac:	20003ef8 	.word	0x20003ef8
 8005eb0:	20003ef4 	.word	0x20003ef4
 8005eb4:	20003ef0 	.word	0x20003ef0
 8005eb8:	20003eec 	.word	0x20003eec

08005ebc <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8005ebc:	4b18      	ldr	r3, [pc, #96]	; (8005f20 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	07d1      	lsls	r1, r2, #31
 8005ec2:	bf5c      	itt	pl
 8005ec4:	2201      	movpl	r2, #1
 8005ec6:	601a      	strpl	r2, [r3, #0]
 8005ec8:	4b16      	ldr	r3, [pc, #88]	; (8005f24 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	07d2      	lsls	r2, r2, #31
 8005ece:	bf5c      	itt	pl
 8005ed0:	2201      	movpl	r2, #1
 8005ed2:	601a      	strpl	r2, [r3, #0]
 8005ed4:	4b14      	ldr	r3, [pc, #80]	; (8005f28 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	07d0      	lsls	r0, r2, #31
 8005eda:	bf5c      	itt	pl
 8005edc:	2201      	movpl	r2, #1
 8005ede:	601a      	strpl	r2, [r3, #0]
 8005ee0:	4b12      	ldr	r3, [pc, #72]	; (8005f2c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	07d1      	lsls	r1, r2, #31
 8005ee6:	bf5c      	itt	pl
 8005ee8:	2201      	movpl	r2, #1
 8005eea:	601a      	strpl	r2, [r3, #0]
 8005eec:	4b10      	ldr	r3, [pc, #64]	; (8005f30 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	07d2      	lsls	r2, r2, #31
 8005ef2:	bf5c      	itt	pl
 8005ef4:	2201      	movpl	r2, #1
 8005ef6:	601a      	strpl	r2, [r3, #0]
 8005ef8:	4b0e      	ldr	r3, [pc, #56]	; (8005f34 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	07d0      	lsls	r0, r2, #31
 8005efe:	bf5c      	itt	pl
 8005f00:	2201      	movpl	r2, #1
 8005f02:	601a      	strpl	r2, [r3, #0]
 8005f04:	4b0c      	ldr	r3, [pc, #48]	; (8005f38 <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	07d1      	lsls	r1, r2, #31
 8005f0a:	bf5c      	itt	pl
 8005f0c:	2201      	movpl	r2, #1
 8005f0e:	601a      	strpl	r2, [r3, #0]
 8005f10:	4b0a      	ldr	r3, [pc, #40]	; (8005f3c <_GLOBAL__sub_I__ZNSt12ctype_bynameIcEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	07d2      	lsls	r2, r2, #31
 8005f16:	bf5c      	itt	pl
 8005f18:	2201      	movpl	r2, #1
 8005f1a:	601a      	strpl	r2, [r3, #0]
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	20003f38 	.word	0x20003f38
 8005f24:	20003f34 	.word	0x20003f34
 8005f28:	20003f30 	.word	0x20003f30
 8005f2c:	20003f2c 	.word	0x20003f2c
 8005f30:	20003f28 	.word	0x20003f28
 8005f34:	20003f24 	.word	0x20003f24
 8005f38:	20003f20 	.word	0x20003f20
 8005f3c:	20003f1c 	.word	0x20003f1c

08005f40 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj>:
 8005f40:	4b24      	ldr	r3, [pc, #144]	; (8005fd4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x94>)
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	07d0      	lsls	r0, r2, #31
 8005f46:	bf5c      	itt	pl
 8005f48:	2201      	movpl	r2, #1
 8005f4a:	601a      	strpl	r2, [r3, #0]
 8005f4c:	4b22      	ldr	r3, [pc, #136]	; (8005fd8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x98>)
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	07d1      	lsls	r1, r2, #31
 8005f52:	bf5c      	itt	pl
 8005f54:	2201      	movpl	r2, #1
 8005f56:	601a      	strpl	r2, [r3, #0]
 8005f58:	4b20      	ldr	r3, [pc, #128]	; (8005fdc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0x9c>)
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	07d2      	lsls	r2, r2, #31
 8005f5e:	bf5c      	itt	pl
 8005f60:	2201      	movpl	r2, #1
 8005f62:	601a      	strpl	r2, [r3, #0]
 8005f64:	4b1e      	ldr	r3, [pc, #120]	; (8005fe0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa0>)
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	07d0      	lsls	r0, r2, #31
 8005f6a:	bf5c      	itt	pl
 8005f6c:	2201      	movpl	r2, #1
 8005f6e:	601a      	strpl	r2, [r3, #0]
 8005f70:	4b1c      	ldr	r3, [pc, #112]	; (8005fe4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa4>)
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	07d1      	lsls	r1, r2, #31
 8005f76:	bf5c      	itt	pl
 8005f78:	2201      	movpl	r2, #1
 8005f7a:	601a      	strpl	r2, [r3, #0]
 8005f7c:	4b1a      	ldr	r3, [pc, #104]	; (8005fe8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xa8>)
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	07d2      	lsls	r2, r2, #31
 8005f82:	bf5c      	itt	pl
 8005f84:	2201      	movpl	r2, #1
 8005f86:	601a      	strpl	r2, [r3, #0]
 8005f88:	4b18      	ldr	r3, [pc, #96]	; (8005fec <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xac>)
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	07d0      	lsls	r0, r2, #31
 8005f8e:	bf5c      	itt	pl
 8005f90:	2201      	movpl	r2, #1
 8005f92:	601a      	strpl	r2, [r3, #0]
 8005f94:	4b16      	ldr	r3, [pc, #88]	; (8005ff0 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb0>)
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	07d1      	lsls	r1, r2, #31
 8005f9a:	bf5c      	itt	pl
 8005f9c:	2201      	movpl	r2, #1
 8005f9e:	601a      	strpl	r2, [r3, #0]
 8005fa0:	4b14      	ldr	r3, [pc, #80]	; (8005ff4 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb4>)
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	07d2      	lsls	r2, r2, #31
 8005fa6:	bf5c      	itt	pl
 8005fa8:	2201      	movpl	r2, #1
 8005faa:	601a      	strpl	r2, [r3, #0]
 8005fac:	4b12      	ldr	r3, [pc, #72]	; (8005ff8 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xb8>)
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	07d0      	lsls	r0, r2, #31
 8005fb2:	bf5c      	itt	pl
 8005fb4:	2201      	movpl	r2, #1
 8005fb6:	601a      	strpl	r2, [r3, #0]
 8005fb8:	4b10      	ldr	r3, [pc, #64]	; (8005ffc <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xbc>)
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	07d1      	lsls	r1, r2, #31
 8005fbe:	bf5c      	itt	pl
 8005fc0:	2201      	movpl	r2, #1
 8005fc2:	601a      	strpl	r2, [r3, #0]
 8005fc4:	4b0e      	ldr	r3, [pc, #56]	; (8006000 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKSsj+0xc0>)
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	07d2      	lsls	r2, r2, #31
 8005fca:	bf5c      	itt	pl
 8005fcc:	2201      	movpl	r2, #1
 8005fce:	601a      	strpl	r2, [r3, #0]
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	20003f68 	.word	0x20003f68
 8005fd8:	20003f64 	.word	0x20003f64
 8005fdc:	20003f60 	.word	0x20003f60
 8005fe0:	20003f5c 	.word	0x20003f5c
 8005fe4:	20003f58 	.word	0x20003f58
 8005fe8:	20003f54 	.word	0x20003f54
 8005fec:	20003f50 	.word	0x20003f50
 8005ff0:	20003f4c 	.word	0x20003f4c
 8005ff4:	20003f48 	.word	0x20003f48
 8005ff8:	20003f44 	.word	0x20003f44
 8005ffc:	20003f40 	.word	0x20003f40
 8006000:	20003f3c 	.word	0x20003f3c

08006004 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj>:
 8006004:	4b18      	ldr	r3, [pc, #96]	; (8006068 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x64>)
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	07d1      	lsls	r1, r2, #31
 800600a:	bf5c      	itt	pl
 800600c:	2201      	movpl	r2, #1
 800600e:	601a      	strpl	r2, [r3, #0]
 8006010:	4b16      	ldr	r3, [pc, #88]	; (800606c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x68>)
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	07d2      	lsls	r2, r2, #31
 8006016:	bf5c      	itt	pl
 8006018:	2201      	movpl	r2, #1
 800601a:	601a      	strpl	r2, [r3, #0]
 800601c:	4b14      	ldr	r3, [pc, #80]	; (8006070 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x6c>)
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	07d0      	lsls	r0, r2, #31
 8006022:	bf5c      	itt	pl
 8006024:	2201      	movpl	r2, #1
 8006026:	601a      	strpl	r2, [r3, #0]
 8006028:	4b12      	ldr	r3, [pc, #72]	; (8006074 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x70>)
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	07d1      	lsls	r1, r2, #31
 800602e:	bf5c      	itt	pl
 8006030:	2201      	movpl	r2, #1
 8006032:	601a      	strpl	r2, [r3, #0]
 8006034:	4b10      	ldr	r3, [pc, #64]	; (8006078 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x74>)
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	07d2      	lsls	r2, r2, #31
 800603a:	bf5c      	itt	pl
 800603c:	2201      	movpl	r2, #1
 800603e:	601a      	strpl	r2, [r3, #0]
 8006040:	4b0e      	ldr	r3, [pc, #56]	; (800607c <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x78>)
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	07d0      	lsls	r0, r2, #31
 8006046:	bf5c      	itt	pl
 8006048:	2201      	movpl	r2, #1
 800604a:	601a      	strpl	r2, [r3, #0]
 800604c:	4b0c      	ldr	r3, [pc, #48]	; (8006080 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x7c>)
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	07d1      	lsls	r1, r2, #31
 8006052:	bf5c      	itt	pl
 8006054:	2201      	movpl	r2, #1
 8006056:	601a      	strpl	r2, [r3, #0]
 8006058:	4b0a      	ldr	r3, [pc, #40]	; (8006084 <_GLOBAL__sub_I__ZNSt12ctype_bynameIwEC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEj+0x80>)
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	07d2      	lsls	r2, r2, #31
 800605e:	bf5c      	itt	pl
 8006060:	2201      	movpl	r2, #1
 8006062:	601a      	strpl	r2, [r3, #0]
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	20003f88 	.word	0x20003f88
 800606c:	20003f84 	.word	0x20003f84
 8006070:	20003f80 	.word	0x20003f80
 8006074:	20003f7c 	.word	0x20003f7c
 8006078:	20003f78 	.word	0x20003f78
 800607c:	20003f74 	.word	0x20003f74
 8006080:	20003f70 	.word	0x20003f70
 8006084:	20003f6c 	.word	0x20003f6c

08006088 <abort>:
 8006088:	b508      	push	{r3, lr}
 800608a:	2006      	movs	r0, #6
 800608c:	f000 f93e 	bl	800630c <raise>
 8006090:	2001      	movs	r0, #1
 8006092:	f000 f977 	bl	8006384 <_exit>
	...

08006098 <__cxa_atexit>:
 8006098:	b510      	push	{r4, lr}
 800609a:	4c05      	ldr	r4, [pc, #20]	; (80060b0 <__cxa_atexit+0x18>)
 800609c:	4613      	mov	r3, r2
 800609e:	b12c      	cbz	r4, 80060ac <__cxa_atexit+0x14>
 80060a0:	460a      	mov	r2, r1
 80060a2:	4601      	mov	r1, r0
 80060a4:	2002      	movs	r0, #2
 80060a6:	f3af 8000 	nop.w
 80060aa:	bd10      	pop	{r4, pc}
 80060ac:	4620      	mov	r0, r4
 80060ae:	bd10      	pop	{r4, pc}
 80060b0:	00000000 	.word	0x00000000

080060b4 <__libc_init_array>:
 80060b4:	b570      	push	{r4, r5, r6, lr}
 80060b6:	4e0d      	ldr	r6, [pc, #52]	; (80060ec <__libc_init_array+0x38>)
 80060b8:	4c0d      	ldr	r4, [pc, #52]	; (80060f0 <__libc_init_array+0x3c>)
 80060ba:	1ba4      	subs	r4, r4, r6
 80060bc:	10a4      	asrs	r4, r4, #2
 80060be:	2500      	movs	r5, #0
 80060c0:	42a5      	cmp	r5, r4
 80060c2:	d109      	bne.n	80060d8 <__libc_init_array+0x24>
 80060c4:	4e0b      	ldr	r6, [pc, #44]	; (80060f4 <__libc_init_array+0x40>)
 80060c6:	4c0c      	ldr	r4, [pc, #48]	; (80060f8 <__libc_init_array+0x44>)
 80060c8:	f000 f95e 	bl	8006388 <_init>
 80060cc:	1ba4      	subs	r4, r4, r6
 80060ce:	10a4      	asrs	r4, r4, #2
 80060d0:	2500      	movs	r5, #0
 80060d2:	42a5      	cmp	r5, r4
 80060d4:	d105      	bne.n	80060e2 <__libc_init_array+0x2e>
 80060d6:	bd70      	pop	{r4, r5, r6, pc}
 80060d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060dc:	4798      	blx	r3
 80060de:	3501      	adds	r5, #1
 80060e0:	e7ee      	b.n	80060c0 <__libc_init_array+0xc>
 80060e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060e6:	4798      	blx	r3
 80060e8:	3501      	adds	r5, #1
 80060ea:	e7f2      	b.n	80060d2 <__libc_init_array+0x1e>
 80060ec:	080066e8 	.word	0x080066e8
 80060f0:	080066e8 	.word	0x080066e8
 80060f4:	080066e8 	.word	0x080066e8
 80060f8:	08006700 	.word	0x08006700

080060fc <malloc>:
 80060fc:	4b02      	ldr	r3, [pc, #8]	; (8006108 <malloc+0xc>)
 80060fe:	4601      	mov	r1, r0
 8006100:	6818      	ldr	r0, [r3, #0]
 8006102:	f000 b86d 	b.w	80061e0 <_malloc_r>
 8006106:	bf00      	nop
 8006108:	200000d8 	.word	0x200000d8

0800610c <free>:
 800610c:	4b02      	ldr	r3, [pc, #8]	; (8006118 <free+0xc>)
 800610e:	4601      	mov	r1, r0
 8006110:	6818      	ldr	r0, [r3, #0]
 8006112:	f000 b817 	b.w	8006144 <_free_r>
 8006116:	bf00      	nop
 8006118:	200000d8 	.word	0x200000d8

0800611c <memcpy>:
 800611c:	b510      	push	{r4, lr}
 800611e:	1e43      	subs	r3, r0, #1
 8006120:	440a      	add	r2, r1
 8006122:	4291      	cmp	r1, r2
 8006124:	d100      	bne.n	8006128 <memcpy+0xc>
 8006126:	bd10      	pop	{r4, pc}
 8006128:	f811 4b01 	ldrb.w	r4, [r1], #1
 800612c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006130:	e7f7      	b.n	8006122 <memcpy+0x6>

08006132 <memset>:
 8006132:	4402      	add	r2, r0
 8006134:	4603      	mov	r3, r0
 8006136:	4293      	cmp	r3, r2
 8006138:	d100      	bne.n	800613c <memset+0xa>
 800613a:	4770      	bx	lr
 800613c:	f803 1b01 	strb.w	r1, [r3], #1
 8006140:	e7f9      	b.n	8006136 <memset+0x4>
	...

08006144 <_free_r>:
 8006144:	b538      	push	{r3, r4, r5, lr}
 8006146:	4605      	mov	r5, r0
 8006148:	2900      	cmp	r1, #0
 800614a:	d045      	beq.n	80061d8 <_free_r+0x94>
 800614c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006150:	1f0c      	subs	r4, r1, #4
 8006152:	2b00      	cmp	r3, #0
 8006154:	bfb8      	it	lt
 8006156:	18e4      	addlt	r4, r4, r3
 8006158:	f000 f8f4 	bl	8006344 <__malloc_lock>
 800615c:	4a1f      	ldr	r2, [pc, #124]	; (80061dc <_free_r+0x98>)
 800615e:	6813      	ldr	r3, [r2, #0]
 8006160:	4610      	mov	r0, r2
 8006162:	b933      	cbnz	r3, 8006172 <_free_r+0x2e>
 8006164:	6063      	str	r3, [r4, #4]
 8006166:	6014      	str	r4, [r2, #0]
 8006168:	4628      	mov	r0, r5
 800616a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800616e:	f000 b8ea 	b.w	8006346 <__malloc_unlock>
 8006172:	42a3      	cmp	r3, r4
 8006174:	d90c      	bls.n	8006190 <_free_r+0x4c>
 8006176:	6821      	ldr	r1, [r4, #0]
 8006178:	1862      	adds	r2, r4, r1
 800617a:	4293      	cmp	r3, r2
 800617c:	bf04      	itt	eq
 800617e:	681a      	ldreq	r2, [r3, #0]
 8006180:	685b      	ldreq	r3, [r3, #4]
 8006182:	6063      	str	r3, [r4, #4]
 8006184:	bf04      	itt	eq
 8006186:	1852      	addeq	r2, r2, r1
 8006188:	6022      	streq	r2, [r4, #0]
 800618a:	6004      	str	r4, [r0, #0]
 800618c:	e7ec      	b.n	8006168 <_free_r+0x24>
 800618e:	4613      	mov	r3, r2
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	b10a      	cbz	r2, 8006198 <_free_r+0x54>
 8006194:	42a2      	cmp	r2, r4
 8006196:	d9fa      	bls.n	800618e <_free_r+0x4a>
 8006198:	6819      	ldr	r1, [r3, #0]
 800619a:	1858      	adds	r0, r3, r1
 800619c:	42a0      	cmp	r0, r4
 800619e:	d10b      	bne.n	80061b8 <_free_r+0x74>
 80061a0:	6820      	ldr	r0, [r4, #0]
 80061a2:	4401      	add	r1, r0
 80061a4:	1858      	adds	r0, r3, r1
 80061a6:	4282      	cmp	r2, r0
 80061a8:	6019      	str	r1, [r3, #0]
 80061aa:	d1dd      	bne.n	8006168 <_free_r+0x24>
 80061ac:	6810      	ldr	r0, [r2, #0]
 80061ae:	6852      	ldr	r2, [r2, #4]
 80061b0:	605a      	str	r2, [r3, #4]
 80061b2:	4401      	add	r1, r0
 80061b4:	6019      	str	r1, [r3, #0]
 80061b6:	e7d7      	b.n	8006168 <_free_r+0x24>
 80061b8:	d902      	bls.n	80061c0 <_free_r+0x7c>
 80061ba:	230c      	movs	r3, #12
 80061bc:	602b      	str	r3, [r5, #0]
 80061be:	e7d3      	b.n	8006168 <_free_r+0x24>
 80061c0:	6820      	ldr	r0, [r4, #0]
 80061c2:	1821      	adds	r1, r4, r0
 80061c4:	428a      	cmp	r2, r1
 80061c6:	bf04      	itt	eq
 80061c8:	6811      	ldreq	r1, [r2, #0]
 80061ca:	6852      	ldreq	r2, [r2, #4]
 80061cc:	6062      	str	r2, [r4, #4]
 80061ce:	bf04      	itt	eq
 80061d0:	1809      	addeq	r1, r1, r0
 80061d2:	6021      	streq	r1, [r4, #0]
 80061d4:	605c      	str	r4, [r3, #4]
 80061d6:	e7c7      	b.n	8006168 <_free_r+0x24>
 80061d8:	bd38      	pop	{r3, r4, r5, pc}
 80061da:	bf00      	nop
 80061dc:	20003f8c 	.word	0x20003f8c

080061e0 <_malloc_r>:
 80061e0:	b570      	push	{r4, r5, r6, lr}
 80061e2:	1ccd      	adds	r5, r1, #3
 80061e4:	f025 0503 	bic.w	r5, r5, #3
 80061e8:	3508      	adds	r5, #8
 80061ea:	2d0c      	cmp	r5, #12
 80061ec:	bf38      	it	cc
 80061ee:	250c      	movcc	r5, #12
 80061f0:	2d00      	cmp	r5, #0
 80061f2:	4606      	mov	r6, r0
 80061f4:	db01      	blt.n	80061fa <_malloc_r+0x1a>
 80061f6:	42a9      	cmp	r1, r5
 80061f8:	d903      	bls.n	8006202 <_malloc_r+0x22>
 80061fa:	230c      	movs	r3, #12
 80061fc:	6033      	str	r3, [r6, #0]
 80061fe:	2000      	movs	r0, #0
 8006200:	bd70      	pop	{r4, r5, r6, pc}
 8006202:	f000 f89f 	bl	8006344 <__malloc_lock>
 8006206:	4a23      	ldr	r2, [pc, #140]	; (8006294 <_malloc_r+0xb4>)
 8006208:	6814      	ldr	r4, [r2, #0]
 800620a:	4621      	mov	r1, r4
 800620c:	b991      	cbnz	r1, 8006234 <_malloc_r+0x54>
 800620e:	4c22      	ldr	r4, [pc, #136]	; (8006298 <_malloc_r+0xb8>)
 8006210:	6823      	ldr	r3, [r4, #0]
 8006212:	b91b      	cbnz	r3, 800621c <_malloc_r+0x3c>
 8006214:	4630      	mov	r0, r6
 8006216:	f000 f841 	bl	800629c <_sbrk_r>
 800621a:	6020      	str	r0, [r4, #0]
 800621c:	4629      	mov	r1, r5
 800621e:	4630      	mov	r0, r6
 8006220:	f000 f83c 	bl	800629c <_sbrk_r>
 8006224:	1c43      	adds	r3, r0, #1
 8006226:	d126      	bne.n	8006276 <_malloc_r+0x96>
 8006228:	230c      	movs	r3, #12
 800622a:	6033      	str	r3, [r6, #0]
 800622c:	4630      	mov	r0, r6
 800622e:	f000 f88a 	bl	8006346 <__malloc_unlock>
 8006232:	e7e4      	b.n	80061fe <_malloc_r+0x1e>
 8006234:	680b      	ldr	r3, [r1, #0]
 8006236:	1b5b      	subs	r3, r3, r5
 8006238:	d41a      	bmi.n	8006270 <_malloc_r+0x90>
 800623a:	2b0b      	cmp	r3, #11
 800623c:	d90f      	bls.n	800625e <_malloc_r+0x7e>
 800623e:	600b      	str	r3, [r1, #0]
 8006240:	50cd      	str	r5, [r1, r3]
 8006242:	18cc      	adds	r4, r1, r3
 8006244:	4630      	mov	r0, r6
 8006246:	f000 f87e 	bl	8006346 <__malloc_unlock>
 800624a:	f104 000b 	add.w	r0, r4, #11
 800624e:	1d23      	adds	r3, r4, #4
 8006250:	f020 0007 	bic.w	r0, r0, #7
 8006254:	1ac3      	subs	r3, r0, r3
 8006256:	d01b      	beq.n	8006290 <_malloc_r+0xb0>
 8006258:	425a      	negs	r2, r3
 800625a:	50e2      	str	r2, [r4, r3]
 800625c:	bd70      	pop	{r4, r5, r6, pc}
 800625e:	428c      	cmp	r4, r1
 8006260:	bf0d      	iteet	eq
 8006262:	6863      	ldreq	r3, [r4, #4]
 8006264:	684b      	ldrne	r3, [r1, #4]
 8006266:	6063      	strne	r3, [r4, #4]
 8006268:	6013      	streq	r3, [r2, #0]
 800626a:	bf18      	it	ne
 800626c:	460c      	movne	r4, r1
 800626e:	e7e9      	b.n	8006244 <_malloc_r+0x64>
 8006270:	460c      	mov	r4, r1
 8006272:	6849      	ldr	r1, [r1, #4]
 8006274:	e7ca      	b.n	800620c <_malloc_r+0x2c>
 8006276:	1cc4      	adds	r4, r0, #3
 8006278:	f024 0403 	bic.w	r4, r4, #3
 800627c:	42a0      	cmp	r0, r4
 800627e:	d005      	beq.n	800628c <_malloc_r+0xac>
 8006280:	1a21      	subs	r1, r4, r0
 8006282:	4630      	mov	r0, r6
 8006284:	f000 f80a 	bl	800629c <_sbrk_r>
 8006288:	3001      	adds	r0, #1
 800628a:	d0cd      	beq.n	8006228 <_malloc_r+0x48>
 800628c:	6025      	str	r5, [r4, #0]
 800628e:	e7d9      	b.n	8006244 <_malloc_r+0x64>
 8006290:	bd70      	pop	{r4, r5, r6, pc}
 8006292:	bf00      	nop
 8006294:	20003f8c 	.word	0x20003f8c
 8006298:	20003f90 	.word	0x20003f90

0800629c <_sbrk_r>:
 800629c:	b538      	push	{r3, r4, r5, lr}
 800629e:	4c06      	ldr	r4, [pc, #24]	; (80062b8 <_sbrk_r+0x1c>)
 80062a0:	2300      	movs	r3, #0
 80062a2:	4605      	mov	r5, r0
 80062a4:	4608      	mov	r0, r1
 80062a6:	6023      	str	r3, [r4, #0]
 80062a8:	f000 f85e 	bl	8006368 <_sbrk>
 80062ac:	1c43      	adds	r3, r0, #1
 80062ae:	d102      	bne.n	80062b6 <_sbrk_r+0x1a>
 80062b0:	6823      	ldr	r3, [r4, #0]
 80062b2:	b103      	cbz	r3, 80062b6 <_sbrk_r+0x1a>
 80062b4:	602b      	str	r3, [r5, #0]
 80062b6:	bd38      	pop	{r3, r4, r5, pc}
 80062b8:	20004ad0 	.word	0x20004ad0

080062bc <_raise_r>:
 80062bc:	291f      	cmp	r1, #31
 80062be:	b538      	push	{r3, r4, r5, lr}
 80062c0:	4604      	mov	r4, r0
 80062c2:	460d      	mov	r5, r1
 80062c4:	d904      	bls.n	80062d0 <_raise_r+0x14>
 80062c6:	2316      	movs	r3, #22
 80062c8:	6003      	str	r3, [r0, #0]
 80062ca:	f04f 30ff 	mov.w	r0, #4294967295
 80062ce:	bd38      	pop	{r3, r4, r5, pc}
 80062d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80062d2:	b112      	cbz	r2, 80062da <_raise_r+0x1e>
 80062d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80062d8:	b94b      	cbnz	r3, 80062ee <_raise_r+0x32>
 80062da:	4620      	mov	r0, r4
 80062dc:	f000 f830 	bl	8006340 <_getpid_r>
 80062e0:	462a      	mov	r2, r5
 80062e2:	4601      	mov	r1, r0
 80062e4:	4620      	mov	r0, r4
 80062e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062ea:	f000 b817 	b.w	800631c <_kill_r>
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d00a      	beq.n	8006308 <_raise_r+0x4c>
 80062f2:	1c59      	adds	r1, r3, #1
 80062f4:	d103      	bne.n	80062fe <_raise_r+0x42>
 80062f6:	2316      	movs	r3, #22
 80062f8:	6003      	str	r3, [r0, #0]
 80062fa:	2001      	movs	r0, #1
 80062fc:	bd38      	pop	{r3, r4, r5, pc}
 80062fe:	2400      	movs	r4, #0
 8006300:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006304:	4628      	mov	r0, r5
 8006306:	4798      	blx	r3
 8006308:	2000      	movs	r0, #0
 800630a:	bd38      	pop	{r3, r4, r5, pc}

0800630c <raise>:
 800630c:	4b02      	ldr	r3, [pc, #8]	; (8006318 <raise+0xc>)
 800630e:	4601      	mov	r1, r0
 8006310:	6818      	ldr	r0, [r3, #0]
 8006312:	f7ff bfd3 	b.w	80062bc <_raise_r>
 8006316:	bf00      	nop
 8006318:	200000d8 	.word	0x200000d8

0800631c <_kill_r>:
 800631c:	b538      	push	{r3, r4, r5, lr}
 800631e:	4c07      	ldr	r4, [pc, #28]	; (800633c <_kill_r+0x20>)
 8006320:	2300      	movs	r3, #0
 8006322:	4605      	mov	r5, r0
 8006324:	4608      	mov	r0, r1
 8006326:	4611      	mov	r1, r2
 8006328:	6023      	str	r3, [r4, #0]
 800632a:	f000 f815 	bl	8006358 <_kill>
 800632e:	1c43      	adds	r3, r0, #1
 8006330:	d102      	bne.n	8006338 <_kill_r+0x1c>
 8006332:	6823      	ldr	r3, [r4, #0]
 8006334:	b103      	cbz	r3, 8006338 <_kill_r+0x1c>
 8006336:	602b      	str	r3, [r5, #0]
 8006338:	bd38      	pop	{r3, r4, r5, pc}
 800633a:	bf00      	nop
 800633c:	20004ad0 	.word	0x20004ad0

08006340 <_getpid_r>:
 8006340:	f000 b802 	b.w	8006348 <_getpid>

08006344 <__malloc_lock>:
 8006344:	4770      	bx	lr

08006346 <__malloc_unlock>:
 8006346:	4770      	bx	lr

08006348 <_getpid>:
 8006348:	4b02      	ldr	r3, [pc, #8]	; (8006354 <_getpid+0xc>)
 800634a:	2258      	movs	r2, #88	; 0x58
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	f04f 30ff 	mov.w	r0, #4294967295
 8006352:	4770      	bx	lr
 8006354:	20004ad0 	.word	0x20004ad0

08006358 <_kill>:
 8006358:	4b02      	ldr	r3, [pc, #8]	; (8006364 <_kill+0xc>)
 800635a:	2258      	movs	r2, #88	; 0x58
 800635c:	601a      	str	r2, [r3, #0]
 800635e:	f04f 30ff 	mov.w	r0, #4294967295
 8006362:	4770      	bx	lr
 8006364:	20004ad0 	.word	0x20004ad0

08006368 <_sbrk>:
 8006368:	4b04      	ldr	r3, [pc, #16]	; (800637c <_sbrk+0x14>)
 800636a:	6819      	ldr	r1, [r3, #0]
 800636c:	4602      	mov	r2, r0
 800636e:	b909      	cbnz	r1, 8006374 <_sbrk+0xc>
 8006370:	4903      	ldr	r1, [pc, #12]	; (8006380 <_sbrk+0x18>)
 8006372:	6019      	str	r1, [r3, #0]
 8006374:	6818      	ldr	r0, [r3, #0]
 8006376:	4402      	add	r2, r0
 8006378:	601a      	str	r2, [r3, #0]
 800637a:	4770      	bx	lr
 800637c:	20003f94 	.word	0x20003f94
 8006380:	20004ad4 	.word	0x20004ad4

08006384 <_exit>:
 8006384:	e7fe      	b.n	8006384 <_exit>
	...

08006388 <_init>:
 8006388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800638a:	bf00      	nop
 800638c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638e:	bc08      	pop	{r3}
 8006390:	469e      	mov	lr, r3
 8006392:	4770      	bx	lr

08006394 <_fini>:
 8006394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006396:	bf00      	nop
 8006398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800639a:	bc08      	pop	{r3}
 800639c:	469e      	mov	lr, r3
 800639e:	4770      	bx	lr
