****************************************
Report : qor
Design : i2c_master_top
Version: V-2023.12
Date   : Fri May 10 15:45:39 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'i2c_master_top.dlib:Foorplanning.design'. (TIM-125)
Information: Design Average RC for design Foorplanning  (NEX-011)
Information: r = 0.564670 ohm/um, via_r = 0.900000 ohm/cut, c = 0.091903 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.900000 ohm/cut, c = 0.108246 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'i2c_master_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 632, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 632, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************


Scenario           'default'
Timing Path Group  'wb_clk_i'
----------------------------------------
Levels of Logic:                     29
Critical Path Length:              1.34
Critical Path Slack:               3.32
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.16
Total Hold Violation:            -11.34
No. of Hold Violations:             150
----------------------------------------

Scenario           'default'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:              2.02
Critical Path Slack:               2.63
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.19
Critical Path Slack:               3.42
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:            150
Leaf Cell Count:                    565
Buf/Inv Cell Count:                  72
Buf Cell Count:                       0
Inv Cell Count:                      72
Combinational Cell Count:           412
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              153
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       153
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             3731.56
Noncombinational Area:          4827.34
Buf/Inv Area:                    398.13
Total Buffer Area:                 0.00
Total Inverter Area:             398.13
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                   10075.11
Net YLength:                    8580.28
----------------------------------------
Cell Area (netlist):                           8558.90
Cell Area (netlist and physical only):         8558.90
Net Length:                    18655.39


Design Rules
----------------------------------------
Total Number of Nets:               643
Nets with Violations:                 2
Max Trans Violations:                 0
Max Cap Violations:                   2
----------------------------------------

1
