INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/uzivatel/Documents/github/Digital-electronics-1/Labs/03-vivado/project_1/project_1.srcs/sources_1/new/project_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_1'
