<!-- Profile README for Sathiyanarayanan -->

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=28&pause=1000&color=1F7A7A&center=true&vCenter=true&width=435&lines=Hi+%F0%9F%91%8B%2C+I'm+Sathiyanarayanan;Electronics+%26+Fullstack+Enthusiast;IoT+%7C+VLSI+%7C+Web+Dev+Lover" alt="Typing SVG" />
</p>

<p align="center">
  <a href="mailto:sathiyaram5311@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=flat-square&logo=gmail&logoColor=white"/></a>
  <a href="https://www.linkedin.com/in/sathiyanarayanan5311"><img src="https://img.shields.io/badge/LinkedIn-blue?style=flat-square&logo=linkedin&logoColor=white"/></a>
  <a href="https://github.com/Sathiyanarayanan53"><img src="https://img.shields.io/badge/GitHub-181717?style=flat-square&logo=github&logoColor=white"/></a>
  <img src="https://img.shields.io/badge/Phone-6382503809-brightgreen?style=flat-square&logo=whatsapp&logoColor=white"/>
</p>

---

### ğŸ‘¨â€ğŸ“ Education

- **SASTRA Deemed University, Thanjavur**  
  B.Tech, Electronics & Communication Engineering  
  _Expected May 2025_ &nbsp;|&nbsp; CGPA: 6.30/10.0

- **Sri Ramakrishna Boys HSS**  
  Higher Secondary, May 2021 &nbsp;|&nbsp; 85.1%

- **Immaculate Matric School**  
  Secondary, May 2019 &nbsp;|&nbsp; 81.4%

---

### ğŸ› ï¸ Skills

<p>
  <img src="https://skillicons.dev/icons?i=js,html,css,java" height="32"/>
  <img src="https://skillicons.dev/icons?i=verilog" height="32"/>
  <img src="https://img.shields.io/badge/VHDL-0175C2?style=flat&logo=verilog&logoColor=white" height="28"/>
  <img src="https://img.shields.io/badge/FPGA-009688?style=flat&logo=fpga&logoColor=white" height="28"/>
  <img src="https://img.shields.io/badge/Arduino-00979D?style=flat&logo=arduino&logoColor=white" height="28"/>
  <img src="https://img.shields.io/badge/ESP32-3C3C3C?style=flat&logo=espressif&logoColor=white" height="28"/>
  <img src="https://img.shields.io/badge/ModelSim-007ACC?style=flat&logo=siemens&logoColor=white" height="28"/>
  <img src="https://img.shields.io/badge/HSPICE-FF6F00?style=flat&logo=spice&logoColor=white" height="28"/>
  <img src="https://img.shields.io/badge/DSP-4CAF50?style=flat&logo=mathworks&logoColor=white" height="28"/>
</p>

- **Soft Skills:** Problem-Solving, Teamwork, Analytical Thinking

---

### ğŸ“š Coursework

- Introduction to Web Development
- VLSI Design Fundamentals
- Full Stack Development (Clever Academy, Aprâ€“Jul 2024)

---

### ğŸ’¼ Experience

**Ashok Leyland, Hosur, Tamil Nadu**  
*R&D In-Plant Training | Junâ€“Jul 2024*
- Optimized testing with MATLAB, cut time 10%.
- Calibrated ECU for EVs with CAN bus.

---

### ğŸš€ Projects

**[Lightweight IoT Encryption (Simon & Simeck)](https://github.com/Sathiyanarayanan53/iot-encryption)**  
*Janâ€“Apr 2025*
- Designed FPGA algorithms, cut power 15%.
- Built JavaScript interface.
- Tech: Verilog, Vivado, ModelSim, JavaScript

**VLSI D Flip-Flop Optimization**  
*Sepâ€“Dec 2023*
- Designed efficient circuit, improved 12%.
- Created Java simulation tool.
- Tech: ModelSim, LTSPICE, Java

---

### ğŸ† Achievements

- 1<sup>st</sup>/50+ VLSI Quiz, SASTRA (2023)
- Distinction, IEEE FPGA Workshop (2024)

---

### ğŸ“ˆ Professional Development

- IEEE Webinars: Low-Power VLSI, IoT (2024)

---

### ğŸ¯ Interests

IoT Systems, VLSI Design, Full-Stack Web Development

---

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Sathiyanarayanan53&show_icons=true&theme=radical" height="150"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Sathiyanarayanan53&layout=compact&theme=radical" height="150"/>
</p>
