$date
	Sat Oct 22 21:51:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#287041
b1101 !
1"
#287042
b1101 &
b1101 %
1$
#287043
0"
#287046
b101000 &
b101000 %
#287050
b10100 &
b10100 %
#287054
b1010 &
b1010 %
#287058
b101 &
b101 %
#287062
b10000 &
b10000 %
#287066
b1000 &
b1000 %
#287070
b100 &
b100 %
#287074
b10 &
b10 %
#287078
b1 &
1#
b1 %
#287082
b0 &
b0 %
0#
0$
#1341752
b11001 !
1"
#1341754
b11001 &
b11001 %
1$
#1341755
0"
#1341758
b1001100 &
b1001100 %
#1341762
b100110 &
b100110 %
#1341766
b10011 &
b10011 %
#1341770
b111010 &
b111010 %
#1341774
b11101 &
b11101 %
#1341778
b1011000 &
b1011000 %
#1341782
b101100 &
b101100 %
#1341786
b10110 &
b10110 %
#1341790
b1011 &
b1011 %
#1341794
b100010 &
b100010 %
#1341798
b10001 &
b10001 %
#1341802
b110100 &
b110100 %
#1341806
b11010 &
b11010 %
#1341810
b1101 &
b1101 %
#1341814
b101000 &
b101000 %
#1341818
b10100 &
b10100 %
#1341822
b1010 &
b1010 %
#1341826
b101 &
b101 %
#1341830
b10000 &
b10000 %
#1341834
b1000 &
b1000 %
#1341838
b100 &
b100 %
#1341842
b10 &
b10 %
#1341846
b1 &
1#
b1 %
#1341850
b0 &
b0 %
0#
0$
#2287778
b1000 &
b1000 %
1$
b1000 !
1"
#2287779
0"
#2287782
b100 &
b100 %
#2287786
b10 &
b10 %
#2287790
b1 &
1#
b1 %
#2287794
b0 &
b0 %
0#
0$
#4500012
