
Release 12.2 - Simulation Model Generator Xilinx EDK 12.2 Build EDK_MS2.63c
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vlx110tff1136-1 -lang verilog -lp D:/545/opengg/repo/
-lp D:/Xilinx/12.2/ISE_DS/edk_user_repository -lp
D:/Xilinx/12.2/ISE_DS/edk_user_repository/MyProcessorIPLib -mixed yes -msg
__xps/ise/xmsgprops.lst -s isim -tb -X
D:/545/opengg/repo/MyProcessorIPLib/pcores/single_master_bfm_v1_00_a/devl/bfmsim
/ -m behavioral bfm_system.mhs 

MHS file              : \...\devl\bfmsim\bfm_system.mhs
Language (-lang)      : Verilog 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc5vlx110tff1136-1 [ virtex5 ]
Output directory (-od):
D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim
\

Edklib (-E) :
D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim
\edk\
Xlib (-X)   :
D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim
\

Library Path (-lp): D:\545\opengg\repo\
Library Path (-lp): D:\Xilinx\12.2\ISE_DS\edk_user_repository\
Library Path (-lp): D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\

WARNING:EDK:2478 - The EDK simulation library specified does not currently
   exist. Make sure it exists at simulation time.

Simulation Model Generator started ...

Reading MHS file ...
lp : D:\545\opengg\repo\
lp : D:\Xilinx\12.2\ISE_DS\edk_user_repository\
lp : D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\
WARNING:EDK:2343 - Search path
   D:\Xilinx\12.2\ISE_DS\edk_user_repository\MyProcessorIPLib\ directly contains
   pcores directory. Search path should point to a directory two levels above
   pcores.
Reading MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'sys_clk' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK:1560 - IPNAME:plbv46_slave_bfm INSTANCE:bfm_memory -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_slave_bfm_v1_00
   _a\data\plbv46_slave_bfm_v2_1_0.mpd line 32 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plbv46_monitor_bfm INSTANCE:bfm_monitor -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_monitor_bfm_v1_
   00_a\data\plbv46_monitor_bfm_v2_1_0.mpd line 60 - tool is overriding
   PARAMETER C_MON_PLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_bus -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:single_master_bfm_tb INSTANCE:my_core -
   D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfm
   sim\pcores\single_master_bfm_tb_v1_00_a\data\single_master_bfm_tb_v2_1_0.mpd
   line 26 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:single_master_bfm_tb INSTANCE:my_core -
   D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfm
   sim\pcores\single_master_bfm_tb_v1_00_a\data\single_master_bfm_tb_v2_1_0.mpd
   line 27 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_bus -
D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\devl\bfmsim
\bfm_system.mhs line 51 - 2 master(s) : 2 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:PLB_SMIRQ CONNECTOR:plb_bus_PLB_SMIRQ -
   D:\Xilinx\12.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\plbv46_monitor_bfm_v1_
   00_a\data\plbv46_monitor_bfm_v2_1_0.mpd line 159 - No driver found. Port will
   be driven to GND!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   my_core:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   my_core:C_MPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:2028 - Option "CORE_STATE" in
   D:\545\opengg\repo\MyProcessorIPLib\pcores\single_master_bfm_v1_00_a\data\sin
   gle_master_bfm_v2_1_0.mpd line 17  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Writing HDL ...

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

