strict digraph "" {
	node [label="\N"];
	"279:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f7ac5192b90>",
		def_var="['CPU_rd_grant']",
		fillcolor=deepskyblue,
		label="279:AS
CPU_rd_grant = !CPU_rd_apply_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CPU_rd_apply_reg']"];
}
