$comment
	File created using the following command:
		vcd file prueba2.msim.vcd -direction
$end
$date
	Sat May 18 22:30:20 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module prueba2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 2 " eALUOp [1:0] $end
$var reg 1 # memToReg $end
$var reg 1 $ muxA $end
$var reg 2 % muxB [1:0] $end
$var reg 1 & regDst $end
$var reg 1 ' regWrite $end
$var wire 1 ( salidaPrueba [15] $end
$var wire 1 ) salidaPrueba [14] $end
$var wire 1 * salidaPrueba [13] $end
$var wire 1 + salidaPrueba [12] $end
$var wire 1 , salidaPrueba [11] $end
$var wire 1 - salidaPrueba [10] $end
$var wire 1 . salidaPrueba [9] $end
$var wire 1 / salidaPrueba [8] $end
$var wire 1 0 salidaPrueba [7] $end
$var wire 1 1 salidaPrueba [6] $end
$var wire 1 2 salidaPrueba [5] $end
$var wire 1 3 salidaPrueba [4] $end
$var wire 1 4 salidaPrueba [3] $end
$var wire 1 5 salidaPrueba [2] $end
$var wire 1 6 salidaPrueba [1] $end
$var wire 1 7 salidaPrueba [0] $end
$var wire 1 8 sampler $end
$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? registerFile|array_reg_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 @ registerFile|array_reg_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 A registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 B registerFile|array_reg_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 C registerFile|array_reg_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 D registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 E registerFile|array_reg_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 F muxA~combout $end
$var wire 1 G regWrite~combout $end
$var wire 1 H clk~combout $end
$var wire 1 I clk~clkctrl_outclk $end
$var wire 1 J ~GND~combout $end
$var wire 1 K memToReg~combout $end
$var wire 1 L memToReg~_wirecell_combout $end
$var wire 1 M registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 N aMuxAluSrcB|Mux31~0_combout $end
$var wire 1 O registerFile|array_reg_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 P aMuxAluSrcB|Mux30~0_combout $end
$var wire 1 Q regAluOut|temp[1]~15_combout $end
$var wire 1 R registerFile|array_reg_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 S aMuxAluSrcB|Mux29~0_combout $end
$var wire 1 T regAluOut|temp[1]~16 $end
$var wire 1 U regAluOut|temp[2]~17_combout $end
$var wire 1 V registerFile|array_reg_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 W aMuxAluSrcB|Mux28~0_combout $end
$var wire 1 X regAluOut|temp[2]~18 $end
$var wire 1 Y regAluOut|temp[3]~19_combout $end
$var wire 1 Z registerFile|array_reg_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 [ regAluOut|temp[3]~20 $end
$var wire 1 \ regAluOut|temp[4]~21_combout $end
$var wire 1 ] aMuxAluSrcB|Mux31~1_combout $end
$var wire 1 ^ regAluOut|temp[4]~22 $end
$var wire 1 _ regAluOut|temp[5]~23_combout $end
$var wire 1 ` registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 a regAluOut|temp[5]~24 $end
$var wire 1 b regAluOut|temp[6]~25_combout $end
$var wire 1 c regAluOut|temp[6]~26 $end
$var wire 1 d regAluOut|temp[7]~27_combout $end
$var wire 1 e registerFile|array_reg_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 f regAluOut|temp[7]~28 $end
$var wire 1 g regAluOut|temp[8]~29_combout $end
$var wire 1 h regAluOut|temp[8]~30 $end
$var wire 1 i regAluOut|temp[9]~31_combout $end
$var wire 1 j regAluOut|temp[9]~32 $end
$var wire 1 k regAluOut|temp[10]~33_combout $end
$var wire 1 l regAluOut|temp[10]~34 $end
$var wire 1 m regAluOut|temp[11]~35_combout $end
$var wire 1 n registerFile|array_reg_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 o regAluOut|temp[11]~36 $end
$var wire 1 p regAluOut|temp[12]~37_combout $end
$var wire 1 q regAluOut|temp[12]~38 $end
$var wire 1 r regAluOut|temp[13]~39_combout $end
$var wire 1 s regAluOut|temp[13]~40 $end
$var wire 1 t regAluOut|temp[14]~41_combout $end
$var wire 1 u registerFile|array_reg_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 v regAluOut|temp[14]~42 $end
$var wire 1 w regAluOut|temp[15]~43_combout $end
$var wire 1 x regAluOut|temp [31] $end
$var wire 1 y regAluOut|temp [30] $end
$var wire 1 z regAluOut|temp [29] $end
$var wire 1 { regAluOut|temp [28] $end
$var wire 1 | regAluOut|temp [27] $end
$var wire 1 } regAluOut|temp [26] $end
$var wire 1 ~ regAluOut|temp [25] $end
$var wire 1 !! regAluOut|temp [24] $end
$var wire 1 "! regAluOut|temp [23] $end
$var wire 1 #! regAluOut|temp [22] $end
$var wire 1 $! regAluOut|temp [21] $end
$var wire 1 %! regAluOut|temp [20] $end
$var wire 1 &! regAluOut|temp [19] $end
$var wire 1 '! regAluOut|temp [18] $end
$var wire 1 (! regAluOut|temp [17] $end
$var wire 1 )! regAluOut|temp [16] $end
$var wire 1 *! regAluOut|temp [15] $end
$var wire 1 +! regAluOut|temp [14] $end
$var wire 1 ,! regAluOut|temp [13] $end
$var wire 1 -! regAluOut|temp [12] $end
$var wire 1 .! regAluOut|temp [11] $end
$var wire 1 /! regAluOut|temp [10] $end
$var wire 1 0! regAluOut|temp [9] $end
$var wire 1 1! regAluOut|temp [8] $end
$var wire 1 2! regAluOut|temp [7] $end
$var wire 1 3! regAluOut|temp [6] $end
$var wire 1 4! regAluOut|temp [5] $end
$var wire 1 5! regAluOut|temp [4] $end
$var wire 1 6! regAluOut|temp [3] $end
$var wire 1 7! regAluOut|temp [2] $end
$var wire 1 8! regAluOut|temp [1] $end
$var wire 1 9! regAluOut|temp [0] $end
$var wire 1 :! muxB~combout [1] $end
$var wire 1 ;! muxB~combout [0] $end
$var wire 1 <! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 =! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 >! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 ?! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 @! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 A! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 B! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 C! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 D! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 E! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 F! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 G! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 H! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 I! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 J! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 K! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
1#
1$
b0 %
1&
0'
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
x8
09
1:
x;
1<
1=
1>
0?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
1X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
1c
0d
0e
0f
0g
1h
0i
0j
0k
1l
0m
0n
0o
0p
1q
0r
0s
0t
0u
1v
0w
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
z)!
z(!
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
z}
z|
z{
zz
zy
zx
0;!
0:!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
$end
#5000
1!
1H
1I
08
#10000
0!
0H
0I
18
#15000
1!
1H
1I
08
#20000
0!
0H
0I
18
#25000
1!
1H
1I
08
#30000
0!
0H
0I
18
#35000
1!
1H
1I
08
#40000
0!
0H
0I
18
#45000
1!
1H
1I
08
#50000
0!
0H
0I
18
#55000
1!
1H
1I
08
#60000
0!
0H
0I
18
#65000
1!
1H
1I
08
#70000
0!
0H
0I
18
#75000
1!
1H
1I
08
#80000
0!
0H
0I
18
#85000
1!
1H
1I
08
#90000
0!
0H
0I
18
#95000
1!
1H
1I
08
#100000
0!
0H
0I
18
#105000
1!
1H
1I
08
#110000
0!
0H
0I
18
#115000
1!
1H
1I
08
#120000
0!
0H
0I
18
#125000
1!
1H
1I
08
#130000
0!
0H
0I
18
#135000
1!
1H
1I
08
#140000
0!
0H
0I
18
#145000
1!
1H
1I
08
#150000
0!
0H
0I
18
#155000
1!
1H
1I
08
#160000
0!
0H
0I
18
#165000
1!
1H
1I
08
#170000
0!
0H
0I
18
#175000
1!
1H
1I
08
#180000
0!
0H
0I
18
#185000
1!
1H
1I
08
#190000
0!
0H
0I
18
#195000
1!
1H
1I
08
#200000
0!
0H
0I
18
#205000
1!
1H
1I
08
#210000
0!
0H
0I
18
#215000
1!
1H
1I
08
#220000
0!
0H
0I
18
#225000
1!
1H
1I
08
#230000
0!
0H
0I
18
#235000
1!
1H
1I
08
#240000
0!
0H
0I
18
#245000
1!
1H
1I
08
#250000
0!
0H
0I
18
#255000
1!
1H
1I
08
#260000
0!
0H
0I
18
#265000
1!
1H
1I
08
#270000
0!
0H
0I
18
#275000
1!
1H
1I
08
#280000
0!
0H
0I
18
#285000
1!
1H
1I
08
#290000
0!
0H
0I
18
#295000
1!
1H
1I
08
#300000
0!
0H
0I
18
#305000
1!
1H
1I
08
#310000
0!
0H
0I
18
#315000
1!
1H
1I
08
#320000
0!
0H
0I
18
#325000
1!
1H
1I
08
#330000
0!
0H
0I
18
#335000
1!
1H
1I
08
#340000
0!
0H
0I
18
#345000
1!
1H
1I
08
#350000
0!
0H
0I
18
#355000
1!
1H
1I
08
#360000
0!
0H
0I
18
#365000
1!
1H
1I
08
#370000
0!
0H
0I
18
#375000
1!
1H
1I
08
#380000
0!
0H
0I
18
#385000
1!
1H
1I
08
#390000
0!
0H
0I
18
#395000
1!
1H
1I
08
#400000
0!
0H
0I
18
#405000
1!
1H
1I
08
#410000
0!
0H
0I
18
#415000
1!
1H
1I
08
#420000
0!
0H
0I
18
#425000
1!
1H
1I
08
#430000
0!
0H
0I
18
#435000
1!
1H
1I
08
#440000
0!
0H
0I
18
#445000
1!
1H
1I
08
#450000
0!
0H
0I
18
#455000
1!
1H
1I
08
#460000
0!
0H
0I
18
#465000
1!
1H
1I
08
#470000
0!
0H
0I
18
#475000
1!
1H
1I
08
#480000
0!
0H
0I
18
#485000
1!
1H
1I
08
#490000
0!
0H
0I
18
#495000
1!
1H
1I
08
#500000
0!
0H
0I
18
#505000
1!
1H
1I
08
#510000
0!
0H
0I
18
#515000
1!
1H
1I
08
#520000
0!
0H
0I
18
#525000
1!
1H
1I
08
#530000
0!
0H
0I
18
#535000
1!
1H
1I
08
#540000
0!
0H
0I
18
#545000
1!
1H
1I
08
#550000
0!
0H
0I
18
#555000
1!
1H
1I
08
#560000
0!
0H
0I
18
#565000
1!
1H
1I
08
#570000
0!
0H
0I
18
#575000
1!
1H
1I
08
#580000
0!
0H
0I
18
#585000
1!
1H
1I
08
#590000
0!
0H
0I
18
#595000
1!
1H
1I
08
#600000
0!
0H
0I
18
#605000
1!
1H
1I
08
#610000
0!
0H
0I
18
#615000
1!
1H
1I
08
#620000
0!
0H
0I
18
#625000
1!
1H
1I
08
#630000
0!
0H
0I
18
#635000
1!
1H
1I
08
#640000
0!
0H
0I
18
#645000
1!
1H
1I
08
#650000
0!
0H
0I
18
#655000
1!
1H
1I
08
#660000
0!
0H
0I
18
#665000
1!
1H
1I
08
#670000
0!
0H
0I
18
#675000
1!
1H
1I
08
#680000
0!
0H
0I
18
#685000
1!
1H
1I
08
#690000
0!
0H
0I
18
#695000
1!
1H
1I
08
#700000
0!
0H
0I
18
#705000
1!
1H
1I
08
#710000
0!
0H
0I
18
#715000
1!
1H
1I
08
#720000
0!
0H
0I
18
#725000
1!
1H
1I
08
#730000
0!
0H
0I
18
#735000
1!
1H
1I
08
#740000
0!
0H
0I
18
#745000
1!
1H
1I
08
#750000
0!
0H
0I
18
#755000
1!
1H
1I
08
#760000
0!
0H
0I
18
#765000
1!
1H
1I
08
#770000
0!
0H
0I
18
#775000
1!
1H
1I
08
#780000
0!
0H
0I
18
#785000
1!
1H
1I
08
#790000
0!
0H
0I
18
#795000
1!
1H
1I
08
#800000
0!
0H
0I
18
#805000
1!
1H
1I
08
#810000
0!
0H
0I
18
#815000
1!
1H
1I
08
#820000
0!
0H
0I
18
#825000
1!
1H
1I
08
#830000
0!
0H
0I
18
#835000
1!
1H
1I
08
#840000
0!
0H
0I
18
#845000
1!
1H
1I
08
#850000
0!
0H
0I
18
#855000
1!
1H
1I
08
#860000
0!
0H
0I
18
#865000
1!
1H
1I
08
#870000
0!
0H
0I
18
#875000
1!
1H
1I
08
#880000
0!
0H
0I
18
#885000
1!
1H
1I
08
#890000
0!
0H
0I
18
#895000
1!
1H
1I
08
#900000
0!
0H
0I
18
#905000
1!
1H
1I
08
#910000
0!
0H
0I
18
#915000
1!
1H
1I
08
#920000
0!
0H
0I
18
#925000
1!
1H
1I
08
#930000
0!
0H
0I
18
#935000
1!
1H
1I
08
#940000
0!
0H
0I
18
#945000
1!
1H
1I
08
#950000
0!
0H
0I
18
#955000
1!
1H
1I
08
#960000
0!
0H
0I
18
#965000
1!
1H
1I
08
#970000
0!
0H
0I
18
#975000
1!
1H
1I
08
#980000
0!
0H
0I
18
#985000
1!
1H
1I
08
#990000
0!
0H
0I
18
#995000
1!
1H
1I
08
#1000000
