<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>upsat-EPS: ADC channels</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="upsat-logo.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">upsat-EPS
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">firmware for the elctric power system of UPSAT-cubesat satellite</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ADC channels<div class="ingroups"><a class="el" href="group___a_d_c___exported___constants.html">ADC Exported Constants</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3c5075aee5af4eae02f1a72d6216199c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c5075aee5af4eae02f1a72d6216199c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_0</b>&#160;&#160;&#160;((uint32_t)0x00000000)                                                                            /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:ga3c5075aee5af4eae02f1a72d6216199c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb119201733a871c94971c51843ffaac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb119201733a871c94971c51843ffaac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_1</b>&#160;&#160;&#160;((uint32_t)(                                                                    <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:gaeb119201733a871c94971c51843ffaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad576132ebd78a3429be34f44e474c914"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad576132ebd78a3429be34f44e474c914"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_2</b>&#160;&#160;&#160;((uint32_t)(                                                   <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>                 ))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:gad576132ebd78a3429be34f44e474c914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56dba5d35f1f7bcad41e4f9a7da3b125"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56dba5d35f1f7bcad41e4f9a7da3b125"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_3</b>&#160;&#160;&#160;((uint32_t)(                                                   <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:ga56dba5d35f1f7bcad41e4f9a7da3b125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f19737ad81a0a62eb97854d0e41a54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66f19737ad81a0a62eb97854d0e41a54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_4</b>&#160;&#160;&#160;((uint32_t)(                                  <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>                                  ))  /* Direct (fast) channel */</td></tr>
<tr class="separator:ga66f19737ad81a0a62eb97854d0e41a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716f2836f655c753c629de439ce50ecf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga716f2836f655c753c629de439ce50ecf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_5</b>&#160;&#160;&#160;((uint32_t)(                                  <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Direct (fast) channel */</td></tr>
<tr class="separator:ga716f2836f655c753c629de439ce50ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418f0223ea88773157638097391716a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga418f0223ea88773157638097391716a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_6</b>&#160;&#160;&#160;((uint32_t)(                                  <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>                 ))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:ga418f0223ea88773157638097391716a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b8138c2d87274f94ba675a7e18e666"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03b8138c2d87274f94ba675a7e18e666"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_7</b>&#160;&#160;&#160;((uint32_t)(                                  <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:ga03b8138c2d87274f94ba675a7e18e666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0917f6b66213f33f2e2ea8781df5aa9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0917f6b66213f33f2e2ea8781df5aa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_8</b>&#160;&#160;&#160;((uint32_t)(                 <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>                                                   ))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:gab0917f6b66213f33f2e2ea8781df5aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f485ecc05187c3d475238a88beef1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95f485ecc05187c3d475238a88beef1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_9</b>&#160;&#160;&#160;((uint32_t)(                 <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>                                   | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:ga95f485ecc05187c3d475238a88beef1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55df8c97225d32b495959896897567c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa55df8c97225d32b495959896897567c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_10</b>&#160;&#160;&#160;((uint32_t)(                 <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>                 ))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:gaa55df8c97225d32b495959896897567c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36361a33c07b04f8ab1d58d232bc434"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf36361a33c07b04f8ab1d58d232bc434"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_11</b>&#160;&#160;&#160;((uint32_t)(                 <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:gaf36361a33c07b04f8ab1d58d232bc434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_12</b>&#160;&#160;&#160;((uint32_t)(                 <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>                                  ))  /* Channel different in bank A and bank B */</td></tr>
<tr class="separator:gad5ff4f4f0e5f6f9ffbdfb6f4cbc3a6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7550270d90a1a12b00cd9f8ad9f1fc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7550270d90a1a12b00cd9f8ad9f1fc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_13</b>&#160;&#160;&#160;((uint32_t)(                 <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:gad7550270d90a1a12b00cd9f8ad9f1fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9caff32bcda5dd83f662bf398ab14d36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9caff32bcda5dd83f662bf398ab14d36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_14</b>&#160;&#160;&#160;((uint32_t)(                 <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>                 ))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:ga9caff32bcda5dd83f662bf398ab14d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f41aad197a6de160dd8958c90653a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66f41aad197a6de160dd8958c90653a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_15</b>&#160;&#160;&#160;((uint32_t)(                 <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:ga66f41aad197a6de160dd8958c90653a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7892590f524e7356deb1e513bbc0cdaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7892590f524e7356deb1e513bbc0cdaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_16</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>                                                                    ))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:ga7892590f524e7356deb1e513bbc0cdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7760a480f79c62d19260291f8afb6e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf7760a480f79c62d19260291f8afb6e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_17</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>                                                    | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:gaf7760a480f79c62d19260291f8afb6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fc8e77b4c89d3ea0609cfbc7fc90fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30fc8e77b4c89d3ea0609cfbc7fc90fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_18</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>                                   | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>                 ))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:ga30fc8e77b4c89d3ea0609cfbc7fc90fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3660ec3033d9dade6c0aafd9d0d91989"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3660ec3033d9dade6c0aafd9d0d91989"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_19</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>                                   | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:ga3660ec3033d9dade6c0aafd9d0d91989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d23f9650b7131466f60ded91777ce1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9d23f9650b7131466f60ded91777ce1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_20</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>                                  ))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:gaf9d23f9650b7131466f60ded91777ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b978d729d178ff2b9df865a861fec9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37b978d729d178ff2b9df865a861fec9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_21</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:ga37b978d729d178ff2b9df865a861fec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2387524d2001d51fbf86bec8bac3bb46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2387524d2001d51fbf86bec8bac3bb46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_22</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>                 ))  /* Direct (fast) channel */</td></tr>
<tr class="separator:ga2387524d2001d51fbf86bec8bac3bb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b75f5251281e9e158890277d87b57cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b75f5251281e9e158890277d87b57cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_23</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e21c2a89e71e60406cacb23de6f6597">ADC_SQR5_SQ1_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Direct (fast) channel */</td></tr>
<tr class="separator:ga4b75f5251281e9e158890277d87b57cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa976f369c66a25121d29e44a209b2c7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa976f369c66a25121d29e44a209b2c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_24</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>                                                   ))  /* Direct (fast) channel */</td></tr>
<tr class="separator:gaa976f369c66a25121d29e44a209b2c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880d05e404f56b3efdfae4591b3088c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga880d05e404f56b3efdfae4591b3088c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_25</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>                                   | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d7b92bf8ba789b76256e205988cc8de">ADC_SQR5_SQ1_0</a>))  /* Direct (fast) channel */</td></tr>
<tr class="separator:ga880d05e404f56b3efdfae4591b3088c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f40aa3f532dae697578202c6ce9859"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6f40aa3f532dae697578202c6ce9859"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_26</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga72e4578aaae278121803054afacaf141">ADC_SQR5_SQ1_4</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga7aeddef7b3153a014f66e11e72dd0bba">ADC_SQR5_SQ1_3</a>                  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga374490cc8d96ed0a40d3f212bc6fd6d1">ADC_SQR5_SQ1_1</a>                 ))  /* Channel common to both bank A and bank B */</td></tr>
<tr class="separator:gaa6f40aa3f532dae697578202c6ce9859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0da1e8fa8504c92a368f6eb8e229b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f0da1e8fa8504c92a368f6eb8e229b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_TEMPSENSOR</b>&#160;&#160;&#160;ADC_CHANNEL_16  /* ADC internal channel (no connection on device pin). Channel common to both bank A and bank B. */</td></tr>
<tr class="separator:ga8f0da1e8fa8504c92a368f6eb8e229b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2647a044275a295693e8fb01db3172f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2647a044275a295693e8fb01db3172f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_VREFINT</b>&#160;&#160;&#160;ADC_CHANNEL_17  /* ADC internal channel (no connection on device pin). Channel common to both bank A and bank B. */</td></tr>
<tr class="separator:ga2647a044275a295693e8fb01db3172f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b441db15bbb081faa2f43c07f81b170"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b441db15bbb081faa2f43c07f81b170"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CHANNEL_VCOMP</b>&#160;&#160;&#160;ADC_CHANNEL_26  /* ADC internal channel (no connection on device pin). Channel common to both bank A and bank B. */</td></tr>
<tr class="separator:ga0b441db15bbb081faa2f43c07f81b170"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Jul 31 2016 19:43:39 for upsat-EPS by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
