// Seed: 2765091778
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2#(
        .id_23(1),
        .id_24(1),
        .id_25(1'b0 - 1),
        .id_26(-1),
        .id_27(1),
        .id_28(SystemTFIdentifier(1 | 1, 1 - 1)),
        .id_29(1),
        .id_30(1),
        .id_31(-1),
        .id_32(1),
        .id_33(1),
        .id_34(-1)
    ),
    input uwire id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri id_6,
    input wire id_7,
    input tri id_8,
    input tri0 id_9,
    output wand id_10,
    input tri0 id_11,
    output tri0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    output uwire id_15,
    input wire id_16
    , id_35,
    output uwire id_17,
    input uwire id_18,
    input wor id_19,
    output tri0 id_20,
    input wor id_21
);
  assign id_28 = -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input supply0 id_5
    , id_18,
    output tri id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri id_9,
    input supply1 id_10,
    output supply1 id_11,
    output wor id_12,
    input wor id_13,
    input uwire id_14,
    input wor id_15,
    output logic id_16
);
  always id_16 <= id_18;
  wire id_19, id_20;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_4,
      id_4,
      id_6,
      id_6,
      id_9,
      id_15,
      id_9,
      id_6,
      id_5,
      id_1,
      id_14,
      id_2,
      id_8,
      id_9,
      id_6,
      id_10,
      id_14,
      id_1,
      id_5
  );
endmodule
