/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for BISS
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file BISS.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for BISS
 *
 * CMSIS Peripheral Access Layer for BISS
 */

#if !defined(BISS_H_)
#define BISS_H_                                  /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- BISS Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BISS_Peripheral_Access_Layer BISS Peripheral Access Layer
 * @{
 */

/** BISS - Size of Registers Arrays */
#define BISS_RDATAN_COUNT                         15u
#define BISS_DCHCONFIG1SLN_COUNT                  7u

/** BISS - Register Layout Typedef */
typedef struct {
  __IO uint32_t SCDATA1_LOW;                       /**< Single-cycle data, offset: 0x0 */
  __IO uint32_t SCDATA1_HIGH;                      /**< Single-cycle data, offset: 0x4 */
  __IO uint32_t SCDATA2_LOW;                       /**< Single-cycle data, offset: 0x8 */
  __IO uint32_t SCDATA2_HIGH;                      /**< Single-cycle data, offset: 0xC */
  __IO uint32_t SCDATA3_LOW;                       /**< Single-cycle data, offset: 0x10 */
  __IO uint32_t SCDATA3_HIGH;                      /**< Single-cycle data, offset: 0x14 */
  __IO uint32_t SCDATA4_LOW;                       /**< Single-cycle data, offset: 0x18 */
  __IO uint32_t SCDATA4_HIGH;                      /**< Single-cycle data, offset: 0x1C */
  __IO uint32_t SCDATA5_LOW;                       /**< Single-cycle data, offset: 0x20 */
  __IO uint32_t SCDATA5_HIGH;                      /**< Single-cycle data, offset: 0x24 */
  __IO uint32_t SCDATA6_LOW;                       /**< Single-cycle data, offset: 0x28 */
  __IO uint32_t SCDATA6_HIGH;                      /**< Single-cycle data, offset: 0x2C */
  __IO uint32_t SCDATA7_LOW;                       /**< Single-cycle data, offset: 0x30 */
  __IO uint32_t SCDATA7_HIGH;                      /**< Single-cycle data, offset: 0x34 */
  __IO uint32_t SCDATA8_LOW;                       /**< Single-cycle data, offset: 0x38 */
  __IO uint32_t SCDATA8_HIGH;                      /**< Single-cycle data, offset: 0x3C */
       uint8_t RESERVED_0[64];
  __IO uint32_t RDATA1;                            /**< Register Communication, offset: 0x80 */
  __IO uint32_t RDATA[BISS_RDATAN_COUNT];          /**< Register communication, array offset: 0x84, array step: 0x4 */
  __IO uint32_t CONFIGSL1;                         /**< Data channel configuration slave1, offset: 0xC0 */
  __IO uint32_t CONFIGSL[BISS_DCHCONFIG1SLN_COUNT]; /**< Data channel configuration slave n, array offset: 0xC4, array step: 0x4 */
  __IO uint32_t CTRLCOMM1;                         /**< Control communication, offset: 0xE0 */
  __IO uint32_t CTRLCOMM2;                         /**< Control communication, offset: 0xE4 */
  __IO uint32_t MACONFIG;                          /**< Master configuration, offset: 0xE8 */
  __IO uint32_t BISSINTDATACHCONFIG2;              /**< BISS and SSI interface and data channel configuration 2, offset: 0xEC */
  __IO uint32_t STATUS1;                           /**< Status 1, offset: 0xF0 */
  __IO uint32_t DACQ;                              /**< Data Acquisition, offset: 0xF4 */
  __I  uint32_t STATUS2;                           /**< Status 2, offset: 0xF8 */
} BISS_Type;

/* ----------------------------------------------------------------------------
   -- BISS Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BISS_Register_Masks BISS Register Masks
 * @{
 */

/*! @name SCDATA1_LOW - Single-cycle data */
/*! @{ */

#define BISS_SCDATA1_LOW_SCDATAa_LOW_MASK        (0xFFFFFFFFU)
#define BISS_SCDATA1_LOW_SCDATAa_LOW_SHIFT       (0U)
/*! SCDATAa_LOW - Configures the single-cycle data length. */
#define BISS_SCDATA1_LOW_SCDATAa_LOW(x)          (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA1_LOW_SCDATAa_LOW_SHIFT)) & BISS_SCDATA1_LOW_SCDATAa_LOW_MASK)
/*! @} */

/*! @name SCDATA1_HIGH - Single-cycle data */
/*! @{ */

#define BISS_SCDATA1_HIGH_SCDATAa_HIGH_MASK      (0xFFFFFFFFU)
#define BISS_SCDATA1_HIGH_SCDATAa_HIGH_SHIFT     (0U)
/*! SCDATAa_HIGH - Configures the single-cycle data length. */
#define BISS_SCDATA1_HIGH_SCDATAa_HIGH(x)        (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA1_HIGH_SCDATAa_HIGH_SHIFT)) & BISS_SCDATA1_HIGH_SCDATAa_HIGH_MASK)
/*! @} */

/*! @name SCDATA2_LOW - Single-cycle data */
/*! @{ */

#define BISS_SCDATA2_LOW_SCDATAa_LOW_MASK        (0xFFFFFFFFU)
#define BISS_SCDATA2_LOW_SCDATAa_LOW_SHIFT       (0U)
/*! SCDATAa_LOW - Configures the single-cycle data length. */
#define BISS_SCDATA2_LOW_SCDATAa_LOW(x)          (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA2_LOW_SCDATAa_LOW_SHIFT)) & BISS_SCDATA2_LOW_SCDATAa_LOW_MASK)
/*! @} */

/*! @name SCDATA2_HIGH - Single-cycle data */
/*! @{ */

#define BISS_SCDATA2_HIGH_SCDATAa_HIGH_MASK      (0xFFFFFFFFU)
#define BISS_SCDATA2_HIGH_SCDATAa_HIGH_SHIFT     (0U)
/*! SCDATAa_HIGH - Configures the single-cycle data length. */
#define BISS_SCDATA2_HIGH_SCDATAa_HIGH(x)        (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA2_HIGH_SCDATAa_HIGH_SHIFT)) & BISS_SCDATA2_HIGH_SCDATAa_HIGH_MASK)
/*! @} */

/*! @name SCDATA3_LOW - Single-cycle data */
/*! @{ */

#define BISS_SCDATA3_LOW_SCDATAa_LOW_MASK        (0xFFFFFFFFU)
#define BISS_SCDATA3_LOW_SCDATAa_LOW_SHIFT       (0U)
/*! SCDATAa_LOW - Configures the single-cycle data length. */
#define BISS_SCDATA3_LOW_SCDATAa_LOW(x)          (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA3_LOW_SCDATAa_LOW_SHIFT)) & BISS_SCDATA3_LOW_SCDATAa_LOW_MASK)
/*! @} */

/*! @name SCDATA3_HIGH - Single-cycle data */
/*! @{ */

#define BISS_SCDATA3_HIGH_SCDATAa_HIGH_MASK      (0xFFFFFFFFU)
#define BISS_SCDATA3_HIGH_SCDATAa_HIGH_SHIFT     (0U)
/*! SCDATAa_HIGH - Configures the single-cycle data length. */
#define BISS_SCDATA3_HIGH_SCDATAa_HIGH(x)        (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA3_HIGH_SCDATAa_HIGH_SHIFT)) & BISS_SCDATA3_HIGH_SCDATAa_HIGH_MASK)
/*! @} */

/*! @name SCDATA4_LOW - Single-cycle data */
/*! @{ */

#define BISS_SCDATA4_LOW_SCDATAa_LOW_MASK        (0xFFFFFFFFU)
#define BISS_SCDATA4_LOW_SCDATAa_LOW_SHIFT       (0U)
/*! SCDATAa_LOW - Configures the single-cycle data length. */
#define BISS_SCDATA4_LOW_SCDATAa_LOW(x)          (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA4_LOW_SCDATAa_LOW_SHIFT)) & BISS_SCDATA4_LOW_SCDATAa_LOW_MASK)
/*! @} */

/*! @name SCDATA4_HIGH - Single-cycle data */
/*! @{ */

#define BISS_SCDATA4_HIGH_SCDATAa_HIGH_MASK      (0xFFFFFFFFU)
#define BISS_SCDATA4_HIGH_SCDATAa_HIGH_SHIFT     (0U)
/*! SCDATAa_HIGH - Configures the single-cycle data length. */
#define BISS_SCDATA4_HIGH_SCDATAa_HIGH(x)        (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA4_HIGH_SCDATAa_HIGH_SHIFT)) & BISS_SCDATA4_HIGH_SCDATAa_HIGH_MASK)
/*! @} */

/*! @name SCDATA5_LOW - Single-cycle data */
/*! @{ */

#define BISS_SCDATA5_LOW_SCDATAa_LOW_MASK        (0xFFFFFFFFU)
#define BISS_SCDATA5_LOW_SCDATAa_LOW_SHIFT       (0U)
/*! SCDATAa_LOW - Configures the single-cycle data length. */
#define BISS_SCDATA5_LOW_SCDATAa_LOW(x)          (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA5_LOW_SCDATAa_LOW_SHIFT)) & BISS_SCDATA5_LOW_SCDATAa_LOW_MASK)
/*! @} */

/*! @name SCDATA5_HIGH - Single-cycle data */
/*! @{ */

#define BISS_SCDATA5_HIGH_SCDATAa_HIGH_MASK      (0xFFFFFFFFU)
#define BISS_SCDATA5_HIGH_SCDATAa_HIGH_SHIFT     (0U)
/*! SCDATAa_HIGH - Configures the single-cycle data length. */
#define BISS_SCDATA5_HIGH_SCDATAa_HIGH(x)        (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA5_HIGH_SCDATAa_HIGH_SHIFT)) & BISS_SCDATA5_HIGH_SCDATAa_HIGH_MASK)
/*! @} */

/*! @name SCDATA6_LOW - Single-cycle data */
/*! @{ */

#define BISS_SCDATA6_LOW_SCDATAa_LOW_MASK        (0xFFFFFFFFU)
#define BISS_SCDATA6_LOW_SCDATAa_LOW_SHIFT       (0U)
/*! SCDATAa_LOW - Configures the single-cycle data length. */
#define BISS_SCDATA6_LOW_SCDATAa_LOW(x)          (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA6_LOW_SCDATAa_LOW_SHIFT)) & BISS_SCDATA6_LOW_SCDATAa_LOW_MASK)
/*! @} */

/*! @name SCDATA6_HIGH - Single-cycle data */
/*! @{ */

#define BISS_SCDATA6_HIGH_SCDATAa_HIGH_MASK      (0xFFFFFFFFU)
#define BISS_SCDATA6_HIGH_SCDATAa_HIGH_SHIFT     (0U)
/*! SCDATAa_HIGH - Configures the single-cycle data length. */
#define BISS_SCDATA6_HIGH_SCDATAa_HIGH(x)        (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA6_HIGH_SCDATAa_HIGH_SHIFT)) & BISS_SCDATA6_HIGH_SCDATAa_HIGH_MASK)
/*! @} */

/*! @name SCDATA7_LOW - Single-cycle data */
/*! @{ */

#define BISS_SCDATA7_LOW_SCDATAa_LOW_MASK        (0xFFFFFFFFU)
#define BISS_SCDATA7_LOW_SCDATAa_LOW_SHIFT       (0U)
/*! SCDATAa_LOW - Configures the single-cycle data length. */
#define BISS_SCDATA7_LOW_SCDATAa_LOW(x)          (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA7_LOW_SCDATAa_LOW_SHIFT)) & BISS_SCDATA7_LOW_SCDATAa_LOW_MASK)
/*! @} */

/*! @name SCDATA7_HIGH - Single-cycle data */
/*! @{ */

#define BISS_SCDATA7_HIGH_SCDATAa_HIGH_MASK      (0xFFFFFFFFU)
#define BISS_SCDATA7_HIGH_SCDATAa_HIGH_SHIFT     (0U)
/*! SCDATAa_HIGH - Configures the single-cycle data length. */
#define BISS_SCDATA7_HIGH_SCDATAa_HIGH(x)        (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA7_HIGH_SCDATAa_HIGH_SHIFT)) & BISS_SCDATA7_HIGH_SCDATAa_HIGH_MASK)
/*! @} */

/*! @name SCDATA8_LOW - Single-cycle data */
/*! @{ */

#define BISS_SCDATA8_LOW_SCDATAa_LOW_MASK        (0xFFFFFFFFU)
#define BISS_SCDATA8_LOW_SCDATAa_LOW_SHIFT       (0U)
/*! SCDATAa_LOW - Configures the single-cycle data length. */
#define BISS_SCDATA8_LOW_SCDATAa_LOW(x)          (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA8_LOW_SCDATAa_LOW_SHIFT)) & BISS_SCDATA8_LOW_SCDATAa_LOW_MASK)
/*! @} */

/*! @name SCDATA8_HIGH - Single-cycle data */
/*! @{ */

#define BISS_SCDATA8_HIGH_SCDATAa_HIGH_MASK      (0xFFFFFFFFU)
#define BISS_SCDATA8_HIGH_SCDATAa_HIGH_SHIFT     (0U)
/*! SCDATAa_HIGH - Configures the single-cycle data length. */
#define BISS_SCDATA8_HIGH_SCDATAa_HIGH(x)        (((uint32_t)(((uint32_t)(x)) << BISS_SCDATA8_HIGH_SCDATAa_HIGH_SHIFT)) & BISS_SCDATA8_HIGH_SCDATAa_HIGH_MASK)
/*! @} */

/*! @name RDATA1 - Register Communication */
/*! @{ */

#define BISS_RDATA1_RDATA1_MASK                  (0xFFFFFFFFU)
#define BISS_RDATA1_RDATA1_SHIFT                 (0U)
/*! RDATA1 - Register data */
#define BISS_RDATA1_RDATA1(x)                    (((uint32_t)(((uint32_t)(x)) << BISS_RDATA1_RDATA1_SHIFT)) & BISS_RDATA1_RDATA1_MASK)
/*! @} */

/*! @name RDATA - Register communication */
/*! @{ */

#define BISS_RDATA_RDATAa_MASK                   (0xFFFFFFFFU)
#define BISS_RDATA_RDATAa_SHIFT                  (0U)
/*! RDATAa - Register data */
#define BISS_RDATA_RDATAa(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_RDATA_RDATAa_SHIFT)) & BISS_RDATA_RDATAa_MASK)
/*! @} */

/* The count of BISS_RDATA */
#define BISS_RDATA_COUNT                         (15U)

/*! @name CONFIGSL1 - Data channel configuration slave1 */
/*! @{ */

#define BISS_CONFIGSL1_SCDLEN1_MASK              (0x3FU)
#define BISS_CONFIGSL1_SCDLEN1_SHIFT             (0U)
/*! SCDLEN1 - Single-cycle data length */
#define BISS_CONFIGSL1_SCDLEN1(x)                (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL1_SCDLEN1_SHIFT)) & BISS_CONFIGSL1_SCDLEN1_MASK)

#define BISS_CONFIGSL1_ENSCD1_MASK               (0x40U)
#define BISS_CONFIGSL1_ENSCD1_SHIFT              (6U)
/*! ENSCD1 - Enable single-cycle data */
#define BISS_CONFIGSL1_ENSCD1(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL1_ENSCD1_SHIFT)) & BISS_CONFIGSL1_ENSCD1_MASK)

#define BISS_CONFIGSL1_LSTOP1_MASK               (0x80U)
#define BISS_CONFIGSL1_LSTOP1_SHIFT              (7U)
/*! LSTOP1 - Actuator stop bit control */
#define BISS_CONFIGSL1_LSTOP1(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL1_LSTOP1_SHIFT)) & BISS_CONFIGSL1_LSTOP1_MASK)

#define BISS_CONFIGSL1_SCRCPOLY1_MASK            (0x7F00U)
#define BISS_CONFIGSL1_SCRCPOLY1_SHIFT           (8U)
/*! SCRCPOLY1 - CRC polynomial for single-cycle data */
#define BISS_CONFIGSL1_SCRCPOLY1(x)              (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL1_SCRCPOLY1_SHIFT)) & BISS_CONFIGSL1_SCRCPOLY1_MASK)

#define BISS_CONFIGSL1_SELCRCS1_MASK             (0x8000U)
#define BISS_CONFIGSL1_SELCRCS1_SHIFT            (15U)
/*! SELCRCS1 - CRC polynomial selection */
#define BISS_CONFIGSL1_SELCRCS1(x)               (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL1_SELCRCS1_SHIFT)) & BISS_CONFIGSL1_SELCRCS1_MASK)

#define BISS_CONFIGSL1_SCRCSTART1_MASK           (0xFFFF0000U)
#define BISS_CONFIGSL1_SCRCSTART1_SHIFT          (16U)
/*! SCRCSTART1 - CRC start value for single-cycle data. */
#define BISS_CONFIGSL1_SCRCSTART1(x)             (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL1_SCRCSTART1_SHIFT)) & BISS_CONFIGSL1_SCRCSTART1_MASK)
/*! @} */

/*! @name CONFIGSL - Data channel configuration slave n */
/*! @{ */

#define BISS_CONFIGSL_SCDLEN1_MASK               (0x3FU)
#define BISS_CONFIGSL_SCDLEN1_SHIFT              (0U)
/*! SCDLEN1 - Single-cycle data length */
#define BISS_CONFIGSL_SCDLEN1(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL_SCDLEN1_SHIFT)) & BISS_CONFIGSL_SCDLEN1_MASK)

#define BISS_CONFIGSL_ENSCD1_MASK                (0x40U)
#define BISS_CONFIGSL_ENSCD1_SHIFT               (6U)
/*! ENSCD1 - Enable single-cycle data */
#define BISS_CONFIGSL_ENSCD1(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL_ENSCD1_SHIFT)) & BISS_CONFIGSL_ENSCD1_MASK)

#define BISS_CONFIGSL_LSTOP1_MASK                (0x80U)
#define BISS_CONFIGSL_LSTOP1_SHIFT               (7U)
/*! LSTOP1 - Actuator stop bit control */
#define BISS_CONFIGSL_LSTOP1(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL_LSTOP1_SHIFT)) & BISS_CONFIGSL_LSTOP1_MASK)

#define BISS_CONFIGSL_SCRCPOLY1_MASK             (0x7F00U)
#define BISS_CONFIGSL_SCRCPOLY1_SHIFT            (8U)
/*! SCRCPOLY1 - CRC polynomial for single-cycle data */
#define BISS_CONFIGSL_SCRCPOLY1(x)               (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL_SCRCPOLY1_SHIFT)) & BISS_CONFIGSL_SCRCPOLY1_MASK)

#define BISS_CONFIGSL_SELCRCS1_MASK              (0x8000U)
#define BISS_CONFIGSL_SELCRCS1_SHIFT             (15U)
/*! SELCRCS1 - CRC polynomial selection */
#define BISS_CONFIGSL_SELCRCS1(x)                (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL_SELCRCS1_SHIFT)) & BISS_CONFIGSL_SELCRCS1_MASK)

#define BISS_CONFIGSL_SCRCSTART1_MASK            (0xFFFF0000U)
#define BISS_CONFIGSL_SCRCSTART1_SHIFT           (16U)
/*! SCRCSTART1 - CRC start value for single-cycle data. */
#define BISS_CONFIGSL_SCRCSTART1(x)              (((uint32_t)(((uint32_t)(x)) << BISS_CONFIGSL_SCRCSTART1_SHIFT)) & BISS_CONFIGSL_SCRCSTART1_MASK)
/*! @} */

/* The count of BISS_CONFIGSL */
#define BISS_CONFIGSL_COUNT                      (7U)

/*! @name CTRLCOMM1 - Control communication */
/*! @{ */

#define BISS_CTRLCOMM1_REGADR_MASK               (0x7F0000U)
#define BISS_CTRLCOMM1_REGADR_SHIFT              (16U)
/*! REGADR - Register communication start address */
#define BISS_CTRLCOMM1_REGADR(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM1_REGADR_SHIFT)) & BISS_CTRLCOMM1_REGADR_MASK)

#define BISS_CTRLCOMM1_WNR_MASK                  (0x800000U)
#define BISS_CTRLCOMM1_WNR_SHIFT                 (23U)
/*! WNR - Register communication direction */
#define BISS_CTRLCOMM1_WNR(x)                    (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM1_WNR_SHIFT)) & BISS_CTRLCOMM1_WNR_MASK)

#define BISS_CTRLCOMM1_REGNUM_MASK               (0x3F000000U)
#define BISS_CTRLCOMM1_REGNUM_SHIFT              (24U)
/*! REGNUM - Number of consecutive registers to access */
#define BISS_CTRLCOMM1_REGNUM(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM1_REGNUM_SHIFT)) & BISS_CTRLCOMM1_REGNUM_MASK)
/*! @} */

/*! @name CTRLCOMM2 - Control communication */
/*! @{ */

#define BISS_CTRLCOMM2_CHSEL_MASK                (0xFFU)
#define BISS_CTRLCOMM2_CHSEL_SHIFT               (0U)
/*! CHSEL - Channel select */
#define BISS_CTRLCOMM2_CHSEL(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_CHSEL_SHIFT)) & BISS_CTRLCOMM2_CHSEL_MASK)

#define BISS_CTRLCOMM2_HOLDCDM_MASK              (0x100U)
#define BISS_CTRLCOMM2_HOLDCDM_SHIFT             (8U)
/*! HOLDCDM - HOLDCDM determines the clock signal behavior at pin MA at the end of the frame. */
#define BISS_CTRLCOMM2_HOLDCDM(x)                (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_HOLDCDM_SHIFT)) & BISS_CTRLCOMM2_HOLDCDM_MASK)

#define BISS_CTRLCOMM2_EN_MO_MASK                (0x200U)
#define BISS_CTRLCOMM2_EN_MO_SHIFT               (9U)
/*! EN_MO - Enable data output */
#define BISS_CTRLCOMM2_EN_MO(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_EN_MO_SHIFT)) & BISS_CTRLCOMM2_EN_MO_MASK)

#define BISS_CTRLCOMM2_SLAVEID_MASK              (0x3800U)
#define BISS_CTRLCOMM2_SLAVEID_SHIFT             (11U)
/*! SLAVEID - Slave addressing for register communication */
#define BISS_CTRLCOMM2_SLAVEID(x)                (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_SLAVEID_SHIFT)) & BISS_CTRLCOMM2_SLAVEID_MASK)

#define BISS_CTRLCOMM2_REGVERS_MASK              (0x4000U)
#define BISS_CTRLCOMM2_REGVERS_SHIFT             (14U)
/*! REGVERS - Type of protocol for register communication */
#define BISS_CTRLCOMM2_REGVERS(x)                (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_REGVERS_SHIFT)) & BISS_CTRLCOMM2_REGVERS_MASK)

#define BISS_CTRLCOMM2_CTS_MASK                  (0x8000U)
#define BISS_CTRLCOMM2_CTS_SHIFT                 (15U)
/*! CTS - Type of control communication */
#define BISS_CTRLCOMM2_CTS(x)                    (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_CTS_SHIFT)) & BISS_CTRLCOMM2_CTS_MASK)

#define BISS_CTRLCOMM2_FREQS_MASK                (0x1F0000U)
#define BISS_CTRLCOMM2_FREQS_SHIFT               (16U)
/*! FREQS - Frequency division register */
#define BISS_CTRLCOMM2_FREQS(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_FREQS_SHIFT)) & BISS_CTRLCOMM2_FREQS_MASK)

#define BISS_CTRLCOMM2_FREQR_MASK                (0xE00000U)
#define BISS_CTRLCOMM2_FREQR_SHIFT               (21U)
/*! FREQR - Data clock frequency */
#define BISS_CTRLCOMM2_FREQR(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_FREQR_SHIFT)) & BISS_CTRLCOMM2_FREQR_MASK)

#define BISS_CTRLCOMM2_SINGLEBANK_MASK           (0x1000000U)
#define BISS_CTRLCOMM2_SINGLEBANK_SHIFT          (24U)
/*! SINGLEBANK - Use of RAM banks for SCDATAx */
#define BISS_CTRLCOMM2_SINGLEBANK(x)             (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_SINGLEBANK_SHIFT)) & BISS_CTRLCOMM2_SINGLEBANK_MASK)

#define BISS_CTRLCOMM2_NOCRC_MASK                (0x2000000U)
#define BISS_CTRLCOMM2_NOCRC_SHIFT               (25U)
/*! NOCRC - Storage of received CRC in SCDATAx */
#define BISS_CTRLCOMM2_NOCRC(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_CTRLCOMM2_NOCRC_SHIFT)) & BISS_CTRLCOMM2_NOCRC_MASK)
/*! @} */

/*! @name MACONFIG - Master configuration */
/*! @{ */

#define BISS_MACONFIG_FREQAGS_MASK               (0xFFU)
#define BISS_MACONFIG_FREQAGS_SHIFT              (0U)
/*! FREQAGS - Frame repetition rate */
#define BISS_MACONFIG_FREQAGS(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_MACONFIG_FREQAGS_SHIFT)) & BISS_MACONFIG_FREQAGS_MASK)

#define BISS_MACONFIG_MO_BUSY_MASK               (0xFF00U)
#define BISS_MACONFIG_MO_BUSY_SHIFT              (8U)
/*! MO_BUSY - Start bit delay at MO */
#define BISS_MACONFIG_MO_BUSY(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_MACONFIG_MO_BUSY_SHIFT)) & BISS_MACONFIG_MO_BUSY_MASK)

#define BISS_MACONFIG_REVISION_MASK              (0xFF0000U)
#define BISS_MACONFIG_REVISION_SHIFT             (16U)
/*! REVISION - Revision */
#define BISS_MACONFIG_REVISION(x)                (((uint32_t)(((uint32_t)(x)) << BISS_MACONFIG_REVISION_SHIFT)) & BISS_MACONFIG_REVISION_MASK)

#define BISS_MACONFIG_VERSION_MASK               (0xFF000000U)
#define BISS_MACONFIG_VERSION_SHIFT              (24U)
/*! VERSION - Version */
#define BISS_MACONFIG_VERSION(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_MACONFIG_VERSION_SHIFT)) & BISS_MACONFIG_VERSION_MASK)
/*! @} */

/*! @name BISSINTDATACHCONFIG2 - BISS and SSI interface and data channel configuration 2 */
/*! @{ */

#define BISS_BISSINTDATACHCONFIG2_SLAVELOC2_MASK (0x2U)
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC2_SHIFT (1U)
/*! SLAVELOC2 - Slave location */
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC2(x)   (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_SLAVELOC2_SHIFT)) & BISS_BISSINTDATACHCONFIG2_SLAVELOC2_MASK)

#define BISS_BISSINTDATACHCONFIG2_SLAVELOC3_MASK (0x4U)
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC3_SHIFT (2U)
/*! SLAVELOC3 - Slave location */
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC3(x)   (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_SLAVELOC3_SHIFT)) & BISS_BISSINTDATACHCONFIG2_SLAVELOC3_MASK)

#define BISS_BISSINTDATACHCONFIG2_SLAVELOC4_MASK (0x8U)
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC4_SHIFT (3U)
/*! SLAVELOC4 - Slave location */
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC4(x)   (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_SLAVELOC4_SHIFT)) & BISS_BISSINTDATACHCONFIG2_SLAVELOC4_MASK)

#define BISS_BISSINTDATACHCONFIG2_SLAVELOC5_MASK (0x10U)
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC5_SHIFT (4U)
/*! SLAVELOC5 - Slave location */
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC5(x)   (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_SLAVELOC5_SHIFT)) & BISS_BISSINTDATACHCONFIG2_SLAVELOC5_MASK)

#define BISS_BISSINTDATACHCONFIG2_SLAVELOC6_MASK (0x20U)
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC6_SHIFT (5U)
/*! SLAVELOC6 - Slave location */
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC6(x)   (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_SLAVELOC6_SHIFT)) & BISS_BISSINTDATACHCONFIG2_SLAVELOC6_MASK)

#define BISS_BISSINTDATACHCONFIG2_SLAVELOC7_MASK (0x40U)
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC7_SHIFT (6U)
/*! SLAVELOC7 - Slave location */
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC7(x)   (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_SLAVELOC7_SHIFT)) & BISS_BISSINTDATACHCONFIG2_SLAVELOC7_MASK)

#define BISS_BISSINTDATACHCONFIG2_SLAVELOC8_MASK (0x80U)
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC8_SHIFT (7U)
/*! SLAVELOC8 - Slave location */
#define BISS_BISSINTDATACHCONFIG2_SLAVELOC8(x)   (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_SLAVELOC8_SHIFT)) & BISS_BISSINTDATACHCONFIG2_SLAVELOC8_MASK)

#define BISS_BISSINTDATACHCONFIG2_CFGCH1_MASK    (0x300U)
#define BISS_BISSINTDATACHCONFIG2_CFGCH1_SHIFT   (8U)
/*! CFGCH1 - Channel configuration */
#define BISS_BISSINTDATACHCONFIG2_CFGCH1(x)      (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_CFGCH1_SHIFT)) & BISS_BISSINTDATACHCONFIG2_CFGCH1_MASK)

#define BISS_BISSINTDATACHCONFIG2_CFGCH2_MASK    (0xC00U)
#define BISS_BISSINTDATACHCONFIG2_CFGCH2_SHIFT   (10U)
/*! CFGCH2 - Channel configuration */
#define BISS_BISSINTDATACHCONFIG2_CFGCH2(x)      (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_CFGCH2_SHIFT)) & BISS_BISSINTDATACHCONFIG2_CFGCH2_MASK)

#define BISS_BISSINTDATACHCONFIG2_CFGCH3_MASK    (0x3000U)
#define BISS_BISSINTDATACHCONFIG2_CFGCH3_SHIFT   (12U)
/*! CFGCH3 - Channel configuration */
#define BISS_BISSINTDATACHCONFIG2_CFGCH3(x)      (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_CFGCH3_SHIFT)) & BISS_BISSINTDATACHCONFIG2_CFGCH3_MASK)

#define BISS_BISSINTDATACHCONFIG2_CFGCH4_MASK    (0xC000U)
#define BISS_BISSINTDATACHCONFIG2_CFGCH4_SHIFT   (14U)
/*! CFGCH4 - Channel configuration */
#define BISS_BISSINTDATACHCONFIG2_CFGCH4(x)      (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_CFGCH4_SHIFT)) & BISS_BISSINTDATACHCONFIG2_CFGCH4_MASK)

#define BISS_BISSINTDATACHCONFIG2_CFGCH5_MASK    (0x30000U)
#define BISS_BISSINTDATACHCONFIG2_CFGCH5_SHIFT   (16U)
/*! CFGCH5 - Channel configuration */
#define BISS_BISSINTDATACHCONFIG2_CFGCH5(x)      (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_CFGCH5_SHIFT)) & BISS_BISSINTDATACHCONFIG2_CFGCH5_MASK)

#define BISS_BISSINTDATACHCONFIG2_CFGCH6_MASK    (0xC0000U)
#define BISS_BISSINTDATACHCONFIG2_CFGCH6_SHIFT   (18U)
/*! CFGCH6 - Channel configuration */
#define BISS_BISSINTDATACHCONFIG2_CFGCH6(x)      (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_CFGCH6_SHIFT)) & BISS_BISSINTDATACHCONFIG2_CFGCH6_MASK)

#define BISS_BISSINTDATACHCONFIG2_CFGCH7_MASK    (0x300000U)
#define BISS_BISSINTDATACHCONFIG2_CFGCH7_SHIFT   (20U)
/*! CFGCH7 - Channel configuration */
#define BISS_BISSINTDATACHCONFIG2_CFGCH7(x)      (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_CFGCH7_SHIFT)) & BISS_BISSINTDATACHCONFIG2_CFGCH7_MASK)

#define BISS_BISSINTDATACHCONFIG2_CFGCH8_MASK    (0xC00000U)
#define BISS_BISSINTDATACHCONFIG2_CFGCH8_SHIFT   (22U)
/*! CFGCH8 - Channel configuration */
#define BISS_BISSINTDATACHCONFIG2_CFGCH8(x)      (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_CFGCH8_SHIFT)) & BISS_BISSINTDATACHCONFIG2_CFGCH8_MASK)

#define BISS_BISSINTDATACHCONFIG2_ACTnSENS_MASK  (0xFF000000U)
#define BISS_BISSINTDATACHCONFIG2_ACTnSENS_SHIFT (24U)
/*! ACTnSENS - Slave functionality control */
#define BISS_BISSINTDATACHCONFIG2_ACTnSENS(x)    (((uint32_t)(((uint32_t)(x)) << BISS_BISSINTDATACHCONFIG2_ACTnSENS_SHIFT)) & BISS_BISSINTDATACHCONFIG2_ACTnSENS_MASK)
/*! @} */

/*! @name STATUS1 - Status 1 */
/*! @{ */

#define BISS_STATUS1_EOT_MASK                    (0x1U)
#define BISS_STATUS1_EOT_SHIFT                   (0U)
/*! EOT - End-of-Transmission */
#define BISS_STATUS1_EOT(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_EOT_SHIFT)) & BISS_STATUS1_EOT_MASK)

#define BISS_STATUS1_REGEND_MASK                 (0x4U)
#define BISS_STATUS1_REGEND_SHIFT                (2U)
/*! REGEND - End of control communication */
#define BISS_STATUS1_REGEND(x)                   (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_REGEND_SHIFT)) & BISS_STATUS1_REGEND_MASK)

#define BISS_STATUS1_nREGERR_MASK                (0x8U)
#define BISS_STATUS1_nREGERR_SHIFT               (3U)
/*! nREGERR - Control communication error */
#define BISS_STATUS1_nREGERR(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_nREGERR_SHIFT)) & BISS_STATUS1_nREGERR_MASK)

#define BISS_STATUS1_nSCDERR_MASK                (0x10U)
#define BISS_STATUS1_nSCDERR_SHIFT               (4U)
/*! nSCDERR - SCD transmission error */
#define BISS_STATUS1_nSCDERR(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_nSCDERR_SHIFT)) & BISS_STATUS1_nSCDERR_MASK)

#define BISS_STATUS1_nDELAYERR_MASK              (0x20U)
#define BISS_STATUS1_nDELAYERR_SHIFT             (5U)
/*! nDELAYERR - Notifies you about a missing start bit in the last register communication. */
#define BISS_STATUS1_nDELAYERR(x)                (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_nDELAYERR_SHIFT)) & BISS_STATUS1_nDELAYERR_MASK)

#define BISS_STATUS1_nAGSERR_MASK                (0x40U)
#define BISS_STATUS1_nAGSERR_SHIFT               (6U)
/*! nAGSERR - AGS error */
#define BISS_STATUS1_nAGSERR(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_nAGSERR_SHIFT)) & BISS_STATUS1_nAGSERR_MASK)

#define BISS_STATUS1_nERR_MASK                   (0x80U)
#define BISS_STATUS1_nERR_SHIFT                  (7U)
/*! nERR - Indicates the state of pin NER_I. */
#define BISS_STATUS1_nERR(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_nERR_SHIFT)) & BISS_STATUS1_nERR_MASK)

#define BISS_STATUS1_SVALID1_MASK                (0x200U)
#define BISS_STATUS1_SVALID1_SHIFT               (9U)
/*! SVALID1 - SCDATAx validity indication */
#define BISS_STATUS1_SVALID1(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_SVALID1_SHIFT)) & BISS_STATUS1_SVALID1_MASK)

#define BISS_STATUS1_SVALID2_MASK                (0x800U)
#define BISS_STATUS1_SVALID2_SHIFT               (11U)
/*! SVALID2 - SCDATAx validity indication */
#define BISS_STATUS1_SVALID2(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_SVALID2_SHIFT)) & BISS_STATUS1_SVALID2_MASK)

#define BISS_STATUS1_SVALID3_MASK                (0x2000U)
#define BISS_STATUS1_SVALID3_SHIFT               (13U)
/*! SVALID3 - SCDATAx validity indication */
#define BISS_STATUS1_SVALID3(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_SVALID3_SHIFT)) & BISS_STATUS1_SVALID3_MASK)

#define BISS_STATUS1_SVALID4_MASK                (0x8000U)
#define BISS_STATUS1_SVALID4_SHIFT               (15U)
/*! SVALID4 - SCDATAx validity indication */
#define BISS_STATUS1_SVALID4(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_SVALID4_SHIFT)) & BISS_STATUS1_SVALID4_MASK)

#define BISS_STATUS1_SVALID5_MASK                (0x20000U)
#define BISS_STATUS1_SVALID5_SHIFT               (17U)
/*! SVALID5 - SCDATAx validity indication */
#define BISS_STATUS1_SVALID5(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_SVALID5_SHIFT)) & BISS_STATUS1_SVALID5_MASK)

#define BISS_STATUS1_SVALID6_MASK                (0x80000U)
#define BISS_STATUS1_SVALID6_SHIFT               (19U)
/*! SVALID6 - SCDATAx validity indication */
#define BISS_STATUS1_SVALID6(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_SVALID6_SHIFT)) & BISS_STATUS1_SVALID6_MASK)

#define BISS_STATUS1_SVALID7_MASK                (0x200000U)
#define BISS_STATUS1_SVALID7_SHIFT               (21U)
/*! SVALID7 - SCDATAx validity indication */
#define BISS_STATUS1_SVALID7(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_SVALID7_SHIFT)) & BISS_STATUS1_SVALID7_MASK)

#define BISS_STATUS1_SVALID8_MASK                (0x800000U)
#define BISS_STATUS1_SVALID8_SHIFT               (23U)
/*! SVALID8 - SCDATAx validity indication */
#define BISS_STATUS1_SVALID8(x)                  (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_SVALID8_SHIFT)) & BISS_STATUS1_SVALID8_MASK)

#define BISS_STATUS1_REGBYTES_MASK               (0x3F000000U)
#define BISS_STATUS1_REGBYTES_SHIFT              (24U)
/*! REGBYTES - Number of valid register bytes */
#define BISS_STATUS1_REGBYTES(x)                 (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_REGBYTES_SHIFT)) & BISS_STATUS1_REGBYTES_MASK)

#define BISS_STATUS1_CDSSEL_MASK                 (0x40000000U)
#define BISS_STATUS1_CDSSEL_SHIFT                (30U)
/*! CDSSEL - CDS bit from the selected physical channel (CHSEL) */
#define BISS_STATUS1_CDSSEL(x)                   (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_CDSSEL_SHIFT)) & BISS_STATUS1_CDSSEL_MASK)

#define BISS_STATUS1_CDMTIMEOUT_MASK             (0x80000000U)
#define BISS_STATUS1_CDMTIMEOUT_SHIFT            (31U)
/*! CDMTIMEOUT - CDM timeout reached */
#define BISS_STATUS1_CDMTIMEOUT(x)               (((uint32_t)(((uint32_t)(x)) << BISS_STATUS1_CDMTIMEOUT_SHIFT)) & BISS_STATUS1_CDMTIMEOUT_MASK)
/*! @} */

/*! @name DACQ - Data Acquisition */
/*! @{ */

#define BISS_DACQ_AGS_MASK                       (0x1U)
#define BISS_DACQ_AGS_SHIFT                      (0U)
/*! AGS - Automatic get sensor data. */
#define BISS_DACQ_AGS(x)                         (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_AGS_SHIFT)) & BISS_DACQ_AGS_MASK)

#define BISS_DACQ_INSTR_MASK                     (0xEU)
#define BISS_DACQ_INSTR_SHIFT                    (1U)
/*! INSTR - SCD control instruction */
#define BISS_DACQ_INSTR(x)                       (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_INSTR_SHIFT)) & BISS_DACQ_INSTR_MASK)

#define BISS_DACQ_INIT_MASK                      (0x10U)
#define BISS_DACQ_INIT_SHIFT                     (4U)
/*! INIT - Start initialization sequence */
#define BISS_DACQ_INIT(x)                        (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_INIT_SHIFT)) & BISS_DACQ_INIT_MASK)

#define BISS_DACQ_SWBANK_MASK                    (0x20U)
#define BISS_DACQ_SWBANK_SHIFT                   (5U)
/*! SWBANK - RAM bank switching */
#define BISS_DACQ_SWBANK(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_SWBANK_SHIFT)) & BISS_DACQ_SWBANK_MASK)

#define BISS_DACQ_HOLDBANK_MASK                  (0x40U)
#define BISS_DACQ_HOLDBANK_SHIFT                 (6U)
/*! HOLDBANK - RAM bank control */
#define BISS_DACQ_HOLDBANK(x)                    (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_HOLDBANK_SHIFT)) & BISS_DACQ_HOLDBANK_MASK)

#define BISS_DACQ_BREAK_MASK                     (0x80U)
#define BISS_DACQ_BREAK_SHIFT                    (7U)
/*! BREAK - Start break sequence */
#define BISS_DACQ_BREAK(x)                       (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_BREAK_SHIFT)) & BISS_DACQ_BREAK_MASK)

#define BISS_DACQ_MAFS_MASK                      (0x1000U)
#define BISS_DACQ_MAFS_SHIFT                     (12U)
/*! MAFS - Control of the selected MA line */
#define BISS_DACQ_MAFS(x)                        (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_MAFS_SHIFT)) & BISS_DACQ_MAFS_MASK)

#define BISS_DACQ_MAVS_MASK                      (0x2000U)
#define BISS_DACQ_MAVS_SHIFT                     (13U)
/*! MAVS - Force value for selected MA */
#define BISS_DACQ_MAVS(x)                        (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_MAVS_SHIFT)) & BISS_DACQ_MAVS_MASK)

#define BISS_DACQ_MAFO_MASK                      (0x4000U)
#define BISS_DACQ_MAFO_SHIFT                     (14U)
/*! MAFO - Control of the not selected MA line */
#define BISS_DACQ_MAFO(x)                        (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_MAFO_SHIFT)) & BISS_DACQ_MAFO_MASK)

#define BISS_DACQ_MAVO_MASK                      (0x8000U)
#define BISS_DACQ_MAVO_SHIFT                     (15U)
/*! MAVO - Not selected MA lines force level */
#define BISS_DACQ_MAVO(x)                        (((uint32_t)(((uint32_t)(x)) << BISS_DACQ_MAVO_SHIFT)) & BISS_DACQ_MAVO_MASK)
/*! @} */

/*! @name STATUS2 - Status 2 */
/*! @{ */

#define BISS_STATUS2_SL1_MASK                    (0x1U)
#define BISS_STATUS2_SL1_SHIFT                   (0U)
/*! SL1 - SL1 input lines state */
#define BISS_STATUS2_SL1(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SL1_SHIFT)) & BISS_STATUS2_SL1_MASK)

#define BISS_STATUS2_CDS1_MASK                   (0x2U)
#define BISS_STATUS2_CDS1_SHIFT                  (1U)
/*! CDS1 - CDS1 bit of physical channels */
#define BISS_STATUS2_CDS1(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_CDS1_SHIFT)) & BISS_STATUS2_CDS1_MASK)

#define BISS_STATUS2_SL2_MASK                    (0x4U)
#define BISS_STATUS2_SL2_SHIFT                   (2U)
/*! SL2 - SL2 input lines state */
#define BISS_STATUS2_SL2(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SL2_SHIFT)) & BISS_STATUS2_SL2_MASK)

#define BISS_STATUS2_CDS2_MASK                   (0x8U)
#define BISS_STATUS2_CDS2_SHIFT                  (3U)
/*! CDS2 - CDS2 bit of physical channels */
#define BISS_STATUS2_CDS2(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_CDS2_SHIFT)) & BISS_STATUS2_CDS2_MASK)

#define BISS_STATUS2_SL3_MASK                    (0x10U)
#define BISS_STATUS2_SL3_SHIFT                   (4U)
/*! SL3 - SL3 input lines state */
#define BISS_STATUS2_SL3(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SL3_SHIFT)) & BISS_STATUS2_SL3_MASK)

#define BISS_STATUS2_CDS3_MASK                   (0x20U)
#define BISS_STATUS2_CDS3_SHIFT                  (5U)
/*! CDS3 - CDS3 bit of physical channels */
#define BISS_STATUS2_CDS3(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_CDS3_SHIFT)) & BISS_STATUS2_CDS3_MASK)

#define BISS_STATUS2_SL4_MASK                    (0x40U)
#define BISS_STATUS2_SL4_SHIFT                   (6U)
/*! SL4 - SL4 input lines state */
#define BISS_STATUS2_SL4(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SL4_SHIFT)) & BISS_STATUS2_SL4_MASK)

#define BISS_STATUS2_CDS4_MASK                   (0x80U)
#define BISS_STATUS2_CDS4_SHIFT                  (7U)
/*! CDS4 - CDS4 bit of physical channels */
#define BISS_STATUS2_CDS4(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_CDS4_SHIFT)) & BISS_STATUS2_CDS4_MASK)

#define BISS_STATUS2_SL5_MASK                    (0x100U)
#define BISS_STATUS2_SL5_SHIFT                   (8U)
/*! SL5 - SL5 input lines state */
#define BISS_STATUS2_SL5(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SL5_SHIFT)) & BISS_STATUS2_SL5_MASK)

#define BISS_STATUS2_CDS5_MASK                   (0x200U)
#define BISS_STATUS2_CDS5_SHIFT                  (9U)
/*! CDS5 - CDS5 bit of physical channels */
#define BISS_STATUS2_CDS5(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_CDS5_SHIFT)) & BISS_STATUS2_CDS5_MASK)

#define BISS_STATUS2_SL6_MASK                    (0x400U)
#define BISS_STATUS2_SL6_SHIFT                   (10U)
/*! SL6 - SL6 input lines state */
#define BISS_STATUS2_SL6(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SL6_SHIFT)) & BISS_STATUS2_SL6_MASK)

#define BISS_STATUS2_CDS6_MASK                   (0x800U)
#define BISS_STATUS2_CDS6_SHIFT                  (11U)
/*! CDS6 - CDS6 bit of physical channels */
#define BISS_STATUS2_CDS6(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_CDS6_SHIFT)) & BISS_STATUS2_CDS6_MASK)

#define BISS_STATUS2_SL7_MASK                    (0x1000U)
#define BISS_STATUS2_SL7_SHIFT                   (12U)
/*! SL7 - SL7 input lines state */
#define BISS_STATUS2_SL7(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SL7_SHIFT)) & BISS_STATUS2_SL7_MASK)

#define BISS_STATUS2_CDS7_MASK                   (0x2000U)
#define BISS_STATUS2_CDS7_SHIFT                  (13U)
/*! CDS7 - CDS7 bit of physical channels */
#define BISS_STATUS2_CDS7(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_CDS7_SHIFT)) & BISS_STATUS2_CDS7_MASK)

#define BISS_STATUS2_SL8_MASK                    (0x4000U)
#define BISS_STATUS2_SL8_SHIFT                   (14U)
/*! SL8 - SL8 input lines state */
#define BISS_STATUS2_SL8(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SL8_SHIFT)) & BISS_STATUS2_SL8_MASK)

#define BISS_STATUS2_CDS8_MASK                   (0x8000U)
#define BISS_STATUS2_CDS8_SHIFT                  (15U)
/*! CDS8 - CDS8 bit of physical channels */
#define BISS_STATUS2_CDS8(x)                     (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_CDS8_SHIFT)) & BISS_STATUS2_CDS8_MASK)

#define BISS_STATUS2_IDL_MASK                    (0xF0000U)
#define BISS_STATUS2_IDL_SHIFT                   (16U)
/*! IDL - Number of set ID lock bits during control communication */
#define BISS_STATUS2_IDL(x)                      (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_IDL_SHIFT)) & BISS_STATUS2_IDL_MASK)

#define BISS_STATUS2_SWBANKFAIL_MASK             (0x1000000U)
#define BISS_STATUS2_SWBANKFAIL_SHIFT            (24U)
/*! SWBANKFAIL - Bank switching status */
#define BISS_STATUS2_SWBANKFAIL(x)               (((uint32_t)(((uint32_t)(x)) << BISS_STATUS2_SWBANKFAIL_SHIFT)) & BISS_STATUS2_SWBANKFAIL_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group BISS_Register_Masks */


/*!
 * @}
 */ /* end of group BISS_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* BISS_H_ */

