library verilog;
use verilog.vl_types.all;
entity F_Sum is
    port(
        s               : out    vl_logic;
        c_0             : out    vl_logic;
        a               : in     vl_logic;
        c_i             : in     vl_logic;
        b               : in     vl_logic
    );
end F_Sum;
