// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="resonator_ddc_control_resonator_ddc_control,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=35,HLS_SYN_DSP=0,HLS_SYN_FF=1940,HLS_SYN_LUT=1027,HLS_VERSION=2022_1}" *)

module resonator_ddc_control (
        ap_clk,
        ap_rst_n,
        res_in_TDATA,
        res_in_TVALID,
        res_in_TREADY,
        res_in_TKEEP,
        res_in_TSTRB,
        res_in_TUSER,
        res_in_TLAST,
        res_out_TDATA,
        res_out_TVALID,
        res_out_TREADY,
        res_out_TKEEP,
        res_out_TSTRB,
        res_out_TUSER,
        res_out_TLAST,
        acc_out_TDATA,
        acc_out_TVALID,
        acc_out_TREADY,
        center_out_TDATA,
        center_out_TVALID,
        center_out_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 15;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [255:0] res_in_TDATA;
input   res_in_TVALID;
output   res_in_TREADY;
input  [31:0] res_in_TKEEP;
input  [31:0] res_in_TSTRB;
input  [7:0] res_in_TUSER;
input  [0:0] res_in_TLAST;
output  [255:0] res_out_TDATA;
output   res_out_TVALID;
input   res_out_TREADY;
output  [31:0] res_out_TKEEP;
output  [31:0] res_out_TSTRB;
output  [7:0] res_out_TUSER;
output  [0:0] res_out_TLAST;
output  [167:0] acc_out_TDATA;
output   acc_out_TVALID;
input   acc_out_TREADY;
output  [255:0] center_out_TDATA;
output   center_out_TVALID;
input   center_out_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg res_in_TREADY;

 reg    ap_rst_n_inv;
wire   [7:0] tones_address0;
reg    tones_ce0;
wire   [255:0] tones_q0;
wire   [7:0] centers_address0;
reg    centers_ce0;
wire   [255:0] centers_q0;
wire    clear_accumulator;
reg   [167:0] accg_V;
wire   [7:0] accumulator_V_address0;
reg    accumulator_V_ce0;
reg    accumulator_V_we0;
wire   [7:0] accumulator_V_address1;
reg    accumulator_V_ce1;
wire   [167:0] accumulator_V_q1;
reg   [0:0] clear;
reg    res_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    res_out_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    acc_out_TDATA_blk_n;
reg    center_out_TDATA_blk_n;
reg   [0:0] clear_accumulator_read_reg_764;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
wire    regslice_both_res_out_V_data_V_U_apdone_blk;
wire    regslice_both_acc_out_U_apdone_blk;
wire    regslice_both_center_out_U_apdone_blk;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] clear_accumulator_read_reg_764_pp0_iter1_reg;
reg   [0:0] clear_accumulator_read_reg_764_pp0_iter2_reg;
reg   [255:0] tmp_data_V_reg_768;
reg   [255:0] tmp_data_V_reg_768_pp0_iter1_reg;
reg   [31:0] tmp_keep_V_reg_773;
reg   [31:0] tmp_keep_V_reg_773_pp0_iter1_reg;
reg   [31:0] tmp_strb_V_reg_778;
reg   [31:0] tmp_strb_V_reg_778_pp0_iter1_reg;
reg   [7:0] tmp_user_V_reg_783;
reg   [7:0] tmp_user_V_reg_783_pp0_iter1_reg;
reg   [0:0] tmp_last_V_reg_789;
reg   [0:0] tmp_last_V_reg_789_pp0_iter1_reg;
reg   [0:0] tmp_last_V_reg_789_pp0_iter2_reg;
reg   [20:0] phase0_V_reg_809;
wire   [20:0] tmp_V_fu_341_p1;
reg   [20:0] tmp_V_reg_814;
wire   [10:0] trunc_ln1393_fu_345_p1;
reg   [10:0] trunc_ln1393_reg_820;
reg   [20:0] phase0_V_1_reg_825;
reg   [20:0] tmp_V_1_reg_830;
reg   [10:0] tmp_1_reg_836;
reg   [20:0] phase0_V_2_reg_841;
reg   [20:0] tmp_V_2_reg_846;
reg   [10:0] tmp_2_reg_852;
reg   [20:0] phase0_V_3_reg_857;
reg   [20:0] tmp_V_3_reg_862;
reg   [10:0] tmp_3_reg_868;
reg   [20:0] phase0_V_4_reg_873;
reg   [20:0] tmp_V_4_reg_878;
reg   [10:0] tmp_4_reg_884;
reg   [20:0] phase0_V_5_reg_889;
reg   [20:0] tmp_V_5_reg_894;
reg   [10:0] tmp_5_reg_900;
reg   [20:0] phase0_V_6_reg_905;
reg   [20:0] tmp_V_6_reg_910;
reg   [10:0] tmp_6_reg_916;
reg   [20:0] phase0_V_7_reg_921;
reg   [20:0] tmp_V_7_reg_926;
reg   [10:0] tmp_7_reg_932;
reg   [255:0] centers_load_reg_937;
wire   [7:0] add_ln232_fu_559_p2;
reg   [7:0] add_ln232_reg_942;
wire   [20:0] p_Val2_3_fu_575_p2;
reg   [20:0] p_Val2_3_reg_947;
wire   [20:0] p_Val2_5_fu_591_p2;
reg   [20:0] p_Val2_5_reg_952;
wire   [20:0] p_Val2_7_fu_607_p2;
reg   [20:0] p_Val2_7_reg_957;
wire   [20:0] p_Val2_9_fu_623_p2;
reg   [20:0] p_Val2_9_reg_962;
wire   [20:0] p_Val2_11_fu_639_p2;
reg   [20:0] p_Val2_11_reg_967;
wire   [20:0] p_Val2_13_fu_655_p2;
reg   [20:0] p_Val2_13_reg_972;
wire   [20:0] p_Val2_15_fu_671_p2;
reg   [20:0] p_Val2_15_reg_977;
wire   [20:0] p_Val2_17_fu_708_p2;
reg   [20:0] p_Val2_17_reg_987;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln587_fu_324_p1;
wire   [63:0] zext_ln587_1_fu_713_p1;
wire   [167:0] select_ln80_fu_738_p3;
reg    ap_block_pp0_stage0_01001;
wire   [20:0] shl_ln_fu_568_p3;
wire   [20:0] shl_ln1393_1_fu_584_p3;
wire   [20:0] shl_ln1393_2_fu_600_p3;
wire   [20:0] shl_ln1393_3_fu_616_p3;
wire   [20:0] shl_ln1393_4_fu_632_p3;
wire   [20:0] shl_ln1393_5_fu_648_p3;
wire   [20:0] shl_ln1393_6_fu_664_p3;
wire   [20:0] p_Val2_16_fu_676_p2;
wire   [20:0] p_Val2_14_fu_660_p2;
wire   [20:0] p_Val2_12_fu_644_p2;
wire   [20:0] p_Val2_10_fu_628_p2;
wire   [20:0] p_Val2_8_fu_612_p2;
wire   [20:0] p_Val2_6_fu_596_p2;
wire   [20:0] p_Val2_4_fu_580_p2;
wire   [20:0] p_Val2_s_fu_564_p2;
wire   [20:0] shl_ln1393_7_fu_701_p3;
wire   [167:0] p_Result_3_fu_722_p9;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    res_out_TVALID_int_regslice;
wire    res_out_TREADY_int_regslice;
wire    regslice_both_res_out_V_data_V_U_vld_out;
wire    regslice_both_res_out_V_keep_V_U_apdone_blk;
wire    regslice_both_res_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_res_out_V_keep_V_U_vld_out;
wire    regslice_both_res_out_V_strb_V_U_apdone_blk;
wire    regslice_both_res_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_res_out_V_strb_V_U_vld_out;
wire    regslice_both_res_out_V_user_V_U_apdone_blk;
wire    regslice_both_res_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_res_out_V_user_V_U_vld_out;
wire    regslice_both_res_out_V_last_V_U_apdone_blk;
wire    regslice_both_res_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_res_out_V_last_V_U_vld_out;
wire   [167:0] acc_out_TDATA_int_regslice;
reg    acc_out_TVALID_int_regslice;
wire    acc_out_TREADY_int_regslice;
wire    regslice_both_acc_out_U_vld_out;
reg    center_out_TVALID_int_regslice;
wire    center_out_TREADY_int_regslice;
wire    regslice_both_center_out_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 accg_V = 168'd0;
#0 clear = 1'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

resonator_ddc_control_accumulator_V_RAM_AUTO_1R1W #(
    .DataWidth( 168 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
accumulator_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(accumulator_V_address0),
    .ce0(accumulator_V_ce0),
    .we0(accumulator_V_we0),
    .d0(accg_V),
    .address1(accumulator_V_address1),
    .ce1(accumulator_V_ce1),
    .q1(accumulator_V_q1)
);

resonator_ddc_control_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .clear_accumulator(clear_accumulator),
    .tones_address0(tones_address0),
    .tones_ce0(tones_ce0),
    .tones_q0(tones_q0),
    .centers_address0(centers_address0),
    .centers_ce0(centers_ce0),
    .centers_q0(centers_q0)
);

resonator_ddc_control_regslice_both #(
    .DataWidth( 256 ))
regslice_both_res_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_data_V_reg_768_pp0_iter1_reg),
    .vld_in(res_out_TVALID_int_regslice),
    .ack_in(res_out_TREADY_int_regslice),
    .data_out(res_out_TDATA),
    .vld_out(regslice_both_res_out_V_data_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_V_data_V_U_apdone_blk)
);

resonator_ddc_control_regslice_both #(
    .DataWidth( 32 ))
regslice_both_res_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_keep_V_reg_773_pp0_iter1_reg),
    .vld_in(res_out_TVALID_int_regslice),
    .ack_in(regslice_both_res_out_V_keep_V_U_ack_in_dummy),
    .data_out(res_out_TKEEP),
    .vld_out(regslice_both_res_out_V_keep_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_V_keep_V_U_apdone_blk)
);

resonator_ddc_control_regslice_both #(
    .DataWidth( 32 ))
regslice_both_res_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_strb_V_reg_778_pp0_iter1_reg),
    .vld_in(res_out_TVALID_int_regslice),
    .ack_in(regslice_both_res_out_V_strb_V_U_ack_in_dummy),
    .data_out(res_out_TSTRB),
    .vld_out(regslice_both_res_out_V_strb_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_V_strb_V_U_apdone_blk)
);

resonator_ddc_control_regslice_both #(
    .DataWidth( 8 ))
regslice_both_res_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_user_V_reg_783_pp0_iter1_reg),
    .vld_in(res_out_TVALID_int_regslice),
    .ack_in(regslice_both_res_out_V_user_V_U_ack_in_dummy),
    .data_out(res_out_TUSER),
    .vld_out(regslice_both_res_out_V_user_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_V_user_V_U_apdone_blk)
);

resonator_ddc_control_regslice_both #(
    .DataWidth( 1 ))
regslice_both_res_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_last_V_reg_789_pp0_iter1_reg),
    .vld_in(res_out_TVALID_int_regslice),
    .ack_in(regslice_both_res_out_V_last_V_U_ack_in_dummy),
    .data_out(res_out_TLAST),
    .vld_out(regslice_both_res_out_V_last_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_V_last_V_U_apdone_blk)
);

resonator_ddc_control_regslice_both #(
    .DataWidth( 168 ))
regslice_both_acc_out_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(acc_out_TDATA_int_regslice),
    .vld_in(acc_out_TVALID_int_regslice),
    .ack_in(acc_out_TREADY_int_regslice),
    .data_out(acc_out_TDATA),
    .vld_out(regslice_both_acc_out_U_vld_out),
    .ack_out(acc_out_TREADY),
    .apdone_blk(regslice_both_acc_out_U_apdone_blk)
);

resonator_ddc_control_regslice_both #(
    .DataWidth( 256 ))
regslice_both_center_out_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(centers_load_reg_937),
    .vld_in(center_out_TVALID_int_regslice),
    .ack_in(center_out_TREADY_int_regslice),
    .data_out(center_out_TDATA),
    .vld_out(regslice_both_center_out_U_vld_out),
    .ack_out(center_out_TREADY),
    .apdone_blk(regslice_both_center_out_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((clear_accumulator_read_reg_764_pp0_iter2_reg == 1'd1)) begin
            clear <= 1'd1;
        end else if (((tmp_last_V_reg_789_pp0_iter2_reg == 1'd1) & (clear_accumulator_read_reg_764_pp0_iter2_reg == 1'd0))) begin
            clear <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accg_V <= select_ln80_fu_738_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln232_reg_942 <= add_ln232_fu_559_p2;
        clear_accumulator_read_reg_764_pp0_iter2_reg <= clear_accumulator_read_reg_764_pp0_iter1_reg;
        p_Val2_11_reg_967 <= p_Val2_11_fu_639_p2;
        p_Val2_13_reg_972 <= p_Val2_13_fu_655_p2;
        p_Val2_15_reg_977 <= p_Val2_15_fu_671_p2;
        p_Val2_17_reg_987 <= p_Val2_17_fu_708_p2;
        p_Val2_3_reg_947 <= p_Val2_3_fu_575_p2;
        p_Val2_5_reg_952 <= p_Val2_5_fu_591_p2;
        p_Val2_7_reg_957 <= p_Val2_7_fu_607_p2;
        p_Val2_9_reg_962 <= p_Val2_9_fu_623_p2;
        tmp_last_V_reg_789_pp0_iter2_reg <= tmp_last_V_reg_789_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        centers_load_reg_937 <= centers_q0;
        clear_accumulator_read_reg_764 <= clear_accumulator;
        clear_accumulator_read_reg_764_pp0_iter1_reg <= clear_accumulator_read_reg_764;
        phase0_V_1_reg_825 <= {{tones_q0[129:109]}};
        phase0_V_2_reg_841 <= {{tones_q0[150:130]}};
        phase0_V_3_reg_857 <= {{tones_q0[171:151]}};
        phase0_V_4_reg_873 <= {{tones_q0[192:172]}};
        phase0_V_5_reg_889 <= {{tones_q0[213:193]}};
        phase0_V_6_reg_905 <= {{tones_q0[234:214]}};
        phase0_V_7_reg_921 <= {{tones_q0[255:235]}};
        phase0_V_reg_809 <= {{tones_q0[108:88]}};
        tmp_1_reg_836 <= {{tones_q0[21:11]}};
        tmp_2_reg_852 <= {{tones_q0[32:22]}};
        tmp_3_reg_868 <= {{tones_q0[43:33]}};
        tmp_4_reg_884 <= {{tones_q0[54:44]}};
        tmp_5_reg_900 <= {{tones_q0[65:55]}};
        tmp_6_reg_916 <= {{tones_q0[76:66]}};
        tmp_7_reg_932 <= {{tones_q0[87:77]}};
        tmp_V_1_reg_830 <= {{accumulator_V_q1[41:21]}};
        tmp_V_2_reg_846 <= {{accumulator_V_q1[62:42]}};
        tmp_V_3_reg_862 <= {{accumulator_V_q1[83:63]}};
        tmp_V_4_reg_878 <= {{accumulator_V_q1[104:84]}};
        tmp_V_5_reg_894 <= {{accumulator_V_q1[125:105]}};
        tmp_V_6_reg_910 <= {{accumulator_V_q1[146:126]}};
        tmp_V_7_reg_926 <= {{accumulator_V_q1[167:147]}};
        tmp_V_reg_814 <= tmp_V_fu_341_p1;
        tmp_data_V_reg_768 <= res_in_TDATA;
        tmp_data_V_reg_768_pp0_iter1_reg <= tmp_data_V_reg_768;
        tmp_keep_V_reg_773 <= res_in_TKEEP;
        tmp_keep_V_reg_773_pp0_iter1_reg <= tmp_keep_V_reg_773;
        tmp_last_V_reg_789 <= res_in_TLAST;
        tmp_last_V_reg_789_pp0_iter1_reg <= tmp_last_V_reg_789;
        tmp_strb_V_reg_778 <= res_in_TSTRB;
        tmp_strb_V_reg_778_pp0_iter1_reg <= tmp_strb_V_reg_778;
        tmp_user_V_reg_783 <= res_in_TUSER;
        tmp_user_V_reg_783_pp0_iter1_reg <= tmp_user_V_reg_783;
        trunc_ln1393_reg_820 <= trunc_ln1393_fu_345_p1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        acc_out_TDATA_blk_n = acc_out_TREADY_int_regslice;
    end else begin
        acc_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_out_TVALID_int_regslice = 1'b1;
    end else begin
        acc_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accumulator_V_ce0 = 1'b1;
    end else begin
        accumulator_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accumulator_V_ce1 = 1'b1;
    end else begin
        accumulator_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accumulator_V_we0 = 1'b1;
    end else begin
        accumulator_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        center_out_TDATA_blk_n = center_out_TREADY_int_regslice;
    end else begin
        center_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        center_out_TVALID_int_regslice = 1'b1;
    end else begin
        center_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        centers_ce0 = 1'b1;
    end else begin
        centers_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_in_TDATA_blk_n = res_in_TVALID;
    end else begin
        res_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_in_TREADY = 1'b1;
    end else begin
        res_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        res_out_TDATA_blk_n = res_out_TREADY_int_regslice;
    end else begin
        res_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_out_TVALID_int_regslice = 1'b1;
    end else begin
        res_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tones_ce0 = 1'b1;
    end else begin
        tones_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_out_TDATA_int_regslice = {{{{{{{{p_Val2_16_fu_676_p2}, {p_Val2_14_fu_660_p2}}, {p_Val2_12_fu_644_p2}}, {p_Val2_10_fu_628_p2}}, {p_Val2_8_fu_612_p2}}, {p_Val2_6_fu_596_p2}}, {p_Val2_4_fu_580_p2}}, {p_Val2_s_fu_564_p2}};

assign acc_out_TVALID = regslice_both_acc_out_U_vld_out;

assign accumulator_V_address0 = zext_ln587_1_fu_713_p1;

assign accumulator_V_address1 = zext_ln587_fu_324_p1;

assign add_ln232_fu_559_p2 = ($signed(tmp_user_V_reg_783_pp0_iter1_reg) + $signed(8'd255));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((res_in_TVALID == 1'b0) & (1'b1 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b0 == acc_out_TREADY_int_regslice) | (regslice_both_center_out_U_apdone_blk == 1'b1) | (regslice_both_acc_out_U_apdone_blk == 1'b1) | (regslice_both_res_out_V_data_V_U_apdone_blk == 1'b1))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b0 == acc_out_TREADY_int_regslice))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((res_in_TVALID == 1'b0) & (1'b1 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state4_io) | (1'b0 == acc_out_TREADY_int_regslice) | (regslice_both_center_out_U_apdone_blk == 1'b1) | (regslice_both_acc_out_U_apdone_blk == 1'b1) | (regslice_both_res_out_V_data_V_U_apdone_blk == 1'b1))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3_io) | (1'b0 == acc_out_TREADY_int_regslice))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((res_in_TVALID == 1'b0) & (1'b1 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state4_io) | (1'b0 == acc_out_TREADY_int_regslice) | (regslice_both_center_out_U_apdone_blk == 1'b1) | (regslice_both_acc_out_U_apdone_blk == 1'b1) | (regslice_both_res_out_V_data_V_U_apdone_blk == 1'b1))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3_io) | (1'b0 == acc_out_TREADY_int_regslice))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (res_in_TVALID == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b0 == acc_out_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b0 == acc_out_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state4_io = ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b0 == acc_out_TREADY_int_regslice));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((center_out_TREADY_int_regslice == 1'b0) | (res_out_TREADY_int_regslice == 1'b0) | (1'b0 == acc_out_TREADY_int_regslice) | (regslice_both_center_out_U_apdone_blk == 1'b1) | (regslice_both_acc_out_U_apdone_blk == 1'b1) | (regslice_both_res_out_V_data_V_U_apdone_blk == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign center_out_TVALID = regslice_both_center_out_U_vld_out;

assign centers_address0 = zext_ln587_fu_324_p1;

assign p_Result_3_fu_722_p9 = {{{{{{{{p_Val2_17_reg_987}, {p_Val2_15_reg_977}}, {p_Val2_13_reg_972}}, {p_Val2_11_reg_967}}, {p_Val2_9_reg_962}}, {p_Val2_7_reg_957}}, {p_Val2_5_reg_952}}, {p_Val2_3_reg_947}};

assign p_Val2_10_fu_628_p2 = (tmp_V_4_reg_878 + phase0_V_4_reg_873);

assign p_Val2_11_fu_639_p2 = (tmp_V_4_reg_878 + shl_ln1393_4_fu_632_p3);

assign p_Val2_12_fu_644_p2 = (tmp_V_5_reg_894 + phase0_V_5_reg_889);

assign p_Val2_13_fu_655_p2 = (tmp_V_5_reg_894 + shl_ln1393_5_fu_648_p3);

assign p_Val2_14_fu_660_p2 = (tmp_V_6_reg_910 + phase0_V_6_reg_905);

assign p_Val2_15_fu_671_p2 = (tmp_V_6_reg_910 + shl_ln1393_6_fu_664_p3);

assign p_Val2_16_fu_676_p2 = (tmp_V_7_reg_926 + phase0_V_7_reg_921);

assign p_Val2_17_fu_708_p2 = (tmp_V_7_reg_926 + shl_ln1393_7_fu_701_p3);

assign p_Val2_3_fu_575_p2 = (tmp_V_reg_814 + shl_ln_fu_568_p3);

assign p_Val2_4_fu_580_p2 = (tmp_V_1_reg_830 + phase0_V_1_reg_825);

assign p_Val2_5_fu_591_p2 = (tmp_V_1_reg_830 + shl_ln1393_1_fu_584_p3);

assign p_Val2_6_fu_596_p2 = (tmp_V_2_reg_846 + phase0_V_2_reg_841);

assign p_Val2_7_fu_607_p2 = (tmp_V_2_reg_846 + shl_ln1393_2_fu_600_p3);

assign p_Val2_8_fu_612_p2 = (tmp_V_3_reg_862 + phase0_V_3_reg_857);

assign p_Val2_9_fu_623_p2 = (tmp_V_3_reg_862 + shl_ln1393_3_fu_616_p3);

assign p_Val2_s_fu_564_p2 = (tmp_V_reg_814 + phase0_V_reg_809);

assign res_out_TVALID = regslice_both_res_out_V_data_V_U_vld_out;

assign select_ln80_fu_738_p3 = ((clear[0:0] == 1'b1) ? 168'd0 : p_Result_3_fu_722_p9);

assign shl_ln1393_1_fu_584_p3 = {{tmp_1_reg_836}, {10'd0}};

assign shl_ln1393_2_fu_600_p3 = {{tmp_2_reg_852}, {10'd0}};

assign shl_ln1393_3_fu_616_p3 = {{tmp_3_reg_868}, {10'd0}};

assign shl_ln1393_4_fu_632_p3 = {{tmp_4_reg_884}, {10'd0}};

assign shl_ln1393_5_fu_648_p3 = {{tmp_5_reg_900}, {10'd0}};

assign shl_ln1393_6_fu_664_p3 = {{tmp_6_reg_916}, {10'd0}};

assign shl_ln1393_7_fu_701_p3 = {{tmp_7_reg_932}, {10'd0}};

assign shl_ln_fu_568_p3 = {{trunc_ln1393_reg_820}, {10'd0}};

assign tmp_V_fu_341_p1 = accumulator_V_q1[20:0];

assign tones_address0 = zext_ln587_fu_324_p1;

assign trunc_ln1393_fu_345_p1 = tones_q0[10:0];

assign zext_ln587_1_fu_713_p1 = add_ln232_reg_942;

assign zext_ln587_fu_324_p1 = res_in_TUSER;


reg find_kernel_block = 0;
// synthesis translate_off
`include "resonator_ddc_control_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //resonator_ddc_control

