{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-378,-202",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/pcie_bridge/pcie_bridge_axi_aclk:true|/pcie_bridge/util_ds_buf_0_IBUF_OUT:true|/pcie_bridge/util_ds_buf_0_IBUF_DS_ODIV2:true|/pcie_bridge/pcie_bridge_axi_aresetn:true|/pcie_bridge/resetn_in_1:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 6 -x 1550 -y 80 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port M_AXI_B -pg 1 -lvl 6 -x 1550 -y 60 -defaultsOSRD
preplace port AXIS_RDMX -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port S_AXI_ABM -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_axi_aclk -pg 1 -lvl 6 -x 1550 -y 100 -defaultsOSRD
preplace port port-id_axi_aresetn -pg 1 -lvl 6 -x 1550 -y 120 -defaultsOSRD
preplace port port-id_resetn_in -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port port-id_pci_range_err_strb -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD -left
preplace port port-id_pause_pci -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus pci_base -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace portBus pci_size -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 4 -x 1010 -y 420 -swap {78 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 0 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 100L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir aclk left -pinY aclk 120L -pinDir aresetn left -pinY aresetn 140L
preplace inst axis_register_slice -pg 1 -lvl 1 -x 130 -y 480 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 0R -pinDir aclk right -pinY aclk 20R -pinDir aresetn left -pinY aresetn 20L
preplace inst axis_throttle -pg 1 -lvl 2 -x 370 -y 480 -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 20L -pinDir pause left -pinY pause 80L
preplace inst rdmx_to_pci -pg 1 -lvl 3 -x 690 -y 520 -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir pci_base left -pinBusY pci_base 140L -pinBusDir pci_size left -pinBusY pci_size 160L -pinDir pci_range_err_strb left -pinY pci_range_err_strb 180L
preplace inst system_ila -pg 1 -lvl 5 -x 1360 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 46 45} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 20L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 40L
preplace inst util_ds_buf -pg 1 -lvl 4 -x 1010 -y 240 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst pcie_bridge -pg 1 -lvl 5 -x 1360 -y 60 -swap {68 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 0 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 95 101 93 98 99 96 97 100 94 102 103 104 105} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 60L -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir sys_clk left -pinY sys_clk 180L -pinDir sys_clk_gt left -pinY sys_clk_gt 200L -pinDir sys_rst_n left -pinY sys_rst_n 80L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 80R -pinDir user_lnk_up right -pinY user_lnk_up 100R -pinDir axi_aclk right -pinY axi_aclk 40R -pinDir axi_aresetn right -pinY axi_aresetn 60R -pinDir axi_ctl_aresetn right -pinY axi_ctl_aresetn 120R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 160L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 140R -pinDir msi_enable right -pinY msi_enable 160R -pinBusDir msi_vector_width right -pinBusY msi_vector_width 180R -pinDir interrupt_out right -pinY interrupt_out 200R
preplace inst one -pg 1 -lvl 4 -x 1010 -y 140 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace netloc one_dout 1 4 1 N 140
preplace netloc pause_1 1 0 2 NJ 560 NJ
preplace netloc pci_base_1 1 0 3 NJ 660 NJ 660 NJ
preplace netloc pci_size_1 1 0 3 NJ 680 NJ 680 NJ
preplace netloc pcie_bridge_axi_aclk 1 1 5 240 620 500 440 860 620 1180 480 1530
preplace netloc pcie_bridge_axi_aresetn 1 5 1 NJ 120
preplace netloc rdmx_to_pci_pci_range_err 1 0 3 NJ 700 NJ 700 NJ
preplace netloc resetn_in_1 1 0 4 20 640 NJ 640 540 460 840J
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 4 1 N 240
preplace netloc util_ds_buf_0_IBUF_OUT 1 4 1 N 260
preplace netloc AXIS_IN_1 1 2 3 520 360 NJ 360 NJ
preplace netloc AXIS_IN_2 1 0 1 NJ 480
preplace netloc CLK_IN_D_0_1 1 0 4 NJ 240 NJ 240 NJ 240 NJ
preplace netloc S_AXI_ABM_1 1 0 4 NJ 420 NJ 420 NJ 420 NJ
preplace netloc axi_crossbar_0_M00_AXI 1 4 1 1160 120n
preplace netloc axis_register_slice_M_AXIS 1 1 1 N 480
preplace netloc pcie_bridge_M_AXI_B 1 5 1 NJ 60
preplace netloc pcie_bridge_pcie_mgt 1 5 1 NJ 80
preplace netloc rdmx_to_pci_M_AXI 1 3 1 N 520
levelinfo -pg 1 0 130 370 690 1010 1360 1550
pagesize -pg 1 -db -bbox -sgen -190 0 1690 760
",
   "No Loops_ScaleFactor":"0.944206",
   "No Loops_TopLeft":"-182,-79",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt_0 -pg 1 -lvl 3 -x 700 -y 80 -defaultsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace inst pcie_bridge -pg 1 -lvl 2 -x 510 -y 160 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 170 -y 170 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 170 -y 60 -defaultsOSRD
preplace netloc util_ds_buf_0_IBUF_DS_ODIV2 1 1 1 320 140n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 N 160
preplace netloc xlconstant_0_dout 1 1 1 330 60n
preplace netloc CLK_IN_D_0_1 1 0 1 N 170
preplace netloc pcie_bridge_pcie_mgt 1 2 1 N 80
levelinfo -pg 1 0 170 510 700
pagesize -pg 1 -db -bbox -sgen -130 0 840 320
"
}
0
