read_verilog ../top.v
proc
 sat -prove X 0  middle
