<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'Main'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial
     UART_impl1.ngd -o UART_impl1_map.ncd -pr UART_impl1.prf -mp UART_impl1.mrp
     -lpf
     C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/impl1/UART_impl1.lpf
     -lpf C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/UART.lpf -c 0 -gui
     -msgset C:/Users/Daniel/Desktop/Projects/FPGA/Lattice/RS232/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3L-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00a,  version:  Diamond (64-bit) 3.10.3.144
Mapped on:  03/10/19  20:03:33


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     36 out of  7485 (0%)
      PFU registers:           36 out of  6864 (1%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        28 out of  3432 (1%)
      SLICEs as Logic/ROM:     28 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          4 out of  3432 (0%)
   Number of LUT4s:         47 out of  6864 (1%)
      Number used as logic LUTs:         39
      Number used as distributed RAM:     0
      Number used as ripple logic:        8
      Number used as shift registers:     0
   Number of PIO sites used: 2 + 4(JTAG) out of 207 (3%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  4
     Net T_test_c: 21 loads, 21 rising, 0 falling (Driver:
     CompClock/CompPll/PLLInst_0 )

     Net CompUART/w_TX_DONE: 4 loads, 4 rising, 0 falling (Driver:
     CompUART/CompRS232/r_TX_Done_44 )
     Net CompUART/CompDataSelect/s_counter_2__N_84: 1 loads, 1 rising, 0 falling
     (Driver: CompUART/CompDataSelect/i649_2_lut_4_lut )
     Net CompClock/S_InternalClock: 1 loads, 1 rising, 0 falling (Driver:
     CompClock/Clock )
   Number of Clock Enables:  4
     Net CompUART/T_test_c_enable_10: 4 loads, 4 LSLICEs
     Net CompUART/CompRS232/T_test_c_enable_12: 2 loads, 2 LSLICEs
     Net CompUART/CompRS232/T_test_c_enable_4: 1 loads, 1 LSLICEs
     Net CompUART/CompRS232/T_test_c_enable_19: 5 loads, 5 LSLICEs
   Number of LSRs:  9
     Net CompUART/r_SM_Main_2: 2 loads, 2 LSLICEs
     Net CompUART/CompRS232/n453: 3 loads, 3 LSLICEs
     Net CompUART/CompRS232/n658: 1 loads, 1 LSLICEs
     Net CompUART/CompRS232/n445: 4 loads, 4 LSLICEs
     Net CompUART/CompDataSelect/s_counter_0: 2 loads, 2 LSLICEs
     Net CompUART/CompDataSelect/n764: 2 loads, 2 LSLICEs
     Net CompUART/CompDataSelect/n760: 1 loads, 1 LSLICEs
     Net CompUART/CompDataSelect/s_counter_2__N_88: 1 loads, 1 LSLICEs
     Net CompUART/CompDataSelect/s_counter_2__N_84: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net CompUART/r_SM_Main_2: 15 loads
     Net CompUART/r_SM_Main_1: 14 loads
     Net CompUART/CompRS232/r_SM_Main_0: 11 loads
     Net CompUART/CompDataSelect/s_counter_0: 9 loads
     Net CompUART/CompRS232/r_SM_Main_2_N_61_1: 8 loads
     Net CompUART/CompDataSelect/s_counter_1: 7 loads
     Net CompUART/CompRS232/r_Bit_Index_0: 7 loads
     Net CompUART/CompDataSelect/n764: 6 loads
     Net CompUART/CompRS232/r_Bit_Index_2: 5 loads
     Net CompUART/CompRS232/T_test_c_enable_19: 5 loads




   Number of warnings:  1
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Register CompUART/CompDataSelect/s_counter_2__N_84_I_0_set has a
     clock signal tied to GND.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| P_UART_TX           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| T_test              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal GND_net undriven or does not drive anything - clipped.
Signal n776 undriven or does not drive anything - clipped.
Signal CompUART/CompRS232/r_Clk_Count_99_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal CompUART/CompRS232/r_Clk_Count_99_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal CompUART/CompRS232/r_Clk_Count_99_add_4_7/CO undriven or does not drive
     anything - clipped.
Block i1 was optimized away.
Block m0_lut was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>
---------------

PLL 1:                                     Pin/Node Value
  PLL Instance Name:                                CompClock/CompPll/PLLInst_0
  PLL Type:                                         EHXPLLJ
  Input Clock:                             NODE     CompClock/S_InternalClock
  Output Clock(P):                         PIN,NODE T_test_c
  Output Clock(S):                                  NONE
  Output Clock(S2):                                 NONE
  Output Clock(S3):                                 NONE
  Feedback Signal:                         NODE     T_test_c
  Reset Signal:                                     NONE
  M Divider Reset Signal:                           NONE
  C Divider Reset Signal:                           NONE
  D Divider Reset Signal:                           NONE
  Standby Signal:                                   NONE
  PLL LOCK signal:                                  NONE
  PLL Data bus CLK Signal:                          NONE
  PLL Data bus Strobe Signal:                       NONE
  PLL Data bus Reset Signal:                        NONE
  PLL Data bus Write Enable Signal:                 NONE
  PLL Data bus Address0:                            NONE
  PLL Data bus Address1:                            NONE
  PLL Data bus Address2:                            NONE
  PLL Data bus Address3:                            NONE
  PLL Data bus Address4:                            NONE
  PLL Data In bus Data0:                            NONE
  PLL Data In bus Data1:                            NONE
  PLL Data In bus Data2:                            NONE
  PLL Data In bus Data3:                            NONE
  PLL Data In bus Data4:                            NONE
  PLL Data In bus Data5:                            NONE

  PLL Data In bus Data6:                            NONE
  PLL Data In bus Data7:                            NONE
  PLL Data bus Acknowledge:                         NONE
  PLL Data Out bus Data0:                           NONE
  PLL Data Out bus Data1:                           NONE
  PLL Data Out bus Data2:                           NONE
  PLL Data Out bus Data3:                           NONE
  PLL Data Out bus Data4:                           NONE
  PLL Data Out bus Data5:                           NONE
  PLL Data Out bus Data6:                           NONE
  PLL Data Out bus Data7:                           NONE
  Input Clock Frequency (MHz):                      133.0000
  Output Clock(P) Frequency (MHz):                  10.2308
  Output Clock(S) Frequency (MHz):                  NA
  Output Clock(S2) Frequency (MHz):                 NA
  Output Clock(S3) Frequency (MHz):                 NA
  CLKOP Post Divider A Input:                       DIVA
  CLKOS Post Divider B Input:                       DIVB
  CLKOS2 Post Divider C Input:                      DIVC
  CLKOS3 Post Divider D Input:                      DIVD
  Pre Divider A Input:                              VCO_PHASE
  Pre Divider B Input:                              VCO_PHASE
  Pre Divider C Input:                              VCO_PHASE
  Pre Divider D Input:                              VCO_PHASE
  VCO Bypass A Input:                               VCO_PHASE
  VCO Bypass B Input:                               VCO_PHASE
  VCO Bypass C Input:                               VCO_PHASE
  VCO Bypass D Input:                               VCO_PHASE
  FB_MODE:                                          CLKOP
  CLKI Divider:                                     13
  CLKFB Divider:                                    1
  CLKOP Divider:                                    49
  CLKOS Divider:                                    4
  CLKOS2 Divider:                                   1
  CLKOS3 Divider:                                   1
  Fractional N Divider:                             0
  CLKOP Desired Phase Shift(degree):                0
  CLKOP Trim Option Rising/Falling:                 RISING
  CLKOP Trim Option Delay:                          0
  CLKOS Desired Phase Shift(degree):                0
  CLKOS Trim Option Rising/Falling:                 RISING
  CLKOS Trim Option Delay:                          0
  CLKOS2 Desired Phase Shift(degree):               0
  CLKOS3 Desired Phase Shift(degree):               0

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                CompClock/Clock
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     CompClock/S_InternalClock
  OSC Nominal Frequency (MHz):                      133.00





<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: CompClock/Clock
         Type: OSCH
Instance Name: CompClock/CompPll/PLLInst_0
         Type: EHXPLLJ



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'n761'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'n761' via the GSR component.

     Type and number of components of the type: 
   Register = 34 

     Type and instance name of component: 
   Register : CompUART/CompRS232/r_TX_Data_i0
   Register : CompUART/CompRS232/r_Bit_Index_i0
   Register : CompUART/CompRS232/o_TX_Serial_43
   Register : CompUART/CompRS232/r_SM_Main_i0
   Register : CompUART/CompRS232/r_TX_Done_44
   Register : CompUART/CompRS232/r_TX_Data_i4
   Register : CompUART/CompRS232/r_SM_Main_i1
   Register : CompUART/CompRS232/r_SM_Main_i2
   Register : CompUART/CompRS232/r_TX_Data_i7
   Register : CompUART/CompRS232/r_TX_Data_i5
   Register : CompUART/CompRS232/r_TX_Data_i3
   Register : CompUART/CompRS232/r_TX_Data_i2
   Register : CompUART/CompRS232/r_TX_Data_i1
   Register : CompUART/CompRS232/r_Bit_Index_i2
   Register : CompUART/CompRS232/r_Bit_Index_i1
   Register : CompUART/CompRS232/r_Clk_Count_99__i1
   Register : CompUART/CompRS232/r_Clk_Count_99__i4
   Register : CompUART/CompRS232/r_Clk_Count_99__i5
   Register : CompUART/CompRS232/r_Clk_Count_99__i6
   Register : CompUART/CompRS232/r_Clk_Count_99__i2
   Register : CompUART/CompRS232/r_Clk_Count_99__i3
   Register : CompUART/CompRS232/r_Clk_Count_99__i0
   Register : CompUART/CompDataSelect/s_data_i7
   Register : CompUART/CompDataSelect/s_data_i6
   Register : CompUART/CompDataSelect/s_data_i1
   Register : CompUART/CompDataSelect/s_tx_done_35

   Register : CompUART/CompDataSelect/s_counter_i0
   Register : CompUART/CompDataSelect/s_counter_i2_set
   Register : CompUART/CompDataSelect/s_data_i5
   Register : CompUART/CompDataSelect/s_data_i4
   Register : CompUART/CompDataSelect/s_data_i3
   Register : CompUART/CompDataSelect/s_data_i2
   Register : CompUART/CompDataSelect/s_counter_i1
   Register : CompUART/CompDataSelect/s_counter_2__N_84_I_0_set



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        











































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
