-- VHDL test case input
procedure Procedure_1 (variable X, Y: inout Real)
