Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Thu Jun 14 19:34:58 2018
| Host             : eadric-PC running 64-bit Deepin 15.5
| Command          : report_power -file cpu_power_routed.rpt -pb cpu_power_summary_routed.pb -rpx cpu_power_routed.rpx
| Design           : cpu
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 40.679 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 40.193                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    14.428 |     2704 |       --- |             --- |
|   LUT as Logic           |    13.160 |     1412 |     20800 |            6.79 |
|   LUT as Distributed RAM |     0.533 |       48 |      9600 |            0.50 |
|   F7/F8 Muxes            |     0.404 |      321 |     32600 |            0.98 |
|   CARRY4                 |     0.165 |       33 |      8150 |            0.40 |
|   Register               |     0.135 |      683 |     41600 |            1.64 |
|   BUFG                   |     0.030 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |       23 |       --- |             --- |
| Signals                  |    18.076 |     1824 |       --- |             --- |
| I/O                      |     7.689 |       17 |       106 |           16.04 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    40.679 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    32.861 |      32.520 |      0.341 |
| Vccaux    |       1.800 |     0.335 |       0.281 |      0.053 |
| Vcco33    |       3.300 |     2.173 |       2.172 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| cpu                             |    40.193 |
|   IR_0                          |     0.640 |
|     inst                        |     0.640 |
|   addBranch_0                   |     0.359 |
|     inst                        |     0.359 |
|   add_0                         |     0.240 |
|     inst                        |     0.240 |
|   alu_0                         |     8.161 |
|     inst                        |     8.161 |
|   clk_divide_0                  |     0.095 |
|     inst                        |     0.095 |
|   clock_0                       |     0.044 |
|     inst                        |     0.044 |
|   ctrlUnit_0                    |     0.567 |
|     inst                        |     0.567 |
|   dataMem_0                     |    14.352 |
|     inst                        |    14.352 |
|   four_0                        |     0.000 |
|   insMem_0                      |     1.319 |
|   jExtend_0                     |     0.000 |
|   lShift2_0                     |     0.000 |
|   led_0                         |     0.043 |
|     inst                        |     0.043 |
|   lshift2_26_0                  |     0.000 |
|   pc_0                          |     0.349 |
|     inst                        |     0.349 |
|   pick21_32_0                   |     0.920 |
|     inst                        |     0.920 |
|   pick21_32_1                   |     0.445 |
|     inst                        |     0.445 |
|   pick21_32_5_0                 |     1.105 |
|     inst                        |     1.105 |
|   pick41_0                      |     0.274 |
|     inst                        |     0.274 |
|   pick_data_0                   |     0.069 |
|     inst                        |     0.069 |
|   regFile_0                     |     3.265 |
|     inst                        |     3.265 |
|       regFile_reg_r1_0_31_0_5   |     0.075 |
|       regFile_reg_r1_0_31_12_17 |     0.072 |
|       regFile_reg_r1_0_31_18_23 |     0.067 |
|       regFile_reg_r1_0_31_24_29 |     0.063 |
|       regFile_reg_r1_0_31_30_31 |     0.023 |
|       regFile_reg_r1_0_31_6_11  |     0.071 |
|       regFile_reg_r2_0_31_0_5   |     0.074 |
|       regFile_reg_r2_0_31_12_17 |     0.066 |
|       regFile_reg_r2_0_31_18_23 |     0.065 |
|       regFile_reg_r2_0_31_24_29 |     0.062 |
|       regFile_reg_r2_0_31_30_31 |     0.022 |
|       regFile_reg_r2_0_31_6_11  |     0.066 |
|   show_0                        |     0.158 |
|     inst                        |     0.158 |
|   szExtend_0                    |     0.024 |
|   transtate_0                   |     0.011 |
|     inst                        |     0.011 |
+---------------------------------+-----------+


