#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar  2 20:03:21 2022
# Process ID: 24056
# Current directory: C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33140 C:\Users\doinc\Desktop\my_ldpc\ldpc_fifo\ldpc_fifo.xpr
# Log file: C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/vivado.log
# Journal file: C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/doinc/desktop/my_ldpc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/fpga/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 902.004 ; gain = 180.098
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/doinc/desktop/my_ldpc -vendor gpnewtech.com -library userdefine -taxonomy /userdefine_lib -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/my_ldpc/fifo_contral.v'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst_n' as interface 'rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::add_bus_interface clk [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value clk [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 20:06:26 2022...
