============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:07:31 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-5 ps) Setup Check with Pin out_q_reg[4]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[4]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=     144                  
      Launch Clock:-       0                  
         Data Path:-     148                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  in2_q_reg[1]/CK -       -     R     (arrival)       32    -     0     0       0    (-,-) 
  in2_q_reg[1]/Q  -       CK->Q F     DFFRHQX4LVT      3 10.5    15    42      42    (-,-) 
  g6418/Y         -       A->Y  R     NOR2X4LVT        3  7.0    20    16      58    (-,-) 
  g78/Y           -       A0->Y F     OAI21X4LVT       1  4.7    19    16      74    (-,-) 
  g77/Y           -       B->Y  R     NAND2X6LVT       1  5.9    10     8      82    (-,-) 
  g76/Y           -       B->Y  F     NAND2X8LVT       4 11.7    18    13      96    (-,-) 
  fopt6396/Y      -       A->Y  R     INVX4LVT         3  9.2    15    12     107    (-,-) 
  g5816__6486/Y   -       A1->Y F     OAI22X4LVT       1  3.8    20    16     123    (-,-) 
  g5796__1617/Y   -       A1->Y R     AOI21X4LVT       1  3.8    17    13     136    (-,-) 
  g15/Y           -       B0->Y F     OAI21X4LVT       1  2.0    15    12     148    (-,-) 
  out_q_reg[4]/D  <<<     -     F     DFFRHQX1LVT      1    -     -     0     148    (-,-) 
#------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:08:19 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-34 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[3]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      11                  
       Uncertainty:-     100                  
     Required Time:=     139                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=     -34                  

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  in2_q_reg[3]/CK -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  in2_q_reg[3]/Q  -       CK->Q F     DFFRHQX8LVT      3 13.4    12    43      43    (-,-) 
  g17654/Y        -       A->Y  R     CLKINVX8LVT      2 11.4    10     9      52    (-,-) 
  g17655/Y        -       B->Y  F     NOR2X8LVT        2  6.7    10     7      60    (-,-) 
  g17668/Y        -       B->Y  R     NOR2X6LVT        1  4.8    12    10      70    (-,-) 
  g30/Y           -       B->Y  F     NAND2X6LVT       1  4.9    12    10      80    (-,-) 
  g17660/Y        -       A->Y  R     NOR3X6LVT        1  6.1    22    20      99    (-,-) 
  g17096/Y        -       A->Y  F     NOR2X8LVT        8 14.1    15    12     111    (-,-) 
  g400/Y          -       B->Y  R     NOR2X2LVT        2  5.3    28    20     131    (-,-) 
  g399/Y          -       A->Y  F     INVX3LVT         1  3.8    11     9     140    (-,-) 
  g452/Y          -       A2->Y R     AOI31X4LVT       1  3.8    19    14     153    (-,-) 
  g451/Y          -       B->Y  F     NAND2X4LVT       1  3.7    14    11     165    (-,-) 
  g17658/Y        -       B->Y  R     NAND3X4LVT       1  2.1    13     8     173    (-,-) 
  out_q_reg[15]/D <<<     -     R     DFFRHQX1LVT      1    -     -     0     173    (-,-) 
#------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:10:01 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-56 ps) Setup Check with Pin out_q_reg[26]/CK->D
          Group: clock
     Startpoint: (R) in1_q_reg[5]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[26]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      11                  
       Uncertainty:-     100                  
     Required Time:=     139                  
      Launch Clock:-       0                  
         Data Path:-     194                  
             Slack:=     -56                  

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  in1_q_reg[5]/CK -       -     R     (arrival)      104    -     0     0       0    (-,-) 
  in1_q_reg[5]/Q  -       CK->Q R     DFFRX4LVT        3  9.1    17    47      47    (-,-) 
  g21510/Y        -       AN->Y R     NAND2BX1LVT      1  3.9    23    21      68    (-,-) 
  g21637/Y        -       B->Y  F     NAND3X4LVT       1  3.8    21    18      86    (-,-) 
  g429/Y          -       A->Y  R     NOR2X4LVT        1  6.3    20    16     102    (-,-) 
  g22332/Y        -       B->Y  F     NOR2X8LVT        2  8.2    12     8     110    (-,-) 
  g22438/Y        -       B->Y  R     NOR2X8LVT        3 10.3    17    13     123    (-,-) 
  g19624__20730/Y -       B->Y  F     NOR2X8LVT        6 15.6    15    10     134    (-,-) 
  g24243/Y        -       B->Y  R     NOR2X8LVT        4 11.7    19    14     148    (-,-) 
  g24246/Y        -       A1->Y F     AOI21X4LVT       2  6.6    23    18     165    (-,-) 
  g22104/Y        -       A->Y  R     CLKINVX4LVT      1  3.9     9     8     173    (-,-) 
  g22103/Y        -       B1->Y F     OAI22X4LVT       1  3.7    24    14     187    (-,-) 
  g22100/Y        -       C->Y  R     NAND3X4LVT       1  2.1    12     8     194    (-,-) 
  out_q_reg[26]/D <<<     -     R     DFFRHQX1LVT      1    -     -     0     194    (-,-) 
#------------------------------------------------------------------------------------------

