
---------- Begin Simulation Statistics ----------
final_tick                                 1144320800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148896                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   260505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.73                       # Real time elapsed on the host
host_tick_rate                               77697440                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2192909                       # Number of instructions simulated
sim_ops                                       3836687                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001144                       # Number of seconds simulated
sim_ticks                                  1144320800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               463211                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25608                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            490907                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             251788                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          463211                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           211423                       # Number of indirect misses.
system.cpu.branchPred.lookups                  521644                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13418                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13074                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2515346                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2021668                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25712                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     371437                       # Number of branches committed
system.cpu.commit.bw_lim_events                633637                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          921533                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2192909                       # Number of instructions committed
system.cpu.commit.committedOps                3836687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2445775                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.568700                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722093                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1182113     48.33%     48.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       201534      8.24%     56.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       184868      7.56%     64.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       243623      9.96%     74.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       633637     25.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2445775                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      83283                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11410                       # Number of function calls committed.
system.cpu.commit.int_insts                   3773491                       # Number of committed integer instructions.
system.cpu.commit.loads                        520846                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21548      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3014149     78.56%     79.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2765      0.07%     79.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37722      0.98%     80.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3280      0.09%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.16%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12827      0.33%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           13752      0.36%     81.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          10028      0.26%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1229      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          500534     13.05%     94.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         178696      4.66%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20312      0.53%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12367      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3836687                       # Class of committed instruction
system.cpu.commit.refs                         711909                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2192909                       # Number of Instructions Simulated
system.cpu.committedOps                       3836687                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.304570                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.304570                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7678                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33465                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49210                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4406                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1039834                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4986542                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   321080                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1220498                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25784                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90486                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      608013                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2019                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      211922                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      521644                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    264682                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2315000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4855                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2993562                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           712                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   51568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.182342                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             356036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             265206                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.046406                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2697682                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.954562                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1264837     46.89%     46.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    84124      3.12%     50.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62466      2.32%     52.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    81288      3.01%     55.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1204967     44.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2697682                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    139460                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    76261                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    230710400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    230710400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    230710000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    230710000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    230710000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    230710000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8878800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8878400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       622000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       622000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5225200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5203600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5323600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5394000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     83561200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     83562400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     83528400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     83607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1759913200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                30403                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   403113                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.534846                       # Inst execution rate
system.cpu.iew.exec_refs                       821497                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     211859                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  704331                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                642339                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                945                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               544                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               223430                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4758169                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                609638                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36820                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4390892                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3310                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9184                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25784                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15373                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42391                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       121491                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32366                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             85                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21993                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8410                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6074035                       # num instructions consuming a value
system.cpu.iew.wb_count                       4367610                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570212                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3463490                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.526708                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4374954                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6783043                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3753485                       # number of integer regfile writes
system.cpu.ipc                               0.766536                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.766536                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27929      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3460653     78.16%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2789      0.06%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41604      0.94%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4966      0.11%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.03%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7002      0.16%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17022      0.38%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                15734      0.36%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               10696      0.24%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2412      0.05%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               593896     13.41%     94.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              200780      4.53%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27014      0.61%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13960      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4427715                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  102295                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              206043                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        98470                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             149063                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4297491                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11366692                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4269140                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5530660                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4757030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4427715                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1139                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          921471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19626                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            397                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1366368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2697682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.641304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.666640                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1196286     44.34%     44.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              190340      7.06%     51.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              320627     11.89%     63.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              365595     13.55%     76.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              624834     23.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2697682                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.547718                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      264801                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           369                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             14386                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5121                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               642339                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              223430                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1665078                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2860803                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  854966                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5203523                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              340                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47275                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   372737                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13230                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4551                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12803525                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4907776                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6647941                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1250630                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75269                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25784                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173689                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1444395                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            179104                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7762743                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19876                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                883                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    209305                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            936                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6570358                       # The number of ROB reads
system.cpu.rob.rob_writes                     9769285                       # The number of ROB writes
system.cpu.timesIdled                            1610                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38236                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              430                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          675                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            676                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              108                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1347                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8148                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1388                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1388                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12228                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       957632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       957632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  957632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13616                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13616    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13616                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11424003                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29521397                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17625                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4139                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23918                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                977                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2133                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2133                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17625                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8344                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49647                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57991                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       183552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1259456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1443008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10559                       # Total snoops (count)
system.l2bus.snoopTraffic                       86400                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30314                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014581                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119869                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29872     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      442      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30314                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20269599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18900916                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3440799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       261083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           261083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       261083                       # number of overall hits
system.cpu.icache.overall_hits::total          261083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3598                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3598                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3598                       # number of overall misses
system.cpu.icache.overall_misses::total          3598                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178454400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178454400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178454400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178454400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       264681                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       264681                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       264681                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       264681                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013594                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013594                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013594                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013594                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49598.221234                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49598.221234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49598.221234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49598.221234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          731                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          731                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          731                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          731                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2867                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2867                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2867                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2867                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    142738000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142738000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    142738000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142738000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010832                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010832                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010832                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010832                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49786.536449                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49786.536449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49786.536449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49786.536449                       # average overall mshr miss latency
system.cpu.icache.replacements                   2611                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       261083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          261083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3598                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3598                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178454400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178454400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       264681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       264681                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49598.221234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49598.221234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          731                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          731                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    142738000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142738000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49786.536449                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49786.536449                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.572129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              240181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2611                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.988127                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.572129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            532229                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           532229                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       720109                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           720109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       720109                       # number of overall hits
system.cpu.dcache.overall_hits::total          720109                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35502                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35502                       # number of overall misses
system.cpu.dcache.overall_misses::total         35502                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1739234000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1739234000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1739234000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1739234000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       755611                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       755611                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       755611                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       755611                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046984                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046984                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046984                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046984                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48989.747057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48989.747057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48989.747057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48989.747057                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27499                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.010767                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   166.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1757                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2790                       # number of writebacks
system.cpu.dcache.writebacks::total              2790                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22782                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22782                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22782                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22782                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12720                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16891                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    586943600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    586943600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    586943600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242125611                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829069211                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016834                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016834                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016834                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022354                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46143.364780                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46143.364780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46143.364780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58049.774874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49083.488899                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15867                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       531156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          531156                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1631750400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1631750400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       564486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       564486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48957.407741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48957.407741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    482387600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    482387600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45564.144706                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45564.144706                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       188953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         188953                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107483600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107483600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191125                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49486.003683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49486.003683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2133                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104556000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104556000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011160                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49018.284107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49018.284107                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4171                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4171                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242125611                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242125611                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58049.774874                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58049.774874                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.333170                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              636121                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15867                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.090817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   757.422442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   221.910728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.739670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.206055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1528113                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1528113                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             913                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4949                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          834                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6696                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            913                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4949                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          834                       # number of overall hits
system.l2cache.overall_hits::total               6696                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1953                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7769                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3337                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13059                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1953                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7769                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3337                       # number of overall misses
system.l2cache.overall_misses::total            13059                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131598800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    529822000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232847412                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    894268212                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131598800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    529822000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232847412                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    894268212                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2866                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12718                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4171                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19755                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2866                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12718                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4171                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19755                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.681438                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610866                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800048                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661048                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.681438                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610866                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800048                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661048                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67382.898105                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68196.936543                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69777.468385                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68479.072823                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67382.898105                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68196.936543                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69777.468385                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68479.072823                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1347                       # number of writebacks
system.l2cache.writebacks::total                 1347                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             17                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            17                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1953                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7758                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3331                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13042                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1953                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7758                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3331                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          574                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13616                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    115974800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    467466000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    205884217                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    789325017                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    115974800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    467466000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    205884217                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34349062                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    823674079                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.681438                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610002                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.798609                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.660187                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.681438                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610002                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.798609                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689243                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59382.898105                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60255.993813                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61808.531072                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60521.777105                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59382.898105                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60255.993813                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61808.531072                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59841.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60493.102159                       # average overall mshr miss latency
system.l2cache.replacements                      9579                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2792                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2792                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2792                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2792                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          574                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          574                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34349062                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34349062                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59841.571429                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59841.571429                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          741                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              741                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1392                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1392                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     95713600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     95713600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2133                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2133                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.652602                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.652602                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68759.770115                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68759.770115                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1388                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1388                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     84531600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     84531600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.650727                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.650727                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60901.729107                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60901.729107                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          913                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4208                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          834                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5955                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1953                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6377                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3337                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11667                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131598800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434108400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232847412                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798554612                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2866                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10585                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4171                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17622                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.681438                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.602456                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800048                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.662070                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67382.898105                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68074.078720                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69777.468385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68445.582583                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1953                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6370                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3331                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11654                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    115974800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    382934400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    205884217                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704793417                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.681438                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601795                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.798609                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.661332                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59382.898105                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60115.290424                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61808.531072                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60476.524541                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3728.950507                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26193                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9579                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.734419                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.860905                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   307.557007                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2372.845181                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.114568                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.572846                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003140                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.075087                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.579308                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217557                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035296                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910388                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1073                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3023                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          967                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2283                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.261963                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.738037                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               319475                       # Number of tag accesses
system.l2cache.tags.data_accesses              319475                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1144320800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          496512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              871424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86208                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86208                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1953                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7758                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3331                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          574                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13616                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1347                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1347                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          109228112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          433892314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    186297409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32102886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              761520720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     109228112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         109228112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        75335518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              75335518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        75335518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         109228112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         433892314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    186297409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32102886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             836856238                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1187481200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4262864                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                  7374772                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.54                       # Real time elapsed on the host
host_tick_rate                               79523521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2313306                       # Number of instructions simulated
sim_ops                                       4002449                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    43160400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 4494                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               163                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4485                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3791                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4494                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              703                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4589                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      50                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          112                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    376256                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   102362                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               163                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4008                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15079                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3045                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               120397                       # Number of instructions committed
system.cpu.commit.committedOps                 165762                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       105441                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.572083                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.254334                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        13863     13.15%     13.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        58493     55.47%     68.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7065      6.70%     75.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10941     10.38%     85.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15079     14.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       105441                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    165487                       # Number of committed integer instructions.
system.cpu.commit.loads                         11405                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          108      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           146492     88.37%     88.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.03%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.01%     88.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.02%     88.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.02%     88.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.02%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.03%     88.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.02%     88.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.02%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           11283      6.81%     95.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7414      4.47%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.07%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            165762                       # Class of committed instruction
system.cpu.commit.refs                          18891                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      120397                       # Number of Instructions Simulated
system.cpu.committedOps                        165762                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.896210                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.896210                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 52608                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 170290                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10841                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     20401                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    165                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 22307                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       11705                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7588                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        4589                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7862                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         97752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    31                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         124238                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     330                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.042530                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               8405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3841                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.151407                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             106322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.623624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.872984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    57599     54.17%     54.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3680      3.46%     57.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3735      3.51%     61.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3755      3.53%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37553     35.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               106322                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       790                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      482                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9864400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9864800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9864800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9864800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9864800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1934000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1932400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1934000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1933200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       67093600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  193                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4154                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.554684                       # Inst execution rate
system.cpu.iew.exec_refs                        19287                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7588                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1904                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 11845                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                31                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 7615                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              168807                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 11699                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               178                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                167752                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    165                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              503                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          440                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          130                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             49                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    439559                       # num instructions consuming a value
system.cpu.iew.wb_count                        167661                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.340368                       # average fanout of values written-back
system.cpu.iew.wb_producers                    149612                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.553841                       # insts written-back per cycle
system.cpu.iew.wb_sent                         167696                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   367738                       # number of integer regfile reads
system.cpu.int_regfile_writes                  155424                       # number of integer regfile writes
system.cpu.ipc                               1.115810                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.115810                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               196      0.12%      0.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                147971     88.11%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    55      0.03%     88.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  47      0.03%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.02%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.02%     88.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.05%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   85      0.05%     88.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.02%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 55      0.03%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                11530      6.87%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7517      4.48%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             206      0.12%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             80      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 167930                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     665                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1339                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          621                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1180                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 167069                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             440924                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       167040                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            170674                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     168786                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    167930                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                81                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3525                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        106322                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.579447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.975868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17085     16.07%     16.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               28324     26.64%     42.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45939     43.21%     85.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               12168     11.44%     97.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2806      2.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          106322                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.556334                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        7862                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              7222                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7162                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                11845                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7615                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27592                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           107901                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   13675                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                256075                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  36479                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    19869                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                779009                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 169856                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              261007                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     32949                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    439                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    165                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 39318                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4931                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1194                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           371188                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     65620                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       259169                       # The number of ROB reads
system.cpu.rob.rob_writes                      338496                       # The number of ROB writes
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           60                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            120                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            67                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 33                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                33                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      33    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  33                       # Request fanout histogram
system.membus.reqLayer2.occupancy               33200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy              70000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  60                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            17                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                78                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             60                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                35                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 95                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.021053                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.144321                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       93     97.89%     97.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      2.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   95                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                58400                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        43160400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7830                       # number of overall hits
system.cpu.icache.overall_hits::total            7830                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           32                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           32                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1360400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1360400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1360400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1360400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42512.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42512.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42512.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42512.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1223200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1223200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1223200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1223200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003561                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003561                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003561                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003561                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43685.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43685.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43685.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43685.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7830                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           32                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1360400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1360400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42512.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42512.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1223200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1223200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003561                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43685.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43685.714286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.407407                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15751                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        18630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            18630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        18630                       # number of overall hits
system.cpu.dcache.overall_hits::total           18630                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           51                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           51                       # number of overall misses
system.cpu.dcache.overall_misses::total            51                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2185200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2185200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2185200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2185200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        18681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        18681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        18681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        18681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002730                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002730                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002730                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42847.058824                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42847.058824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42847.058824                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42847.058824                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1262800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1262800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1262800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1262800                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001767                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38266.666667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38266.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38266.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38266.666667                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2185200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2185200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42847.058824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42847.058824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1262800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1262800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002948                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38266.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38266.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         7486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2557                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.484848                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   820.751717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   203.248283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801515                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.198485                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             37395                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            37395                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                33                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               33                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1106800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1079600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2186400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1106800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1079600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2186400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              60                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             60                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.629630                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.484848                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.550000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.629630                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.484848                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.550000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65105.882353                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        67475                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66254.545455                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65105.882353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        67475                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66254.545455                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       970800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       951600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1922400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       970800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       951600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1922400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.629630                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.484848                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.550000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.629630                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.484848                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.550000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57105.882353                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        59475                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58254.545455                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57105.882353                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        59475                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58254.545455                       # average overall mshr miss latency
system.l2cache.replacements                        35                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1106800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1079600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2186400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.629630                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.484848                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.550000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65105.882353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        67475                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66254.545455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       970800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       951600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1922400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.629630                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.484848                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.550000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57105.882353                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        59475                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58254.545455                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    106                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   35                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.028571                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.961882                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1040.243353                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1953.584184                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   920.210582                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          145                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009024                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.253966                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476949                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224661                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1068                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3028                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1058                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2660                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.260742                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.739258                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  995                       # Number of tag accesses
system.l2cache.tags.data_accesses                 995                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     43160400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           25208293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           23725452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               48933745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      25208293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          25208293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5931363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5931363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5931363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          25208293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          23725452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              54865108                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1261200800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2277555                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  3969559                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.09                       # Real time elapsed on the host
host_tick_rate                               67786252                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2476160                       # Number of instructions simulated
sim_ops                                       4316819                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000074                       # Number of seconds simulated
sim_ticks                                    73719600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                33290                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1283                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             32910                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16159                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           33290                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            17131                       # Number of indirect misses.
system.cpu.branchPred.lookups                   38353                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2589                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1022                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    185546                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   108699                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1310                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33307                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50827                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           26129                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               162854                       # Number of instructions committed
system.cpu.commit.committedOps                 314370                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       154013                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.041191                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.654337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        43881     28.49%     28.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25241     16.39%     44.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16371     10.63%     55.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17693     11.49%     67.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        50827     33.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       154013                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      12113                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2394                       # Number of function calls committed.
system.cpu.commit.int_insts                    305203                       # Number of committed integer instructions.
system.cpu.commit.loads                         38932                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1358      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           239384     76.15%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1503      0.48%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.07%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            532      0.17%     77.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.07%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.03%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1743      0.55%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1824      0.58%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3692      1.17%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.04%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           37073     11.79%     91.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          23915      7.61%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1859      0.59%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          812      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            314370                       # Class of committed instruction
system.cpu.commit.refs                          63659                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      162854                       # Number of Instructions Simulated
system.cpu.committedOps                        314370                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.131682                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.131682                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           69                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          194                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          337                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            27                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 22058                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 350332                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    39576                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     96475                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1326                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2128                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       41533                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            97                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       25708                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       38353                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     28534                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        120531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   453                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         185360                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           181                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2652                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.208102                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              39487                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              18748                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.005757                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             161563                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.221920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.874680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    59575     36.87%     36.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11217      6.94%     43.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4558      2.82%     46.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6205      3.84%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    80008     49.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               161563                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     20067                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10813                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     16821600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     16821600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     16821600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     16821200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     16821200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     16821200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       358000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       358000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        86400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        86800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        86800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        86400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       751600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       803600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       801600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       803200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      6794800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      6772400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      6796800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      6750400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      132265200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1605                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    34517                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.793694                       # Inst execution rate
system.cpu.iew.exec_refs                        67159                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      25640                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11669                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 42776                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                42                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                26416                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              340473                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 41519                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1895                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                330576                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   506                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1326                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   566                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3513                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3846                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1689                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1382                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            223                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    374456                       # num instructions consuming a value
system.cpu.iew.wb_count                        329639                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620917                       # average fanout of values written-back
system.cpu.iew.wb_producers                    232506                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.788610                       # insts written-back per cycle
system.cpu.iew.wb_sent                         330014                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   495459                       # number of integer regfile reads
system.cpu.int_regfile_writes                  259760                       # number of integer regfile writes
system.cpu.ipc                               0.883640                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.883640                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1808      0.54%      0.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                252319     75.89%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1504      0.45%     76.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   286      0.09%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 630      0.19%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.07%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  149      0.04%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1890      0.57%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1932      0.58%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3729      1.12%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                200      0.06%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                39726     11.95%     91.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               24924      7.50%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2207      0.66%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            928      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 332468                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   13112                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               26279                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        12895                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              15033                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 317548                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             800738                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       316744                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            351570                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     340144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    332468                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 329                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           26113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               515                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            200                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        161563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.057823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.557698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42830     26.51%     26.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               20565     12.73%     39.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               25154     15.57%     54.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               30461     18.85%     73.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               42553     26.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          161563                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.803960                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       28566                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            63                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1141                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              865                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                42776                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26416                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  137857                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           184299                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   13887                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                362568                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    745                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    41006                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    609                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   398                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                887147                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 347004                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              399826                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     96983                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3884                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1326                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5971                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    37282                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             21514                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           522725                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2390                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4344                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       443685                       # The number of ROB reads
system.cpu.rob.rob_writes                      688594                       # The number of ROB writes
system.cpu.timesIdled                             309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           48                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1809                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               48                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              427                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           419                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        33344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        33344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   33344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               488                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     488    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 488                       # Request fanout histogram
system.membus.reqLayer2.occupancy              432039                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1050661                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 825                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           149                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1253                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 79                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                79                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            826                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1618                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1095                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2713                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    65280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               498                       # Total snoops (count)
system.l2bus.snoopTraffic                        2112                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1403                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036351                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.187228                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1352     96.36%     96.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      3.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1403                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              438399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               832350                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              647199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        73719600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        27875                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            27875                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        27875                       # number of overall hits
system.cpu.icache.overall_hits::total           27875                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          659                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            659                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          659                       # number of overall misses
system.cpu.icache.overall_misses::total           659                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26176400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26176400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26176400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26176400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        28534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        28534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        28534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        28534                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39721.396055                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39721.396055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39721.396055                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39721.396055                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          539                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          539                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          539                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          539                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20717200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20717200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20717200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20717200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018890                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018890                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018890                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018890                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38436.363636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38436.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38436.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38436.363636                       # average overall mshr miss latency
system.cpu.icache.replacements                    539                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        27875                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           27875                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          659                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           659                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26176400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26176400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        28534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        28534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39721.396055                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39721.396055                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          539                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          539                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20717200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20717200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018890                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38436.363636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38436.363636                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               58787                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               795                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.945912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             57607                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            57607                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62186                       # number of overall hits
system.cpu.dcache.overall_hits::total           62186                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          555                       # number of overall misses
system.cpu.dcache.overall_misses::total           555                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24754800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24754800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24754800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24754800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        62741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        62741                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        62741                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        62741                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008846                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008846                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008846                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008846                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44603.243243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44603.243243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44603.243243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44603.243243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                39                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.dcache.writebacks::total               116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           48                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14236000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3153550                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17389550                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005818                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44908.517350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44908.517350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44908.517350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65698.958333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47642.602740                       # average overall mshr miss latency
system.cpu.dcache.replacements                    365                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        37470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           37470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19728000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19728000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        37946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        37946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41445.378151                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41445.378151                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9272400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9272400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38959.663866                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38959.663866                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        24716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          24716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           79                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5026800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5026800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        24795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63630.379747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63630.379747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4963600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4963600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62830.379747                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62830.379747                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           48                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           48                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3153550                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3153550                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65698.958333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 65698.958333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              179536                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.255580                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   844.665772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   179.334228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.824869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.175131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          157                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          867                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          595                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.153320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.846680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            125847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           125847                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             279                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             129                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 416                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            279                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            129                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                416                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           261                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           188                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               489                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          261                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          188                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           40                       # number of overall misses
system.l2cache.overall_misses::total              489                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17722800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12755200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3061560                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     33539560                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17722800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12755200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3061560                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     33539560                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          540                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          317                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           48                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             905                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          540                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          317                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           48                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            905                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.483333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.593060                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.540331                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.483333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.593060                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.540331                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67903.448276                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67846.808511                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        76539                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68588.057260                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67903.448276                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67846.808511                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        76539                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68588.057260                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             33                       # number of writebacks
system.l2cache.writebacks::total                   33                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          261                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          188                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          261                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          188                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15642800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11251200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2741560                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     29635560                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15642800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11251200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2741560                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     29635560                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.483333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.593060                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.540331                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.483333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.593060                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.540331                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59934.099617                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59846.808511                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        68539                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60604.417178                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59934.099617                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59846.808511                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        68539                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60604.417178                       # average overall mshr miss latency
system.l2cache.replacements                       498                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          116                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          116                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          116                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          116                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           69                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             69                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      4782800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      4782800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           79                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           79                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.873418                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.873418                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69315.942029                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69315.942029                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           69                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           69                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4230800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      4230800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.873418                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.873418                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61315.942029                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61315.942029                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          279                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          119                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          406                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          261                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          420                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17722800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7972400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3061560                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28756760                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          540                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          238                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          826                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.483333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.833333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.508475                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67903.448276                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66994.957983                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        76539                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68468.476190                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          261                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          119                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          420                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15642800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7020400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2741560                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25404760                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.483333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.508475                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59934.099617                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58994.957983                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        68539                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60487.523810                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14054                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4594                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.059208                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.838371                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1110.117469                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1923.513247                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   882.257656                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.273257                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010214                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271025                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.469608                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215395                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033758                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          942                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3154                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          886                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2549                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.229980                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.770020                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14970                       # Number of tag accesses
system.l2cache.tags.data_accesses               14970                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     73719600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               31232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2112                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2112                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              260                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              188                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  488                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            33                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  33                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          225720161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          163213040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     34726179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              423659380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     225720161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         225720161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        28649097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              28649097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        28649097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         225720161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         163213040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     34726179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             452308477                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
