--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml GameTop.twx GameTop.ncd -o GameTop.twr GameTop.pcf -ucf
vga_controller.ucf

Design file:              GameTop.ncd
Physical constraint file: GameTop.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
keyclk      |    1.956(R)|      SLOW  |   -1.153(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
keyinput    |    0.543(R)|      FAST  |    0.121(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
rst         |    5.293(R)|      SLOW  |   -3.137(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
            |    0.903(R)|      FAST  |    0.632(R)|      SLOW  |n0081<0>_BUFG     |   0.000|
switch<7>   |    2.142(R)|      SLOW  |   -1.170(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b<0>        |         8.313(R)|      SLOW  |         4.461(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
b<1>        |         8.721(R)|      SLOW  |         4.731(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
g<0>        |         8.317(R)|      SLOW  |         4.447(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
g<1>        |         8.509(R)|      SLOW  |         4.611(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
g<2>        |         8.181(R)|      SLOW  |         4.387(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
hs          |         7.756(R)|      SLOW  |         4.081(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<0>      |        10.817(R)|      SLOW  |         5.025(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<1>      |        10.696(R)|      SLOW  |         4.934(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<2>      |        10.658(R)|      SLOW  |         4.959(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<3>      |        11.716(R)|      SLOW  |         5.689(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<4>      |        10.558(R)|      SLOW  |         4.951(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<5>      |         9.805(R)|      SLOW  |         4.686(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<6>      |        10.872(R)|      SLOW  |         5.213(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
led<7>      |         9.267(R)|      SLOW  |         4.928(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
r<0>        |         8.089(R)|      SLOW  |         4.318(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
r<1>        |         8.268(R)|      SLOW  |         4.456(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
r<2>        |         8.207(R)|      SLOW  |         4.377(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
vs          |         8.934(R)|      SLOW  |         4.867(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.781|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 01 01:48:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 277 MB



