└Root  | ModuleSignalsMuxModuleInputs | [3:0] | 4 | [3:0]
 ├I2   | Boolean                      | [3]   | 1 | [3:0][3]
 ├I1   | Boolean                      | [2]   | 1 | [3:0][2]
 └Addr | RTLBitArray                  | [1:0] | 2 | [3:0][1:0]