
msw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003114  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003220  08003220  00004220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800327c  0800327c  00005428  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800327c  0800327c  00005428  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800327c  0800327c  00005428  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800327c  0800327c  0000427c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003280  08003280  00004280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000428  20000000  08003284  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  20000428  080036ac  00005428  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008c0  080036ac  000058c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005428  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007b5d  00000000  00000000  00005451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001db3  00000000  00000000  0000cfae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a0  00000000  00000000  0000ed68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000667  00000000  00000000  0000f608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016644  00000000  00000000  0000fc6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000095dc  00000000  00000000  000262b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007df05  00000000  00000000  0002f88f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ad794  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002130  00000000  00000000  000ad7d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000af908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000428 	.word	0x20000428
 8000128:	00000000 	.word	0x00000000
 800012c:	08003208 	.word	0x08003208

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000042c 	.word	0x2000042c
 8000148:	08003208 	.word	0x08003208

0800014c <LCD_Send>:
    { 0x07, 0x0C, 0x0C, 0x38, 0x0C, 0x0C, 0x07, 0x00},   // U+007D (})
    { 0x6E, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},   // U+007E (~)
    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}    // U+007F
};

static void LCD_Send(uint8_t data, uint8_t isdata){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	460a      	mov	r2, r1
 8000156:	71fb      	strb	r3, [r7, #7]
 8000158:	4613      	mov	r3, r2
 800015a:	71bb      	strb	r3, [r7, #6]

	if(isdata){
 800015c:	79bb      	ldrb	r3, [r7, #6]
 800015e:	2b00      	cmp	r3, #0
 8000160:	d005      	beq.n	800016e <LCD_Send+0x22>
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);
 8000162:	2201      	movs	r2, #1
 8000164:	2102      	movs	r1, #2
 8000166:	4810      	ldr	r0, [pc, #64]	@ (80001a8 <LCD_Send+0x5c>)
 8000168:	f001 f9a0 	bl	80014ac <HAL_GPIO_WritePin>
 800016c:	e004      	b.n	8000178 <LCD_Send+0x2c>
	}else{
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_RESET);
 800016e:	2200      	movs	r2, #0
 8000170:	2102      	movs	r1, #2
 8000172:	480d      	ldr	r0, [pc, #52]	@ (80001a8 <LCD_Send+0x5c>)
 8000174:	f001 f99a 	bl	80014ac <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800017e:	480a      	ldr	r0, [pc, #40]	@ (80001a8 <LCD_Send+0x5c>)
 8000180:	f001 f994 	bl	80014ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000184:	1df9      	adds	r1, r7, #7
 8000186:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800018a:	2201      	movs	r2, #1
 800018c:	4807      	ldr	r0, [pc, #28]	@ (80001ac <LCD_Send+0x60>)
 800018e:	f002 fe11 	bl	8002db4 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8000192:	2201      	movs	r2, #1
 8000194:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000198:	4803      	ldr	r0, [pc, #12]	@ (80001a8 <LCD_Send+0x5c>)
 800019a:	f001 f987 	bl	80014ac <HAL_GPIO_WritePin>

}
 800019e:	bf00      	nop
 80001a0:	3708      	adds	r7, #8
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bd80      	pop	{r7, pc}
 80001a6:	bf00      	nop
 80001a8:	40010c00 	.word	0x40010c00
 80001ac:	20000860 	.word	0x20000860

080001b0 <LCD_Init>:

void LCD_Init(){
 80001b0:	b580      	push	{r7, lr}
 80001b2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80001b4:	2200      	movs	r2, #0
 80001b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001ba:	481d      	ldr	r0, [pc, #116]	@ (8000230 <LCD_Init+0x80>)
 80001bc:	f001 f976 	bl	80014ac <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80001c0:	200a      	movs	r0, #10
 80001c2:	f000 feb9 	bl	8000f38 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 80001c6:	2201      	movs	r2, #1
 80001c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001cc:	4818      	ldr	r0, [pc, #96]	@ (8000230 <LCD_Init+0x80>)
 80001ce:	f001 f96d 	bl	80014ac <HAL_GPIO_WritePin>

	LCD_Send(0xAE, 0);//OFF
 80001d2:	2100      	movs	r1, #0
 80001d4:	20ae      	movs	r0, #174	@ 0xae
 80001d6:	f7ff ffb9 	bl	800014c <LCD_Send>
	LCD_Send(0xA3, 0);// Bias 1/9Timeout >> 0xA2 (or 1/7 >> 0xA3)
 80001da:	2100      	movs	r1, #0
 80001dc:	20a3      	movs	r0, #163	@ 0xa3
 80001de:	f7ff ffb5 	bl	800014c <LCD_Send>
	LCD_Send(0xA1, 0);// ADC select normal A 1/0 X>>left to right or r to l
 80001e2:	2100      	movs	r1, #0
 80001e4:	20a1      	movs	r0, #161	@ 0xa1
 80001e6:	f7ff ffb1 	bl	800014c <LCD_Send>
	LCD_Send(0xC8, 0); // Common output reverse C 0/8 Y>>top to bottom or bottom to top
 80001ea:	2100      	movs	r1, #0
 80001ec:	20c8      	movs	r0, #200	@ 0xc8
 80001ee:	f7ff ffad 	bl	800014c <LCD_Send>
	LCD_Send(0x22, 0); // Internal resistor ratio
 80001f2:	2100      	movs	r1, #0
 80001f4:	2022      	movs	r0, #34	@ 0x22
 80001f6:	f7ff ffa9 	bl	800014c <LCD_Send>
	LCD_Send(0x2F, 0); // Power control: booster, regulator, follower ON
 80001fa:	2100      	movs	r1, #0
 80001fc:	202f      	movs	r0, #47	@ 0x2f
 80001fe:	f7ff ffa5 	bl	800014c <LCD_Send>
	LCD_Send(0x40, 0); // Set start line = 0
 8000202:	2100      	movs	r1, #0
 8000204:	2040      	movs	r0, #64	@ 0x40
 8000206:	f7ff ffa1 	bl	800014c <LCD_Send>
	LCD_Send(0x81, 0);   // Command: Set Electronic Volume mode
 800020a:	2100      	movs	r1, #0
 800020c:	2081      	movs	r0, #129	@ 0x81
 800020e:	f7ff ff9d 	bl	800014c <LCD_Send>
	LCD_Send(0x15, 0);   // Value: контраст (0x00–0x3F)
 8000212:	2100      	movs	r1, #0
 8000214:	2015      	movs	r0, #21
 8000216:	f7ff ff99 	bl	800014c <LCD_Send>
	LCD_Send(0xAF, 0);//ON
 800021a:	2100      	movs	r1, #0
 800021c:	20af      	movs	r0, #175	@ 0xaf
 800021e:	f7ff ff95 	bl	800014c <LCD_Send>

	LCD_Clear();
 8000222:	f000 f807 	bl	8000234 <LCD_Clear>
	LCD_Update();
 8000226:	f000 f82b 	bl	8000280 <LCD_Update>
}
 800022a:	bf00      	nop
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40010c00 	.word	0x40010c00

08000234 <LCD_Clear>:

void LCD_Clear(){
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++)
 800023a:	2300      	movs	r3, #0
 800023c:	71fb      	strb	r3, [r7, #7]
 800023e:	e014      	b.n	800026a <LCD_Clear+0x36>
	        for (uint8_t col = 0; col < 128; col++)
 8000240:	2300      	movs	r3, #0
 8000242:	71bb      	strb	r3, [r7, #6]
 8000244:	e00a      	b.n	800025c <LCD_Clear+0x28>
	            lcd_buffer[page][col] = 0x00;
 8000246:	79fa      	ldrb	r2, [r7, #7]
 8000248:	79bb      	ldrb	r3, [r7, #6]
 800024a:	490c      	ldr	r1, [pc, #48]	@ (800027c <LCD_Clear+0x48>)
 800024c:	01d2      	lsls	r2, r2, #7
 800024e:	440a      	add	r2, r1
 8000250:	4413      	add	r3, r2
 8000252:	2200      	movs	r2, #0
 8000254:	701a      	strb	r2, [r3, #0]
	        for (uint8_t col = 0; col < 128; col++)
 8000256:	79bb      	ldrb	r3, [r7, #6]
 8000258:	3301      	adds	r3, #1
 800025a:	71bb      	strb	r3, [r7, #6]
 800025c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000260:	2b00      	cmp	r3, #0
 8000262:	daf0      	bge.n	8000246 <LCD_Clear+0x12>
	for (uint8_t page = 0; page < 8; page++)
 8000264:	79fb      	ldrb	r3, [r7, #7]
 8000266:	3301      	adds	r3, #1
 8000268:	71fb      	strb	r3, [r7, #7]
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	2b07      	cmp	r3, #7
 800026e:	d9e7      	bls.n	8000240 <LCD_Clear+0xc>
}
 8000270:	bf00      	nop
 8000272:	bf00      	nop
 8000274:	370c      	adds	r7, #12
 8000276:	46bd      	mov	sp, r7
 8000278:	bc80      	pop	{r7}
 800027a:	4770      	bx	lr
 800027c:	20000444 	.word	0x20000444

08000280 <LCD_Update>:

void LCD_Update(){
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++) {
 8000286:	2300      	movs	r3, #0
 8000288:	71fb      	strb	r3, [r7, #7]
 800028a:	e02d      	b.n	80002e8 <LCD_Update+0x68>
		 LCD_Send(0xB0 | page, 0);// Set page address >> SET START LINE
 800028c:	79fb      	ldrb	r3, [r7, #7]
 800028e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000292:	b2db      	uxtb	r3, r3
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f7ff ff58 	bl	800014c <LCD_Send>
		 LCD_Send(0x10, 0); // Set column address high "16"
 800029c:	2100      	movs	r1, #0
 800029e:	2010      	movs	r0, #16
 80002a0:	f7ff ff54 	bl	800014c <LCD_Send>
		 LCD_Send(0x00, 0); // Set column address low "0"
 80002a4:	2100      	movs	r1, #0
 80002a6:	2000      	movs	r0, #0
 80002a8:	f7ff ff50 	bl	800014c <LCD_Send>
		 HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);//DATA
 80002ac:	2201      	movs	r2, #1
 80002ae:	2102      	movs	r1, #2
 80002b0:	4811      	ldr	r0, [pc, #68]	@ (80002f8 <LCD_Update+0x78>)
 80002b2:	f001 f8fb 	bl	80014ac <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002bc:	480e      	ldr	r0, [pc, #56]	@ (80002f8 <LCD_Update+0x78>)
 80002be:	f001 f8f5 	bl	80014ac <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1, lcd_buffer[page], 128, HAL_MAX_DELAY);
 80002c2:	79fb      	ldrb	r3, [r7, #7]
 80002c4:	01db      	lsls	r3, r3, #7
 80002c6:	4a0d      	ldr	r2, [pc, #52]	@ (80002fc <LCD_Update+0x7c>)
 80002c8:	1899      	adds	r1, r3, r2
 80002ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002ce:	2280      	movs	r2, #128	@ 0x80
 80002d0:	480b      	ldr	r0, [pc, #44]	@ (8000300 <LCD_Update+0x80>)
 80002d2:	f002 fd6f 	bl	8002db4 <HAL_SPI_Transmit>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 80002d6:	2201      	movs	r2, #1
 80002d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80002dc:	4806      	ldr	r0, [pc, #24]	@ (80002f8 <LCD_Update+0x78>)
 80002de:	f001 f8e5 	bl	80014ac <HAL_GPIO_WritePin>
	for (uint8_t page = 0; page < 8; page++) {
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	3301      	adds	r3, #1
 80002e6:	71fb      	strb	r3, [r7, #7]
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	2b07      	cmp	r3, #7
 80002ec:	d9ce      	bls.n	800028c <LCD_Update+0xc>
	}
}
 80002ee:	bf00      	nop
 80002f0:	bf00      	nop
 80002f2:	3708      	adds	r7, #8
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	40010c00 	.word	0x40010c00
 80002fc:	20000444 	.word	0x20000444
 8000300:	20000860 	.word	0x20000860

08000304 <LCD_DrawPoint>:

void LCD_DrawPoint(uint8_t x, uint8_t y){
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	4603      	mov	r3, r0
 800030c:	460a      	mov	r2, r1
 800030e:	71fb      	strb	r3, [r7, #7]
 8000310:	4613      	mov	r3, r2
 8000312:	71bb      	strb	r3, [r7, #6]
	if (x >= 128 || y >= 64) return;
 8000314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000318:	2b00      	cmp	r3, #0
 800031a:	db20      	blt.n	800035e <LCD_DrawPoint+0x5a>
 800031c:	79bb      	ldrb	r3, [r7, #6]
 800031e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000320:	d81d      	bhi.n	800035e <LCD_DrawPoint+0x5a>
	lcd_buffer[y / 8][x] |= (1 << (y % 8));
 8000322:	79bb      	ldrb	r3, [r7, #6]
 8000324:	08db      	lsrs	r3, r3, #3
 8000326:	b2d8      	uxtb	r0, r3
 8000328:	4602      	mov	r2, r0
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	490e      	ldr	r1, [pc, #56]	@ (8000368 <LCD_DrawPoint+0x64>)
 800032e:	01d2      	lsls	r2, r2, #7
 8000330:	440a      	add	r2, r1
 8000332:	4413      	add	r3, r2
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	b25a      	sxtb	r2, r3
 8000338:	79bb      	ldrb	r3, [r7, #6]
 800033a:	f003 0307 	and.w	r3, r3, #7
 800033e:	2101      	movs	r1, #1
 8000340:	fa01 f303 	lsl.w	r3, r1, r3
 8000344:	b25b      	sxtb	r3, r3
 8000346:	4313      	orrs	r3, r2
 8000348:	b259      	sxtb	r1, r3
 800034a:	4602      	mov	r2, r0
 800034c:	79fb      	ldrb	r3, [r7, #7]
 800034e:	b2c8      	uxtb	r0, r1
 8000350:	4905      	ldr	r1, [pc, #20]	@ (8000368 <LCD_DrawPoint+0x64>)
 8000352:	01d2      	lsls	r2, r2, #7
 8000354:	440a      	add	r2, r1
 8000356:	4413      	add	r3, r2
 8000358:	4602      	mov	r2, r0
 800035a:	701a      	strb	r2, [r3, #0]
 800035c:	e000      	b.n	8000360 <LCD_DrawPoint+0x5c>
	if (x >= 128 || y >= 64) return;
 800035e:	bf00      	nop
}
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr
 8000368:	20000444 	.word	0x20000444

0800036c <LCD_DrawChar>:

void LCD_DrawChar(uint8_t x, uint8_t y, char ch){
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	71fb      	strb	r3, [r7, #7]
 8000376:	460b      	mov	r3, r1
 8000378:	71bb      	strb	r3, [r7, #6]
 800037a:	4613      	mov	r3, r2
 800037c:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 800037e:	2300      	movs	r3, #0
 8000380:	73fb      	strb	r3, [r7, #15]
 8000382:	e025      	b.n	80003d0 <LCD_DrawChar+0x64>
			for(uint8_t b = 0; b < 8; b++){
 8000384:	2300      	movs	r3, #0
 8000386:	73bb      	strb	r3, [r7, #14]
 8000388:	e01c      	b.n	80003c4 <LCD_DrawChar+0x58>
				 if(font8x8_basic[ch][c] >> b & 1){
 800038a:	797a      	ldrb	r2, [r7, #5]
 800038c:	7bfb      	ldrb	r3, [r7, #15]
 800038e:	4914      	ldr	r1, [pc, #80]	@ (80003e0 <LCD_DrawChar+0x74>)
 8000390:	00d2      	lsls	r2, r2, #3
 8000392:	440a      	add	r2, r1
 8000394:	4413      	add	r3, r2
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	461a      	mov	r2, r3
 800039a:	7bbb      	ldrb	r3, [r7, #14]
 800039c:	fa42 f303 	asr.w	r3, r2, r3
 80003a0:	f003 0301 	and.w	r3, r3, #1
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d00a      	beq.n	80003be <LCD_DrawChar+0x52>
					 LCD_DrawPoint(x+b, y+c);
 80003a8:	79fa      	ldrb	r2, [r7, #7]
 80003aa:	7bbb      	ldrb	r3, [r7, #14]
 80003ac:	4413      	add	r3, r2
 80003ae:	b2d8      	uxtb	r0, r3
 80003b0:	79ba      	ldrb	r2, [r7, #6]
 80003b2:	7bfb      	ldrb	r3, [r7, #15]
 80003b4:	4413      	add	r3, r2
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	4619      	mov	r1, r3
 80003ba:	f7ff ffa3 	bl	8000304 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 80003be:	7bbb      	ldrb	r3, [r7, #14]
 80003c0:	3301      	adds	r3, #1
 80003c2:	73bb      	strb	r3, [r7, #14]
 80003c4:	7bbb      	ldrb	r3, [r7, #14]
 80003c6:	2b07      	cmp	r3, #7
 80003c8:	d9df      	bls.n	800038a <LCD_DrawChar+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 80003ca:	7bfb      	ldrb	r3, [r7, #15]
 80003cc:	3301      	adds	r3, #1
 80003ce:	73fb      	strb	r3, [r7, #15]
 80003d0:	7bfb      	ldrb	r3, [r7, #15]
 80003d2:	2b07      	cmp	r3, #7
 80003d4:	d9d6      	bls.n	8000384 <LCD_DrawChar+0x18>
				 }
			}
		}
}
 80003d6:	bf00      	nop
 80003d8:	bf00      	nop
 80003da:	3710      	adds	r7, #16
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	20000000 	.word	0x20000000

080003e4 <LCD_DrawCharX2>:

void LCD_DrawCharX2(uint8_t x, uint8_t y, char ch){
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b084      	sub	sp, #16
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	4603      	mov	r3, r0
 80003ec:	71fb      	strb	r3, [r7, #7]
 80003ee:	460b      	mov	r3, r1
 80003f0:	71bb      	strb	r3, [r7, #6]
 80003f2:	4613      	mov	r3, r2
 80003f4:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 80003f6:	2300      	movs	r3, #0
 80003f8:	73fb      	strb	r3, [r7, #15]
 80003fa:	e05e      	b.n	80004ba <LCD_DrawCharX2+0xd6>
			for(uint8_t b = 0; b < 8; b++){
 80003fc:	2300      	movs	r3, #0
 80003fe:	73bb      	strb	r3, [r7, #14]
 8000400:	e055      	b.n	80004ae <LCD_DrawCharX2+0xca>
				 if(font8x8_basic[ch][c] >> b & 1){
 8000402:	797a      	ldrb	r2, [r7, #5]
 8000404:	7bfb      	ldrb	r3, [r7, #15]
 8000406:	4931      	ldr	r1, [pc, #196]	@ (80004cc <LCD_DrawCharX2+0xe8>)
 8000408:	00d2      	lsls	r2, r2, #3
 800040a:	440a      	add	r2, r1
 800040c:	4413      	add	r3, r2
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	461a      	mov	r2, r3
 8000412:	7bbb      	ldrb	r3, [r7, #14]
 8000414:	fa42 f303 	asr.w	r3, r2, r3
 8000418:	f003 0301 	and.w	r3, r3, #1
 800041c:	2b00      	cmp	r3, #0
 800041e:	d043      	beq.n	80004a8 <LCD_DrawCharX2+0xc4>
					 LCD_DrawPoint(x+b*2, y+c*2);//0|0
 8000420:	7bbb      	ldrb	r3, [r7, #14]
 8000422:	005b      	lsls	r3, r3, #1
 8000424:	b2da      	uxtb	r2, r3
 8000426:	79fb      	ldrb	r3, [r7, #7]
 8000428:	4413      	add	r3, r2
 800042a:	b2d8      	uxtb	r0, r3
 800042c:	7bfb      	ldrb	r3, [r7, #15]
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	b2da      	uxtb	r2, r3
 8000432:	79bb      	ldrb	r3, [r7, #6]
 8000434:	4413      	add	r3, r2
 8000436:	b2db      	uxtb	r3, r3
 8000438:	4619      	mov	r1, r3
 800043a:	f7ff ff63 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+b*2, y+1+c*2);//0|1
 800043e:	7bbb      	ldrb	r3, [r7, #14]
 8000440:	005b      	lsls	r3, r3, #1
 8000442:	b2da      	uxtb	r2, r3
 8000444:	79fb      	ldrb	r3, [r7, #7]
 8000446:	4413      	add	r3, r2
 8000448:	b2d8      	uxtb	r0, r3
 800044a:	7bfb      	ldrb	r3, [r7, #15]
 800044c:	005b      	lsls	r3, r3, #1
 800044e:	b2da      	uxtb	r2, r3
 8000450:	79bb      	ldrb	r3, [r7, #6]
 8000452:	4413      	add	r3, r2
 8000454:	b2db      	uxtb	r3, r3
 8000456:	3301      	adds	r3, #1
 8000458:	b2db      	uxtb	r3, r3
 800045a:	4619      	mov	r1, r3
 800045c:	f7ff ff52 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+c*2);//1|0
 8000460:	7bbb      	ldrb	r3, [r7, #14]
 8000462:	005b      	lsls	r3, r3, #1
 8000464:	b2da      	uxtb	r2, r3
 8000466:	79fb      	ldrb	r3, [r7, #7]
 8000468:	4413      	add	r3, r2
 800046a:	b2db      	uxtb	r3, r3
 800046c:	3301      	adds	r3, #1
 800046e:	b2d8      	uxtb	r0, r3
 8000470:	7bfb      	ldrb	r3, [r7, #15]
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	b2da      	uxtb	r2, r3
 8000476:	79bb      	ldrb	r3, [r7, #6]
 8000478:	4413      	add	r3, r2
 800047a:	b2db      	uxtb	r3, r3
 800047c:	4619      	mov	r1, r3
 800047e:	f7ff ff41 	bl	8000304 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+1+c*2);//1|1
 8000482:	7bbb      	ldrb	r3, [r7, #14]
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	b2da      	uxtb	r2, r3
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	4413      	add	r3, r2
 800048c:	b2db      	uxtb	r3, r3
 800048e:	3301      	adds	r3, #1
 8000490:	b2d8      	uxtb	r0, r3
 8000492:	7bfb      	ldrb	r3, [r7, #15]
 8000494:	005b      	lsls	r3, r3, #1
 8000496:	b2da      	uxtb	r2, r3
 8000498:	79bb      	ldrb	r3, [r7, #6]
 800049a:	4413      	add	r3, r2
 800049c:	b2db      	uxtb	r3, r3
 800049e:	3301      	adds	r3, #1
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	4619      	mov	r1, r3
 80004a4:	f7ff ff2e 	bl	8000304 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 80004a8:	7bbb      	ldrb	r3, [r7, #14]
 80004aa:	3301      	adds	r3, #1
 80004ac:	73bb      	strb	r3, [r7, #14]
 80004ae:	7bbb      	ldrb	r3, [r7, #14]
 80004b0:	2b07      	cmp	r3, #7
 80004b2:	d9a6      	bls.n	8000402 <LCD_DrawCharX2+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 80004b4:	7bfb      	ldrb	r3, [r7, #15]
 80004b6:	3301      	adds	r3, #1
 80004b8:	73fb      	strb	r3, [r7, #15]
 80004ba:	7bfb      	ldrb	r3, [r7, #15]
 80004bc:	2b07      	cmp	r3, #7
 80004be:	d99d      	bls.n	80003fc <LCD_DrawCharX2+0x18>
				 }
			}
		}
}
 80004c0:	bf00      	nop
 80004c2:	bf00      	nop
 80004c4:	3710      	adds	r7, #16
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000000 	.word	0x20000000

080004d0 <LCD_DrawText>:

void LCD_DrawText(uint8_t x, uint8_t y, const char *text, uint8_t isScale){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	603a      	str	r2, [r7, #0]
 80004d8:	461a      	mov	r2, r3
 80004da:	4603      	mov	r3, r0
 80004dc:	71fb      	strb	r3, [r7, #7]
 80004de:	460b      	mov	r3, r1
 80004e0:	71bb      	strb	r3, [r7, #6]
 80004e2:	4613      	mov	r3, r2
 80004e4:	717b      	strb	r3, [r7, #5]
	while(*text){
 80004e6:	e023      	b.n	8000530 <LCD_DrawText+0x60>
		if(isScale){
 80004e8:	797b      	ldrb	r3, [r7, #5]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d011      	beq.n	8000512 <LCD_DrawText+0x42>
			LCD_DrawCharX2(x, y, *text++);
 80004ee:	683b      	ldr	r3, [r7, #0]
 80004f0:	1c5a      	adds	r2, r3, #1
 80004f2:	603a      	str	r2, [r7, #0]
 80004f4:	781a      	ldrb	r2, [r3, #0]
 80004f6:	79b9      	ldrb	r1, [r7, #6]
 80004f8:	79fb      	ldrb	r3, [r7, #7]
 80004fa:	4618      	mov	r0, r3
 80004fc:	f7ff ff72 	bl	80003e4 <LCD_DrawCharX2>
			x+=FONT_SIZE*2-1;
 8000500:	2308      	movs	r3, #8
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	b2da      	uxtb	r2, r3
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	4413      	add	r3, r2
 800050a:	b2db      	uxtb	r3, r3
 800050c:	3b01      	subs	r3, #1
 800050e:	71fb      	strb	r3, [r7, #7]
 8000510:	e00e      	b.n	8000530 <LCD_DrawText+0x60>
		}else{
			LCD_DrawChar(x, y, *text++);
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	1c5a      	adds	r2, r3, #1
 8000516:	603a      	str	r2, [r7, #0]
 8000518:	781a      	ldrb	r2, [r3, #0]
 800051a:	79b9      	ldrb	r1, [r7, #6]
 800051c:	79fb      	ldrb	r3, [r7, #7]
 800051e:	4618      	mov	r0, r3
 8000520:	f7ff ff24 	bl	800036c <LCD_DrawChar>
			x+=FONT_SIZE-1;
 8000524:	2208      	movs	r2, #8
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	4413      	add	r3, r2
 800052a:	b2db      	uxtb	r3, r3
 800052c:	3b01      	subs	r3, #1
 800052e:	71fb      	strb	r3, [r7, #7]
	while(*text){
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d1d7      	bne.n	80004e8 <LCD_DrawText+0x18>
		}

	}
}
 8000538:	bf00      	nop
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
	...

08000544 <Get_Time_Now>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Get_Time_Now(char *timeStr){
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	HAL_RTC_GetTime(&hrtc, &clkTime, RTC_FORMAT_BIN);
 800054c:	2200      	movs	r2, #0
 800054e:	4935      	ldr	r1, [pc, #212]	@ (8000624 <Get_Time_Now+0xe0>)
 8000550:	4835      	ldr	r0, [pc, #212]	@ (8000628 <Get_Time_Now+0xe4>)
 8000552:	f001 fe75 	bl	8002240 <HAL_RTC_GetTime>
	timeStr[0] = '0' + clkTime.Hours / 10;
 8000556:	4b33      	ldr	r3, [pc, #204]	@ (8000624 <Get_Time_Now+0xe0>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	4a34      	ldr	r2, [pc, #208]	@ (800062c <Get_Time_Now+0xe8>)
 800055c:	fba2 2303 	umull	r2, r3, r2, r3
 8000560:	08db      	lsrs	r3, r3, #3
 8000562:	b2db      	uxtb	r3, r3
 8000564:	3330      	adds	r3, #48	@ 0x30
 8000566:	b2da      	uxtb	r2, r3
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	701a      	strb	r2, [r3, #0]
	timeStr[1] = '0' + clkTime.Hours % 10;
 800056c:	4b2d      	ldr	r3, [pc, #180]	@ (8000624 <Get_Time_Now+0xe0>)
 800056e:	781a      	ldrb	r2, [r3, #0]
 8000570:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <Get_Time_Now+0xe8>)
 8000572:	fba3 1302 	umull	r1, r3, r3, r2
 8000576:	08d9      	lsrs	r1, r3, #3
 8000578:	460b      	mov	r3, r1
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	440b      	add	r3, r1
 800057e:	005b      	lsls	r3, r3, #1
 8000580:	1ad3      	subs	r3, r2, r3
 8000582:	b2da      	uxtb	r2, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	3301      	adds	r3, #1
 8000588:	3230      	adds	r2, #48	@ 0x30
 800058a:	b2d2      	uxtb	r2, r2
 800058c:	701a      	strb	r2, [r3, #0]
	timeStr[2] = ':';
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	3302      	adds	r3, #2
 8000592:	223a      	movs	r2, #58	@ 0x3a
 8000594:	701a      	strb	r2, [r3, #0]
	timeStr[3] = '0' + clkTime.Minutes / 10;
 8000596:	4b23      	ldr	r3, [pc, #140]	@ (8000624 <Get_Time_Now+0xe0>)
 8000598:	785b      	ldrb	r3, [r3, #1]
 800059a:	4a24      	ldr	r2, [pc, #144]	@ (800062c <Get_Time_Now+0xe8>)
 800059c:	fba2 2303 	umull	r2, r3, r2, r3
 80005a0:	08db      	lsrs	r3, r3, #3
 80005a2:	b2da      	uxtb	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	3303      	adds	r3, #3
 80005a8:	3230      	adds	r2, #48	@ 0x30
 80005aa:	b2d2      	uxtb	r2, r2
 80005ac:	701a      	strb	r2, [r3, #0]
	timeStr[4] = '0' + clkTime.Minutes % 10;
 80005ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000624 <Get_Time_Now+0xe0>)
 80005b0:	785a      	ldrb	r2, [r3, #1]
 80005b2:	4b1e      	ldr	r3, [pc, #120]	@ (800062c <Get_Time_Now+0xe8>)
 80005b4:	fba3 1302 	umull	r1, r3, r3, r2
 80005b8:	08d9      	lsrs	r1, r3, #3
 80005ba:	460b      	mov	r3, r1
 80005bc:	009b      	lsls	r3, r3, #2
 80005be:	440b      	add	r3, r1
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	b2da      	uxtb	r2, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	3304      	adds	r3, #4
 80005ca:	3230      	adds	r2, #48	@ 0x30
 80005cc:	b2d2      	uxtb	r2, r2
 80005ce:	701a      	strb	r2, [r3, #0]
	timeStr[5] = ':';
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	3305      	adds	r3, #5
 80005d4:	223a      	movs	r2, #58	@ 0x3a
 80005d6:	701a      	strb	r2, [r3, #0]
	timeStr[6] = '0' + clkTime.Seconds / 10;
 80005d8:	4b12      	ldr	r3, [pc, #72]	@ (8000624 <Get_Time_Now+0xe0>)
 80005da:	789b      	ldrb	r3, [r3, #2]
 80005dc:	4a13      	ldr	r2, [pc, #76]	@ (800062c <Get_Time_Now+0xe8>)
 80005de:	fba2 2303 	umull	r2, r3, r2, r3
 80005e2:	08db      	lsrs	r3, r3, #3
 80005e4:	b2da      	uxtb	r2, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	3306      	adds	r3, #6
 80005ea:	3230      	adds	r2, #48	@ 0x30
 80005ec:	b2d2      	uxtb	r2, r2
 80005ee:	701a      	strb	r2, [r3, #0]
	timeStr[7] = '0' + clkTime.Seconds % 10;
 80005f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000624 <Get_Time_Now+0xe0>)
 80005f2:	789a      	ldrb	r2, [r3, #2]
 80005f4:	4b0d      	ldr	r3, [pc, #52]	@ (800062c <Get_Time_Now+0xe8>)
 80005f6:	fba3 1302 	umull	r1, r3, r3, r2
 80005fa:	08d9      	lsrs	r1, r3, #3
 80005fc:	460b      	mov	r3, r1
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	440b      	add	r3, r1
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	1ad3      	subs	r3, r2, r3
 8000606:	b2da      	uxtb	r2, r3
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	3307      	adds	r3, #7
 800060c:	3230      	adds	r2, #48	@ 0x30
 800060e:	b2d2      	uxtb	r2, r2
 8000610:	701a      	strb	r2, [r3, #0]
	timeStr[8] = '\0';
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3308      	adds	r3, #8
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]
}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000858 	.word	0x20000858
 8000628:	20000844 	.word	0x20000844
 800062c:	cccccccd 	.word	0xcccccccd

08000630 <Get_Date_Now>:

void Get_Date_Now(char *dateStr, uint8_t format){
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	70fb      	strb	r3, [r7, #3]
	HAL_RTC_GetDate(&hrtc, &clkDate, RTC_FORMAT_BIN);
 800063c:	2200      	movs	r2, #0
 800063e:	496a      	ldr	r1, [pc, #424]	@ (80007e8 <Get_Date_Now+0x1b8>)
 8000640:	486a      	ldr	r0, [pc, #424]	@ (80007ec <Get_Date_Now+0x1bc>)
 8000642:	f001 ff8b 	bl	800255c <HAL_RTC_GetDate>


	uint8_t pos = 0;
 8000646:	2300      	movs	r3, #0
 8000648:	73fb      	strb	r3, [r7, #15]
	if(format >> 0 & 1){
 800064a:	78fb      	ldrb	r3, [r7, #3]
 800064c:	f003 0301 	and.w	r3, r3, #1
 8000650:	2b00      	cmp	r3, #0
 8000652:	d022      	beq.n	800069a <Get_Date_Now+0x6a>
		const char *day = weekDays[clkDate.WeekDay];
 8000654:	4b64      	ldr	r3, [pc, #400]	@ (80007e8 <Get_Date_Now+0x1b8>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	461a      	mov	r2, r3
 800065a:	4b65      	ldr	r3, [pc, #404]	@ (80007f0 <Get_Date_Now+0x1c0>)
 800065c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000660:	60bb      	str	r3, [r7, #8]
        for(uint8_t i = 0; i < 3; i++){
 8000662:	2300      	movs	r3, #0
 8000664:	73bb      	strb	r3, [r7, #14]
 8000666:	e00d      	b.n	8000684 <Get_Date_Now+0x54>
        	dateStr[pos++] = day[i];
 8000668:	7bbb      	ldrb	r3, [r7, #14]
 800066a:	68ba      	ldr	r2, [r7, #8]
 800066c:	441a      	add	r2, r3
 800066e:	7bfb      	ldrb	r3, [r7, #15]
 8000670:	1c59      	adds	r1, r3, #1
 8000672:	73f9      	strb	r1, [r7, #15]
 8000674:	4619      	mov	r1, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	440b      	add	r3, r1
 800067a:	7812      	ldrb	r2, [r2, #0]
 800067c:	701a      	strb	r2, [r3, #0]
        for(uint8_t i = 0; i < 3; i++){
 800067e:	7bbb      	ldrb	r3, [r7, #14]
 8000680:	3301      	adds	r3, #1
 8000682:	73bb      	strb	r3, [r7, #14]
 8000684:	7bbb      	ldrb	r3, [r7, #14]
 8000686:	2b02      	cmp	r3, #2
 8000688:	d9ee      	bls.n	8000668 <Get_Date_Now+0x38>
        }
		dateStr[pos++] = ' ';
 800068a:	7bfb      	ldrb	r3, [r7, #15]
 800068c:	1c5a      	adds	r2, r3, #1
 800068e:	73fa      	strb	r2, [r7, #15]
 8000690:	461a      	mov	r2, r3
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4413      	add	r3, r2
 8000696:	2220      	movs	r2, #32
 8000698:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 1 & 1){
 800069a:	78fb      	ldrb	r3, [r7, #3]
 800069c:	085b      	lsrs	r3, r3, #1
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	f003 0301 	and.w	r3, r3, #1
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d02c      	beq.n	8000702 <Get_Date_Now+0xd2>
		dateStr[pos++] = '0' + clkDate.Date / 10;
 80006a8:	4b4f      	ldr	r3, [pc, #316]	@ (80007e8 <Get_Date_Now+0x1b8>)
 80006aa:	789b      	ldrb	r3, [r3, #2]
 80006ac:	4a51      	ldr	r2, [pc, #324]	@ (80007f4 <Get_Date_Now+0x1c4>)
 80006ae:	fba2 2303 	umull	r2, r3, r2, r3
 80006b2:	08db      	lsrs	r3, r3, #3
 80006b4:	b2da      	uxtb	r2, r3
 80006b6:	7bfb      	ldrb	r3, [r7, #15]
 80006b8:	1c59      	adds	r1, r3, #1
 80006ba:	73f9      	strb	r1, [r7, #15]
 80006bc:	4619      	mov	r1, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	440b      	add	r3, r1
 80006c2:	3230      	adds	r2, #48	@ 0x30
 80006c4:	b2d2      	uxtb	r2, r2
 80006c6:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Date % 10;
 80006c8:	4b47      	ldr	r3, [pc, #284]	@ (80007e8 <Get_Date_Now+0x1b8>)
 80006ca:	789a      	ldrb	r2, [r3, #2]
 80006cc:	4b49      	ldr	r3, [pc, #292]	@ (80007f4 <Get_Date_Now+0x1c4>)
 80006ce:	fba3 1302 	umull	r1, r3, r3, r2
 80006d2:	08d9      	lsrs	r1, r3, #3
 80006d4:	460b      	mov	r3, r1
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	440b      	add	r3, r1
 80006da:	005b      	lsls	r3, r3, #1
 80006dc:	1ad3      	subs	r3, r2, r3
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	7bfb      	ldrb	r3, [r7, #15]
 80006e2:	1c59      	adds	r1, r3, #1
 80006e4:	73f9      	strb	r1, [r7, #15]
 80006e6:	4619      	mov	r1, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	440b      	add	r3, r1
 80006ec:	3230      	adds	r2, #48	@ 0x30
 80006ee:	b2d2      	uxtb	r2, r2
 80006f0:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	1c5a      	adds	r2, r3, #1
 80006f6:	73fa      	strb	r2, [r7, #15]
 80006f8:	461a      	mov	r2, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4413      	add	r3, r2
 80006fe:	222e      	movs	r2, #46	@ 0x2e
 8000700:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 2 & 1){
 8000702:	78fb      	ldrb	r3, [r7, #3]
 8000704:	089b      	lsrs	r3, r3, #2
 8000706:	b2db      	uxtb	r3, r3
 8000708:	f003 0301 	and.w	r3, r3, #1
 800070c:	2b00      	cmp	r3, #0
 800070e:	d02c      	beq.n	800076a <Get_Date_Now+0x13a>
		dateStr[pos++] = '0' + clkDate.Month / 10;
 8000710:	4b35      	ldr	r3, [pc, #212]	@ (80007e8 <Get_Date_Now+0x1b8>)
 8000712:	785b      	ldrb	r3, [r3, #1]
 8000714:	4a37      	ldr	r2, [pc, #220]	@ (80007f4 <Get_Date_Now+0x1c4>)
 8000716:	fba2 2303 	umull	r2, r3, r2, r3
 800071a:	08db      	lsrs	r3, r3, #3
 800071c:	b2da      	uxtb	r2, r3
 800071e:	7bfb      	ldrb	r3, [r7, #15]
 8000720:	1c59      	adds	r1, r3, #1
 8000722:	73f9      	strb	r1, [r7, #15]
 8000724:	4619      	mov	r1, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	440b      	add	r3, r1
 800072a:	3230      	adds	r2, #48	@ 0x30
 800072c:	b2d2      	uxtb	r2, r2
 800072e:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Month % 10;
 8000730:	4b2d      	ldr	r3, [pc, #180]	@ (80007e8 <Get_Date_Now+0x1b8>)
 8000732:	785a      	ldrb	r2, [r3, #1]
 8000734:	4b2f      	ldr	r3, [pc, #188]	@ (80007f4 <Get_Date_Now+0x1c4>)
 8000736:	fba3 1302 	umull	r1, r3, r3, r2
 800073a:	08d9      	lsrs	r1, r3, #3
 800073c:	460b      	mov	r3, r1
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	440b      	add	r3, r1
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	1ad3      	subs	r3, r2, r3
 8000746:	b2da      	uxtb	r2, r3
 8000748:	7bfb      	ldrb	r3, [r7, #15]
 800074a:	1c59      	adds	r1, r3, #1
 800074c:	73f9      	strb	r1, [r7, #15]
 800074e:	4619      	mov	r1, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	440b      	add	r3, r1
 8000754:	3230      	adds	r2, #48	@ 0x30
 8000756:	b2d2      	uxtb	r2, r2
 8000758:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 800075a:	7bfb      	ldrb	r3, [r7, #15]
 800075c:	1c5a      	adds	r2, r3, #1
 800075e:	73fa      	strb	r2, [r7, #15]
 8000760:	461a      	mov	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4413      	add	r3, r2
 8000766:	222e      	movs	r2, #46	@ 0x2e
 8000768:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 3 & 1){
 800076a:	78fb      	ldrb	r3, [r7, #3]
 800076c:	08db      	lsrs	r3, r3, #3
 800076e:	b2db      	uxtb	r3, r3
 8000770:	f003 0301 	and.w	r3, r3, #1
 8000774:	2b00      	cmp	r3, #0
 8000776:	d02c      	beq.n	80007d2 <Get_Date_Now+0x1a2>
		dateStr[pos++] = '0' + clkDate.Year / 10;
 8000778:	4b1b      	ldr	r3, [pc, #108]	@ (80007e8 <Get_Date_Now+0x1b8>)
 800077a:	78db      	ldrb	r3, [r3, #3]
 800077c:	4a1d      	ldr	r2, [pc, #116]	@ (80007f4 <Get_Date_Now+0x1c4>)
 800077e:	fba2 2303 	umull	r2, r3, r2, r3
 8000782:	08db      	lsrs	r3, r3, #3
 8000784:	b2da      	uxtb	r2, r3
 8000786:	7bfb      	ldrb	r3, [r7, #15]
 8000788:	1c59      	adds	r1, r3, #1
 800078a:	73f9      	strb	r1, [r7, #15]
 800078c:	4619      	mov	r1, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	440b      	add	r3, r1
 8000792:	3230      	adds	r2, #48	@ 0x30
 8000794:	b2d2      	uxtb	r2, r2
 8000796:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Year % 10;
 8000798:	4b13      	ldr	r3, [pc, #76]	@ (80007e8 <Get_Date_Now+0x1b8>)
 800079a:	78da      	ldrb	r2, [r3, #3]
 800079c:	4b15      	ldr	r3, [pc, #84]	@ (80007f4 <Get_Date_Now+0x1c4>)
 800079e:	fba3 1302 	umull	r1, r3, r3, r2
 80007a2:	08d9      	lsrs	r1, r3, #3
 80007a4:	460b      	mov	r3, r1
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	440b      	add	r3, r1
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	1ad3      	subs	r3, r2, r3
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	1c59      	adds	r1, r3, #1
 80007b4:	73f9      	strb	r1, [r7, #15]
 80007b6:	4619      	mov	r1, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	440b      	add	r3, r1
 80007bc:	3230      	adds	r2, #48	@ 0x30
 80007be:	b2d2      	uxtb	r2, r2
 80007c0:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	1c5a      	adds	r2, r3, #1
 80007c6:	73fa      	strb	r2, [r7, #15]
 80007c8:	461a      	mov	r2, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	222e      	movs	r2, #46	@ 0x2e
 80007d0:	701a      	strb	r2, [r3, #0]
	}


	dateStr[pos-1] = '\0';
 80007d2:	7bfb      	ldrb	r3, [r7, #15]
 80007d4:	3b01      	subs	r3, #1
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	4413      	add	r3, r2
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
}
 80007de:	bf00      	nop
 80007e0:	3710      	adds	r7, #16
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	2000085c 	.word	0x2000085c
 80007ec:	20000844 	.word	0x20000844
 80007f0:	20000400 	.word	0x20000400
 80007f4:	cccccccd 	.word	0xcccccccd

080007f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007fe:	f000 fb39 	bl	8000e74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000802:	f000 f853 	bl	80008ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000806:	f000 f98f 	bl	8000b28 <MX_GPIO_Init>
  MX_SPI1_Init();
 800080a:	f000 f957 	bl	8000abc <MX_SPI1_Init>
  MX_RTC_Init();
 800080e:	f000 f8b1 	bl	8000974 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8000812:	f7ff fccd 	bl	80001b0 <LCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char timeStr[9];
  char dateStr[13] = {0}; //WWW DD/MM/YY
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]
 8000820:	731a      	strb	r2, [r3, #12]
  uint8_t dataFormat = 0b1111;//YYMMDDWW
 8000822:	230f      	movs	r3, #15
 8000824:	77fb      	strb	r3, [r7, #31]

  Get_Time_Now(timeStr);
 8000826:	f107 0314 	add.w	r3, r7, #20
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff fe8a 	bl	8000544 <Get_Time_Now>
  Get_Date_Now(dateStr, dataFormat);
 8000830:	7ffa      	ldrb	r2, [r7, #31]
 8000832:	1d3b      	adds	r3, r7, #4
 8000834:	4611      	mov	r1, r2
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff fefa 	bl	8000630 <Get_Date_Now>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LCD_Clear();
 800083c:	f7ff fcfa 	bl	8000234 <LCD_Clear>

	  LCD_DrawText(8, 16, timeStr, 1);
 8000840:	f107 0214 	add.w	r2, r7, #20
 8000844:	2301      	movs	r3, #1
 8000846:	2110      	movs	r1, #16
 8000848:	2008      	movs	r0, #8
 800084a:	f7ff fe41 	bl	80004d0 <LCD_DrawText>
	  LCD_DrawText(24, 48, dateStr, 0);
 800084e:	1d3a      	adds	r2, r7, #4
 8000850:	2300      	movs	r3, #0
 8000852:	2130      	movs	r1, #48	@ 0x30
 8000854:	2018      	movs	r0, #24
 8000856:	f7ff fe3b 	bl	80004d0 <LCD_DrawText>

	  if (rtc_tick) {
 800085a:	4b12      	ldr	r3, [pc, #72]	@ (80008a4 <main+0xac>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d019      	beq.n	8000896 <main+0x9e>
	      rtc_tick = 0;
 8000862:	4b10      	ldr	r3, [pc, #64]	@ (80008a4 <main+0xac>)
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
	      Get_Time_Now(timeStr);
 8000868:	f107 0314 	add.w	r3, r7, #20
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fe69 	bl	8000544 <Get_Time_Now>
		  //HAL_RTC_GetDate(&hrtc, &clkTime, RTC_FORMAT_BCD);
		  if(clkTime.Hours == 0x00 && clkTime.Minutes == 0x00 && (clkTime.Seconds == 0x00)){
 8000872:	4b0d      	ldr	r3, [pc, #52]	@ (80008a8 <main+0xb0>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d10d      	bne.n	8000896 <main+0x9e>
 800087a:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <main+0xb0>)
 800087c:	785b      	ldrb	r3, [r3, #1]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d109      	bne.n	8000896 <main+0x9e>
 8000882:	4b09      	ldr	r3, [pc, #36]	@ (80008a8 <main+0xb0>)
 8000884:	789b      	ldrb	r3, [r3, #2]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d105      	bne.n	8000896 <main+0x9e>
			  Get_Date_Now(dateStr, dataFormat);
 800088a:	7ffa      	ldrb	r2, [r7, #31]
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4611      	mov	r1, r2
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff fecd 	bl	8000630 <Get_Date_Now>
		  }
	  }

	  HAL_Delay(256);
 8000896:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800089a:	f000 fb4d 	bl	8000f38 <HAL_Delay>
	  LCD_Update();
 800089e:	f7ff fcef 	bl	8000280 <LCD_Update>
	  LCD_Clear();
 80008a2:	e7cb      	b.n	800083c <main+0x44>
 80008a4:	200008b8 	.word	0x200008b8
 80008a8:	20000858 	.word	0x20000858

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b094      	sub	sp, #80	@ 0x50
 80008b0:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE(); // PWR
 80008b2:	4b2f      	ldr	r3, [pc, #188]	@ (8000970 <SystemClock_Config+0xc4>)
 80008b4:	69db      	ldr	r3, [r3, #28]
 80008b6:	4a2e      	ldr	r2, [pc, #184]	@ (8000970 <SystemClock_Config+0xc4>)
 80008b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008bc:	61d3      	str	r3, [r2, #28]
 80008be:	4b2c      	ldr	r3, [pc, #176]	@ (8000970 <SystemClock_Config+0xc4>)
 80008c0:	69db      	ldr	r3, [r3, #28]
 80008c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	683b      	ldr	r3, [r7, #0]
	HAL_PWR_EnableBkUpAccess();// backup-домену
 80008ca:	f000 fe21 	bl	8001510 <HAL_PWR_EnableBkUpAccess>

  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008d2:	2228      	movs	r2, #40	@ 0x28
 80008d4:	2100      	movs	r1, #0
 80008d6:	4618      	mov	r0, r3
 80008d8:	f002 fc69 	bl	80031ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80008f8:	2306      	movs	r3, #6
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008fc:	2301      	movs	r3, #1
 80008fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000900:	2301      	movs	r3, #1
 8000902:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000904:	2310      	movs	r3, #16
 8000906:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000908:	2300      	movs	r3, #0
 800090a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800090c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000910:	4618      	mov	r0, r3
 8000912:	f000 fe09 	bl	8001528 <HAL_RCC_OscConfig>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800091c:	f000 f966 	bl	8000bec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000920:	230f      	movs	r3, #15
 8000922:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000924:	2300      	movs	r3, #0
 8000926:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800092c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000930:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000932:	2300      	movs	r3, #0
 8000934:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000936:	f107 0314 	add.w	r3, r7, #20
 800093a:	2100      	movs	r1, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f001 f875 	bl	8001a2c <HAL_RCC_ClockConfig>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000948:	f000 f950 	bl	8000bec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800094c:	2301      	movs	r3, #1
 800094e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000950:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000954:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	4618      	mov	r0, r3
 800095a:	f001 f9e1 	bl	8001d20 <HAL_RCCEx_PeriphCLKConfig>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000964:	f000 f942 	bl	8000bec <Error_Handler>
  }
}
 8000968:	bf00      	nop
 800096a:	3750      	adds	r7, #80	@ 0x50
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40021000 	.word	0x40021000

08000974 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	2100      	movs	r1, #0
 800097e:	460a      	mov	r2, r1
 8000980:	801a      	strh	r2, [r3, #0]
 8000982:	460a      	mov	r2, r1
 8000984:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000986:	2300      	movs	r3, #0
 8000988:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800098a:	4b4a      	ldr	r3, [pc, #296]	@ (8000ab4 <MX_RTC_Init+0x140>)
 800098c:	4a4a      	ldr	r2, [pc, #296]	@ (8000ab8 <MX_RTC_Init+0x144>)
 800098e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000990:	4b48      	ldr	r3, [pc, #288]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000992:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000996:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000998:	4b46      	ldr	r3, [pc, #280]	@ (8000ab4 <MX_RTC_Init+0x140>)
 800099a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800099e:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80009a0:	4844      	ldr	r0, [pc, #272]	@ (8000ab4 <MX_RTC_Init+0x140>)
 80009a2:	f001 fb29 	bl	8001ff8 <HAL_RTC_Init>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80009ac:	f000 f91e 	bl	8000bec <Error_Handler>
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */

  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F)
 80009b0:	2101      	movs	r1, #1
 80009b2:	4840      	ldr	r0, [pc, #256]	@ (8000ab4 <MX_RTC_Init+0x140>)
 80009b4:	f002 f95e 	bl	8002c74 <HAL_RTCEx_BKUPRead>
 80009b8:	4603      	mov	r3, r0
 80009ba:	f240 322f 	movw	r2, #815	@ 0x32f
 80009be:	4293      	cmp	r3, r2
 80009c0:	d042      	beq.n	8000a48 <MX_RTC_Init+0xd4>
  {
	  	sTime.Hours = 0x15;
 80009c2:	2315      	movs	r3, #21
 80009c4:	713b      	strb	r3, [r7, #4]
	    sTime.Minutes = 0x18;
 80009c6:	2318      	movs	r3, #24
 80009c8:	717b      	strb	r3, [r7, #5]
	    sTime.Seconds = 0x40;
 80009ca:	2340      	movs	r3, #64	@ 0x40
 80009cc:	71bb      	strb	r3, [r7, #6]

	    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	2201      	movs	r2, #1
 80009d2:	4619      	mov	r1, r3
 80009d4:	4837      	ldr	r0, [pc, #220]	@ (8000ab4 <MX_RTC_Init+0x140>)
 80009d6:	f001 fb9b 	bl	8002110 <HAL_RTC_SetTime>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_RTC_Init+0x70>
	    {
	      Error_Handler();
 80009e0:	f000 f904 	bl	8000bec <Error_Handler>
	    }
	    DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 80009e4:	2306      	movs	r3, #6
 80009e6:	703b      	strb	r3, [r7, #0]
	    DateToUpdate.Month = RTC_MONTH_OCTOBER;
 80009e8:	2310      	movs	r3, #16
 80009ea:	707b      	strb	r3, [r7, #1]
	    DateToUpdate.Date = 0x11;
 80009ec:	2311      	movs	r3, #17
 80009ee:	70bb      	strb	r3, [r7, #2]
	    DateToUpdate.Year = 0x25;
 80009f0:	2325      	movs	r3, #37	@ 0x25
 80009f2:	70fb      	strb	r3, [r7, #3]

	    if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80009f4:	463b      	mov	r3, r7
 80009f6:	2201      	movs	r2, #1
 80009f8:	4619      	mov	r1, r3
 80009fa:	482e      	ldr	r0, [pc, #184]	@ (8000ab4 <MX_RTC_Init+0x140>)
 80009fc:	f001 fcf8 	bl	80023f0 <HAL_RTC_SetDate>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_RTC_Init+0x96>
	    {
	      Error_Handler();
 8000a06:	f000 f8f1 	bl	8000bec <Error_Handler>
	    }

	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F);//set flag
 8000a0a:	f240 322f 	movw	r2, #815	@ 0x32f
 8000a0e:	2101      	movs	r1, #1
 8000a10:	4828      	ldr	r0, [pc, #160]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a12:	f002 f915 	bl	8002c40 <HAL_RTCEx_BKUPWrite>
	    //save DATE wdDDMMYY
	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, DateToUpdate.WeekDay);
 8000a16:	783b      	ldrb	r3, [r7, #0]
 8000a18:	461a      	mov	r2, r3
 8000a1a:	2102      	movs	r1, #2
 8000a1c:	4825      	ldr	r0, [pc, #148]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a1e:	f002 f90f 	bl	8002c40 <HAL_RTCEx_BKUPWrite>
	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, DateToUpdate.Date);
 8000a22:	78bb      	ldrb	r3, [r7, #2]
 8000a24:	461a      	mov	r2, r3
 8000a26:	2103      	movs	r1, #3
 8000a28:	4822      	ldr	r0, [pc, #136]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a2a:	f002 f909 	bl	8002c40 <HAL_RTCEx_BKUPWrite>
	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, DateToUpdate.Month);
 8000a2e:	787b      	ldrb	r3, [r7, #1]
 8000a30:	461a      	mov	r2, r3
 8000a32:	2104      	movs	r1, #4
 8000a34:	481f      	ldr	r0, [pc, #124]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a36:	f002 f903 	bl	8002c40 <HAL_RTCEx_BKUPWrite>
	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, DateToUpdate.Year);
 8000a3a:	78fb      	ldrb	r3, [r7, #3]
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	2105      	movs	r1, #5
 8000a40:	481c      	ldr	r0, [pc, #112]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a42:	f002 f8fd 	bl	8002c40 <HAL_RTCEx_BKUPWrite>
 8000a46:	e021      	b.n	8000a8c <MX_RTC_Init+0x118>
  }else{
	    DateToUpdate.WeekDay = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8000a48:	2102      	movs	r1, #2
 8000a4a:	481a      	ldr	r0, [pc, #104]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a4c:	f002 f912 	bl	8002c74 <HAL_RTCEx_BKUPRead>
 8000a50:	4603      	mov	r3, r0
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	703b      	strb	r3, [r7, #0]
	    DateToUpdate.Date    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 8000a56:	2103      	movs	r1, #3
 8000a58:	4816      	ldr	r0, [pc, #88]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a5a:	f002 f90b 	bl	8002c74 <HAL_RTCEx_BKUPRead>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	70bb      	strb	r3, [r7, #2]
	    DateToUpdate.Month   = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 8000a64:	2104      	movs	r1, #4
 8000a66:	4813      	ldr	r0, [pc, #76]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a68:	f002 f904 	bl	8002c74 <HAL_RTCEx_BKUPRead>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	707b      	strb	r3, [r7, #1]
	    DateToUpdate.Year    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 8000a72:	2105      	movs	r1, #5
 8000a74:	480f      	ldr	r0, [pc, #60]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a76:	f002 f8fd 	bl	8002c74 <HAL_RTCEx_BKUPRead>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	70fb      	strb	r3, [r7, #3]
	    HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 8000a80:	463b      	mov	r3, r7
 8000a82:	2201      	movs	r2, #1
 8000a84:	4619      	mov	r1, r3
 8000a86:	480b      	ldr	r0, [pc, #44]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a88:	f001 fcb2 	bl	80023f0 <HAL_RTC_SetDate>
  }

  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2100      	movs	r1, #0
 8000a90:	2003      	movs	r0, #3
 8000a92:	f000 fb4c 	bl	800112e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000a96:	2003      	movs	r0, #3
 8000a98:	f000 fb65 	bl	8001166 <HAL_NVIC_EnableIRQ>
  __HAL_RTC_SECOND_ENABLE_IT(&hrtc, RTC_IT_SEC);
 8000a9c:	4b05      	ldr	r3, [pc, #20]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	4b04      	ldr	r3, [pc, #16]	@ (8000ab4 <MX_RTC_Init+0x140>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f042 0201 	orr.w	r2, r2, #1
 8000aaa:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 8000aac:	bf00      	nop
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000844 	.word	0x20000844
 8000ab8:	40002800 	.word	0x40002800

08000abc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ac0:	4b17      	ldr	r3, [pc, #92]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ac2:	4a18      	ldr	r2, [pc, #96]	@ (8000b24 <MX_SPI1_Init+0x68>)
 8000ac4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ac6:	4b16      	ldr	r3, [pc, #88]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ac8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000acc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ace:	4b14      	ldr	r3, [pc, #80]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ad4:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ada:	4b11      	ldr	r3, [pc, #68]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ae8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000aee:	4b0c      	ldr	r3, [pc, #48]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000af4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000afa:	4b09      	ldr	r3, [pc, #36]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b00:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b06:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000b08:	220a      	movs	r2, #10
 8000b0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b0c:	4804      	ldr	r0, [pc, #16]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000b0e:	f002 f8cd 	bl	8002cac <HAL_SPI_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b18:	f000 f868 	bl	8000bec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20000860 	.word	0x20000860
 8000b24:	40013000 	.word	0x40013000

08000b28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b088      	sub	sp, #32
 8000b2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2e:	f107 0310 	add.w	r3, r7, #16
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b3c:	4b28      	ldr	r3, [pc, #160]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	4a27      	ldr	r2, [pc, #156]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b42:	f043 0310 	orr.w	r3, r3, #16
 8000b46:	6193      	str	r3, [r2, #24]
 8000b48:	4b25      	ldr	r3, [pc, #148]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	f003 0310 	and.w	r3, r3, #16
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b54:	4b22      	ldr	r3, [pc, #136]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	4a21      	ldr	r2, [pc, #132]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b5a:	f043 0304 	orr.w	r3, r3, #4
 8000b5e:	6193      	str	r3, [r2, #24]
 8000b60:	4b1f      	ldr	r3, [pc, #124]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f003 0304 	and.w	r3, r3, #4
 8000b68:	60bb      	str	r3, [r7, #8]
 8000b6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a1b      	ldr	r2, [pc, #108]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b72:	f043 0308 	orr.w	r3, r3, #8
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b19      	ldr	r3, [pc, #100]	@ (8000be0 <MX_GPIO_Init+0xb8>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0308 	and.w	r3, r3, #8
 8000b80:	607b      	str	r3, [r7, #4]
 8000b82:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P13_GPIO_Port, P13_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b8a:	4816      	ldr	r0, [pc, #88]	@ (8000be4 <MX_GPIO_Init+0xbc>)
 8000b8c:	f000 fc8e 	bl	80014ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	f241 4102 	movw	r1, #5122	@ 0x1402
 8000b96:	4814      	ldr	r0, [pc, #80]	@ (8000be8 <MX_GPIO_Init+0xc0>)
 8000b98:	f000 fc88 	bl	80014ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P13_Pin */
  GPIO_InitStruct.Pin = P13_Pin;
 8000b9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ba0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	2302      	movs	r3, #2
 8000bac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P13_GPIO_Port, &GPIO_InitStruct);
 8000bae:	f107 0310 	add.w	r3, r7, #16
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	480b      	ldr	r0, [pc, #44]	@ (8000be4 <MX_GPIO_Init+0xbc>)
 8000bb6:	f000 fafd 	bl	80011b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin;
 8000bba:	f241 4302 	movw	r3, #5122	@ 0x1402
 8000bbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <MX_GPIO_Init+0xc0>)
 8000bd4:	f000 faee 	bl	80011b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bd8:	bf00      	nop
 8000bda:	3720      	adds	r7, #32
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40011000 	.word	0x40011000
 8000be8:	40010c00 	.word	0x40010c00

08000bec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf0:	b672      	cpsid	i
}
 8000bf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000bf4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bf8:	4803      	ldr	r0, [pc, #12]	@ (8000c08 <Error_Handler+0x1c>)
 8000bfa:	f000 fc6f 	bl	80014dc <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 8000bfe:	20fa      	movs	r0, #250	@ 0xfa
 8000c00:	f000 f99a 	bl	8000f38 <HAL_Delay>
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000c04:	bf00      	nop
 8000c06:	e7f5      	b.n	8000bf4 <Error_Handler+0x8>
 8000c08:	40011000 	.word	0x40011000

08000c0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c12:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c14:	699b      	ldr	r3, [r3, #24]
 8000c16:	4a14      	ldr	r2, [pc, #80]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c18:	f043 0301 	orr.w	r3, r3, #1
 8000c1c:	6193      	str	r3, [r2, #24]
 8000c1e:	4b12      	ldr	r3, [pc, #72]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c20:	699b      	ldr	r3, [r3, #24]
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c2c:	69db      	ldr	r3, [r3, #28]
 8000c2e:	4a0e      	ldr	r2, [pc, #56]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c34:	61d3      	str	r3, [r2, #28]
 8000c36:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <HAL_MspInit+0x5c>)
 8000c38:	69db      	ldr	r3, [r3, #28]
 8000c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c3e:	607b      	str	r3, [r7, #4]
 8000c40:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c42:	4b0a      	ldr	r3, [pc, #40]	@ (8000c6c <HAL_MspInit+0x60>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	4a04      	ldr	r2, [pc, #16]	@ (8000c6c <HAL_MspInit+0x60>)
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bc80      	pop	{r7}
 8000c66:	4770      	bx	lr
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	40010000 	.word	0x40010000

08000c70 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a13      	ldr	r2, [pc, #76]	@ (8000ccc <HAL_RTC_MspInit+0x5c>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d120      	bne.n	8000cc4 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000c82:	f000 fc45 	bl	8001510 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000c86:	4b12      	ldr	r3, [pc, #72]	@ (8000cd0 <HAL_RTC_MspInit+0x60>)
 8000c88:	69db      	ldr	r3, [r3, #28]
 8000c8a:	4a11      	ldr	r2, [pc, #68]	@ (8000cd0 <HAL_RTC_MspInit+0x60>)
 8000c8c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000c90:	61d3      	str	r3, [r2, #28]
 8000c92:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd0 <HAL_RTC_MspInit+0x60>)
 8000c94:	69db      	ldr	r3, [r3, #28]
 8000c96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd4 <HAL_RTC_MspInit+0x64>)
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	2003      	movs	r0, #3
 8000caa:	f000 fa40 	bl	800112e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000cae:	2003      	movs	r0, #3
 8000cb0:	f000 fa59 	bl	8001166 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	2029      	movs	r0, #41	@ 0x29
 8000cba:	f000 fa38 	bl	800112e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000cbe:	2029      	movs	r0, #41	@ 0x29
 8000cc0:	f000 fa51 	bl	8001166 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000cc4:	bf00      	nop
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40002800 	.word	0x40002800
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	4242043c 	.word	0x4242043c

08000cd8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b088      	sub	sp, #32
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce0:	f107 0310 	add.w	r3, r7, #16
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d60 <HAL_SPI_MspInit+0x88>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d12f      	bne.n	8000d58 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <HAL_SPI_MspInit+0x8c>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	4a19      	ldr	r2, [pc, #100]	@ (8000d64 <HAL_SPI_MspInit+0x8c>)
 8000cfe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d02:	6193      	str	r3, [r2, #24]
 8000d04:	4b17      	ldr	r3, [pc, #92]	@ (8000d64 <HAL_SPI_MspInit+0x8c>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d10:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <HAL_SPI_MspInit+0x8c>)
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	4a13      	ldr	r2, [pc, #76]	@ (8000d64 <HAL_SPI_MspInit+0x8c>)
 8000d16:	f043 0304 	orr.w	r3, r3, #4
 8000d1a:	6193      	str	r3, [r2, #24]
 8000d1c:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <HAL_SPI_MspInit+0x8c>)
 8000d1e:	699b      	ldr	r3, [r3, #24]
 8000d20:	f003 0304 	and.w	r3, r3, #4
 8000d24:	60bb      	str	r3, [r7, #8]
 8000d26:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000d28:	23a0      	movs	r3, #160	@ 0xa0
 8000d2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d30:	2303      	movs	r3, #3
 8000d32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d34:	f107 0310 	add.w	r3, r7, #16
 8000d38:	4619      	mov	r1, r3
 8000d3a:	480b      	ldr	r0, [pc, #44]	@ (8000d68 <HAL_SPI_MspInit+0x90>)
 8000d3c:	f000 fa3a 	bl	80011b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d40:	2340      	movs	r3, #64	@ 0x40
 8000d42:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 0310 	add.w	r3, r7, #16
 8000d50:	4619      	mov	r1, r3
 8000d52:	4805      	ldr	r0, [pc, #20]	@ (8000d68 <HAL_SPI_MspInit+0x90>)
 8000d54:	f000 fa2e 	bl	80011b4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000d58:	bf00      	nop
 8000d5a:	3720      	adds	r7, #32
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	40013000 	.word	0x40013000
 8000d64:	40021000 	.word	0x40021000
 8000d68:	40010800 	.word	0x40010800

08000d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <NMI_Handler+0x4>

08000d74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <HardFault_Handler+0x4>

08000d7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <MemManage_Handler+0x4>

08000d84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <BusFault_Handler+0x4>

08000d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <UsageFault_Handler+0x4>

08000d94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bc80      	pop	{r7}
 8000d9e:	4770      	bx	lr

08000da0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr

08000dac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bc80      	pop	{r7}
 8000db6:	4770      	bx	lr

08000db8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dbc:	f000 f8a0 	bl	8000f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8000dc0:	f000 f9eb 	bl	800119a <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */
	if (RTC->CRL & RTC_CRL_SECF)
 8000dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <RTC_IRQHandler+0x40>)
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f003 0301 	and.w	r3, r3, #1
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d011      	beq.n	8000dfc <RTC_IRQHandler+0x34>
			{
		     RTC->CRL &= ~RTC_CRL_SECF;    //сбросить флаг (обязательно!!!)
 8000dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000e08 <RTC_IRQHandler+0x40>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8000e08 <RTC_IRQHandler+0x40>)
 8000dde:	f023 0301 	bic.w	r3, r3, #1
 8000de2:	6053      	str	r3, [r2, #4]
		     HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8000de4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000de8:	4808      	ldr	r0, [pc, #32]	@ (8000e0c <RTC_IRQHandler+0x44>)
 8000dea:	f000 fb77 	bl	80014dc <HAL_GPIO_TogglePin>
		     rtc_tick++;
 8000dee:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <RTC_IRQHandler+0x48>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	3301      	adds	r3, #1
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	4b05      	ldr	r3, [pc, #20]	@ (8000e10 <RTC_IRQHandler+0x48>)
 8000dfa:	701a      	strb	r2, [r3, #0]
		  }
  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8000dfc:	4805      	ldr	r0, [pc, #20]	@ (8000e14 <RTC_IRQHandler+0x4c>)
 8000dfe:	f001 fed5 	bl	8002bac <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	40002800 	.word	0x40002800
 8000e0c:	40011000 	.word	0x40011000
 8000e10:	200008b8 	.word	0x200008b8
 8000e14:	20000844 	.word	0x20000844

08000e18 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000e1c:	4802      	ldr	r0, [pc, #8]	@ (8000e28 <RTC_Alarm_IRQHandler+0x10>)
 8000e1e:	f001 fbf1 	bl	8002604 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000844 	.word	0x20000844

08000e2c <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e2c:	480b      	ldr	r0, [pc, #44]	@ (8000e5c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e2e:	490c      	ldr	r1, [pc, #48]	@ (8000e60 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e30:	4a0c      	ldr	r2, [pc, #48]	@ (8000e64 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e34:	e002      	b.n	8000e3c <LoopCopyDataInit>

08000e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e3a:	3304      	adds	r3, #4

08000e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e40:	d3f9      	bcc.n	8000e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e42:	4a09      	ldr	r2, [pc, #36]	@ (8000e68 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e44:	4c09      	ldr	r4, [pc, #36]	@ (8000e6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e48:	e001      	b.n	8000e4e <LoopFillZerobss>

08000e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e4c:	3204      	adds	r2, #4

08000e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e50:	d3fb      	bcc.n	8000e4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e52:	f002 f9b5 	bl	80031c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e56:	f7ff fccf 	bl	80007f8 <main>
  bx lr
 8000e5a:	4770      	bx	lr
  ldr r0, =_sdata
 8000e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e60:	20000428 	.word	0x20000428
  ldr r2, =_sidata
 8000e64:	08003284 	.word	0x08003284
  ldr r2, =_sbss
 8000e68:	20000428 	.word	0x20000428
  ldr r4, =_ebss
 8000e6c:	200008c0 	.word	0x200008c0

08000e70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e70:	e7fe      	b.n	8000e70 <ADC1_2_IRQHandler>
	...

08000e74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e78:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <HAL_Init+0x28>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a07      	ldr	r2, [pc, #28]	@ (8000e9c <HAL_Init+0x28>)
 8000e7e:	f043 0310 	orr.w	r3, r3, #16
 8000e82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e84:	2003      	movs	r0, #3
 8000e86:	f000 f947 	bl	8001118 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e8a:	200f      	movs	r0, #15
 8000e8c:	f000 f808 	bl	8000ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e90:	f7ff febc 	bl	8000c0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40022000 	.word	0x40022000

08000ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ea8:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <HAL_InitTick+0x54>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <HAL_InitTick+0x58>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 f95f 	bl	8001182 <HAL_SYSTICK_Config>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e00e      	b.n	8000eec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2b0f      	cmp	r3, #15
 8000ed2:	d80a      	bhi.n	8000eea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	6879      	ldr	r1, [r7, #4]
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000edc:	f000 f927 	bl	800112e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee0:	4a06      	ldr	r2, [pc, #24]	@ (8000efc <HAL_InitTick+0x5c>)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e000      	b.n	8000eec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	2000041c 	.word	0x2000041c
 8000ef8:	20000424 	.word	0x20000424
 8000efc:	20000420 	.word	0x20000420

08000f00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f04:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <HAL_IncTick+0x1c>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <HAL_IncTick+0x20>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4413      	add	r3, r2
 8000f10:	4a03      	ldr	r2, [pc, #12]	@ (8000f20 <HAL_IncTick+0x20>)
 8000f12:	6013      	str	r3, [r2, #0]
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	20000424 	.word	0x20000424
 8000f20:	200008bc 	.word	0x200008bc

08000f24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return uwTick;
 8000f28:	4b02      	ldr	r3, [pc, #8]	@ (8000f34 <HAL_GetTick+0x10>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	200008bc 	.word	0x200008bc

08000f38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f40:	f7ff fff0 	bl	8000f24 <HAL_GetTick>
 8000f44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f50:	d005      	beq.n	8000f5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f52:	4b0a      	ldr	r3, [pc, #40]	@ (8000f7c <HAL_Delay+0x44>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	461a      	mov	r2, r3
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f5e:	bf00      	nop
 8000f60:	f7ff ffe0 	bl	8000f24 <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	68fa      	ldr	r2, [r7, #12]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d8f7      	bhi.n	8000f60 <HAL_Delay+0x28>
  {
  }
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000424 	.word	0x20000424

08000f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f003 0307 	and.w	r3, r3, #7
 8000f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fb2:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	60d3      	str	r3, [r2, #12]
}
 8000fb8:	bf00      	nop
 8000fba:	3714      	adds	r7, #20
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fcc:	4b04      	ldr	r3, [pc, #16]	@ (8000fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	0a1b      	lsrs	r3, r3, #8
 8000fd2:	f003 0307 	and.w	r3, r3, #7
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	db0b      	blt.n	800100e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	f003 021f 	and.w	r2, r3, #31
 8000ffc:	4906      	ldr	r1, [pc, #24]	@ (8001018 <__NVIC_EnableIRQ+0x34>)
 8000ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001002:	095b      	lsrs	r3, r3, #5
 8001004:	2001      	movs	r0, #1
 8001006:	fa00 f202 	lsl.w	r2, r0, r2
 800100a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800100e:	bf00      	nop
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr
 8001018:	e000e100 	.word	0xe000e100

0800101c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	6039      	str	r1, [r7, #0]
 8001026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102c:	2b00      	cmp	r3, #0
 800102e:	db0a      	blt.n	8001046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	b2da      	uxtb	r2, r3
 8001034:	490c      	ldr	r1, [pc, #48]	@ (8001068 <__NVIC_SetPriority+0x4c>)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	0112      	lsls	r2, r2, #4
 800103c:	b2d2      	uxtb	r2, r2
 800103e:	440b      	add	r3, r1
 8001040:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001044:	e00a      	b.n	800105c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4908      	ldr	r1, [pc, #32]	@ (800106c <__NVIC_SetPriority+0x50>)
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f003 030f 	and.w	r3, r3, #15
 8001052:	3b04      	subs	r3, #4
 8001054:	0112      	lsls	r2, r2, #4
 8001056:	b2d2      	uxtb	r2, r2
 8001058:	440b      	add	r3, r1
 800105a:	761a      	strb	r2, [r3, #24]
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	e000e100 	.word	0xe000e100
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001070:	b480      	push	{r7}
 8001072:	b089      	sub	sp, #36	@ 0x24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	f1c3 0307 	rsb	r3, r3, #7
 800108a:	2b04      	cmp	r3, #4
 800108c:	bf28      	it	cs
 800108e:	2304      	movcs	r3, #4
 8001090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	3304      	adds	r3, #4
 8001096:	2b06      	cmp	r3, #6
 8001098:	d902      	bls.n	80010a0 <NVIC_EncodePriority+0x30>
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3b03      	subs	r3, #3
 800109e:	e000      	b.n	80010a2 <NVIC_EncodePriority+0x32>
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43da      	mvns	r2, r3
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	401a      	ands	r2, r3
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	fa01 f303 	lsl.w	r3, r1, r3
 80010c2:	43d9      	mvns	r1, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c8:	4313      	orrs	r3, r2
         );
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3724      	adds	r7, #36	@ 0x24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr

080010d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3b01      	subs	r3, #1
 80010e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010e4:	d301      	bcc.n	80010ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010e6:	2301      	movs	r3, #1
 80010e8:	e00f      	b.n	800110a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001114 <SysTick_Config+0x40>)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010f2:	210f      	movs	r1, #15
 80010f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010f8:	f7ff ff90 	bl	800101c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010fc:	4b05      	ldr	r3, [pc, #20]	@ (8001114 <SysTick_Config+0x40>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001102:	4b04      	ldr	r3, [pc, #16]	@ (8001114 <SysTick_Config+0x40>)
 8001104:	2207      	movs	r2, #7
 8001106:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	e000e010 	.word	0xe000e010

08001118 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ff2d 	bl	8000f80 <__NVIC_SetPriorityGrouping>
}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800112e:	b580      	push	{r7, lr}
 8001130:	b086      	sub	sp, #24
 8001132:	af00      	add	r7, sp, #0
 8001134:	4603      	mov	r3, r0
 8001136:	60b9      	str	r1, [r7, #8]
 8001138:	607a      	str	r2, [r7, #4]
 800113a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001140:	f7ff ff42 	bl	8000fc8 <__NVIC_GetPriorityGrouping>
 8001144:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001146:	687a      	ldr	r2, [r7, #4]
 8001148:	68b9      	ldr	r1, [r7, #8]
 800114a:	6978      	ldr	r0, [r7, #20]
 800114c:	f7ff ff90 	bl	8001070 <NVIC_EncodePriority>
 8001150:	4602      	mov	r2, r0
 8001152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001156:	4611      	mov	r1, r2
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff ff5f 	bl	800101c <__NVIC_SetPriority>
}
 800115e:	bf00      	nop
 8001160:	3718      	adds	r7, #24
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}

08001166 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	4603      	mov	r3, r0
 800116e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff ff35 	bl	8000fe4 <__NVIC_EnableIRQ>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ffa2 	bl	80010d4 <SysTick_Config>
 8001190:	4603      	mov	r3, r0
}
 8001192:	4618      	mov	r0, r3
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800119e:	f000 f802 	bl	80011a6 <HAL_SYSTICK_Callback>
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bc80      	pop	{r7}
 80011b0:	4770      	bx	lr
	...

080011b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b08b      	sub	sp, #44	@ 0x2c
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011be:	2300      	movs	r3, #0
 80011c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80011c2:	2300      	movs	r3, #0
 80011c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011c6:	e161      	b.n	800148c <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80011c8:	2201      	movs	r2, #1
 80011ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	69fa      	ldr	r2, [r7, #28]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	429a      	cmp	r2, r3
 80011e2:	f040 8150 	bne.w	8001486 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	4a97      	ldr	r2, [pc, #604]	@ (8001448 <HAL_GPIO_Init+0x294>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d05e      	beq.n	80012ae <HAL_GPIO_Init+0xfa>
 80011f0:	4a95      	ldr	r2, [pc, #596]	@ (8001448 <HAL_GPIO_Init+0x294>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d875      	bhi.n	80012e2 <HAL_GPIO_Init+0x12e>
 80011f6:	4a95      	ldr	r2, [pc, #596]	@ (800144c <HAL_GPIO_Init+0x298>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d058      	beq.n	80012ae <HAL_GPIO_Init+0xfa>
 80011fc:	4a93      	ldr	r2, [pc, #588]	@ (800144c <HAL_GPIO_Init+0x298>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d86f      	bhi.n	80012e2 <HAL_GPIO_Init+0x12e>
 8001202:	4a93      	ldr	r2, [pc, #588]	@ (8001450 <HAL_GPIO_Init+0x29c>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d052      	beq.n	80012ae <HAL_GPIO_Init+0xfa>
 8001208:	4a91      	ldr	r2, [pc, #580]	@ (8001450 <HAL_GPIO_Init+0x29c>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d869      	bhi.n	80012e2 <HAL_GPIO_Init+0x12e>
 800120e:	4a91      	ldr	r2, [pc, #580]	@ (8001454 <HAL_GPIO_Init+0x2a0>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d04c      	beq.n	80012ae <HAL_GPIO_Init+0xfa>
 8001214:	4a8f      	ldr	r2, [pc, #572]	@ (8001454 <HAL_GPIO_Init+0x2a0>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d863      	bhi.n	80012e2 <HAL_GPIO_Init+0x12e>
 800121a:	4a8f      	ldr	r2, [pc, #572]	@ (8001458 <HAL_GPIO_Init+0x2a4>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d046      	beq.n	80012ae <HAL_GPIO_Init+0xfa>
 8001220:	4a8d      	ldr	r2, [pc, #564]	@ (8001458 <HAL_GPIO_Init+0x2a4>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d85d      	bhi.n	80012e2 <HAL_GPIO_Init+0x12e>
 8001226:	2b12      	cmp	r3, #18
 8001228:	d82a      	bhi.n	8001280 <HAL_GPIO_Init+0xcc>
 800122a:	2b12      	cmp	r3, #18
 800122c:	d859      	bhi.n	80012e2 <HAL_GPIO_Init+0x12e>
 800122e:	a201      	add	r2, pc, #4	@ (adr r2, 8001234 <HAL_GPIO_Init+0x80>)
 8001230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001234:	080012af 	.word	0x080012af
 8001238:	08001289 	.word	0x08001289
 800123c:	0800129b 	.word	0x0800129b
 8001240:	080012dd 	.word	0x080012dd
 8001244:	080012e3 	.word	0x080012e3
 8001248:	080012e3 	.word	0x080012e3
 800124c:	080012e3 	.word	0x080012e3
 8001250:	080012e3 	.word	0x080012e3
 8001254:	080012e3 	.word	0x080012e3
 8001258:	080012e3 	.word	0x080012e3
 800125c:	080012e3 	.word	0x080012e3
 8001260:	080012e3 	.word	0x080012e3
 8001264:	080012e3 	.word	0x080012e3
 8001268:	080012e3 	.word	0x080012e3
 800126c:	080012e3 	.word	0x080012e3
 8001270:	080012e3 	.word	0x080012e3
 8001274:	080012e3 	.word	0x080012e3
 8001278:	08001291 	.word	0x08001291
 800127c:	080012a5 	.word	0x080012a5
 8001280:	4a76      	ldr	r2, [pc, #472]	@ (800145c <HAL_GPIO_Init+0x2a8>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d013      	beq.n	80012ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001286:	e02c      	b.n	80012e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	623b      	str	r3, [r7, #32]
          break;
 800128e:	e029      	b.n	80012e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	3304      	adds	r3, #4
 8001296:	623b      	str	r3, [r7, #32]
          break;
 8001298:	e024      	b.n	80012e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	3308      	adds	r3, #8
 80012a0:	623b      	str	r3, [r7, #32]
          break;
 80012a2:	e01f      	b.n	80012e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	330c      	adds	r3, #12
 80012aa:	623b      	str	r3, [r7, #32]
          break;
 80012ac:	e01a      	b.n	80012e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d102      	bne.n	80012bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012b6:	2304      	movs	r3, #4
 80012b8:	623b      	str	r3, [r7, #32]
          break;
 80012ba:	e013      	b.n	80012e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d105      	bne.n	80012d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012c4:	2308      	movs	r3, #8
 80012c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	69fa      	ldr	r2, [r7, #28]
 80012cc:	611a      	str	r2, [r3, #16]
          break;
 80012ce:	e009      	b.n	80012e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80012d0:	2308      	movs	r3, #8
 80012d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	69fa      	ldr	r2, [r7, #28]
 80012d8:	615a      	str	r2, [r3, #20]
          break;
 80012da:	e003      	b.n	80012e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80012dc:	2300      	movs	r3, #0
 80012de:	623b      	str	r3, [r7, #32]
          break;
 80012e0:	e000      	b.n	80012e4 <HAL_GPIO_Init+0x130>
          break;
 80012e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	2bff      	cmp	r3, #255	@ 0xff
 80012e8:	d801      	bhi.n	80012ee <HAL_GPIO_Init+0x13a>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	e001      	b.n	80012f2 <HAL_GPIO_Init+0x13e>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	3304      	adds	r3, #4
 80012f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	2bff      	cmp	r3, #255	@ 0xff
 80012f8:	d802      	bhi.n	8001300 <HAL_GPIO_Init+0x14c>
 80012fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	e002      	b.n	8001306 <HAL_GPIO_Init+0x152>
 8001300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001302:	3b08      	subs	r3, #8
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	210f      	movs	r1, #15
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	fa01 f303 	lsl.w	r3, r1, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	401a      	ands	r2, r3
 8001318:	6a39      	ldr	r1, [r7, #32]
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	fa01 f303 	lsl.w	r3, r1, r3
 8001320:	431a      	orrs	r2, r3
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800132e:	2b00      	cmp	r3, #0
 8001330:	f000 80a9 	beq.w	8001486 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001334:	4b4a      	ldr	r3, [pc, #296]	@ (8001460 <HAL_GPIO_Init+0x2ac>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	4a49      	ldr	r2, [pc, #292]	@ (8001460 <HAL_GPIO_Init+0x2ac>)
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	6193      	str	r3, [r2, #24]
 8001340:	4b47      	ldr	r3, [pc, #284]	@ (8001460 <HAL_GPIO_Init+0x2ac>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	f003 0301 	and.w	r3, r3, #1
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800134c:	4a45      	ldr	r2, [pc, #276]	@ (8001464 <HAL_GPIO_Init+0x2b0>)
 800134e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001350:	089b      	lsrs	r3, r3, #2
 8001352:	3302      	adds	r3, #2
 8001354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001358:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800135a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800135c:	f003 0303 	and.w	r3, r3, #3
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	220f      	movs	r2, #15
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	68fa      	ldr	r2, [r7, #12]
 800136c:	4013      	ands	r3, r2
 800136e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4a3d      	ldr	r2, [pc, #244]	@ (8001468 <HAL_GPIO_Init+0x2b4>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d00d      	beq.n	8001394 <HAL_GPIO_Init+0x1e0>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	4a3c      	ldr	r2, [pc, #240]	@ (800146c <HAL_GPIO_Init+0x2b8>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d007      	beq.n	8001390 <HAL_GPIO_Init+0x1dc>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4a3b      	ldr	r2, [pc, #236]	@ (8001470 <HAL_GPIO_Init+0x2bc>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d101      	bne.n	800138c <HAL_GPIO_Init+0x1d8>
 8001388:	2302      	movs	r3, #2
 800138a:	e004      	b.n	8001396 <HAL_GPIO_Init+0x1e2>
 800138c:	2303      	movs	r3, #3
 800138e:	e002      	b.n	8001396 <HAL_GPIO_Init+0x1e2>
 8001390:	2301      	movs	r3, #1
 8001392:	e000      	b.n	8001396 <HAL_GPIO_Init+0x1e2>
 8001394:	2300      	movs	r3, #0
 8001396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001398:	f002 0203 	and.w	r2, r2, #3
 800139c:	0092      	lsls	r2, r2, #2
 800139e:	4093      	lsls	r3, r2
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80013a6:	492f      	ldr	r1, [pc, #188]	@ (8001464 <HAL_GPIO_Init+0x2b0>)
 80013a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013aa:	089b      	lsrs	r3, r3, #2
 80013ac:	3302      	adds	r3, #2
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d006      	beq.n	80013ce <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80013c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 80013c2:	689a      	ldr	r2, [r3, #8]
 80013c4:	492b      	ldr	r1, [pc, #172]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	608b      	str	r3, [r1, #8]
 80013cc:	e006      	b.n	80013dc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80013ce:	4b29      	ldr	r3, [pc, #164]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 80013d0:	689a      	ldr	r2, [r3, #8]
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	43db      	mvns	r3, r3
 80013d6:	4927      	ldr	r1, [pc, #156]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 80013d8:	4013      	ands	r3, r2
 80013da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d006      	beq.n	80013f6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013e8:	4b22      	ldr	r3, [pc, #136]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 80013ea:	68da      	ldr	r2, [r3, #12]
 80013ec:	4921      	ldr	r1, [pc, #132]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 80013ee:	69bb      	ldr	r3, [r7, #24]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	60cb      	str	r3, [r1, #12]
 80013f4:	e006      	b.n	8001404 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 80013f8:	68da      	ldr	r2, [r3, #12]
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	43db      	mvns	r3, r3
 80013fe:	491d      	ldr	r1, [pc, #116]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 8001400:	4013      	ands	r3, r2
 8001402:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d006      	beq.n	800141e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001410:	4b18      	ldr	r3, [pc, #96]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	4917      	ldr	r1, [pc, #92]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 8001416:	69bb      	ldr	r3, [r7, #24]
 8001418:	4313      	orrs	r3, r2
 800141a:	604b      	str	r3, [r1, #4]
 800141c:	e006      	b.n	800142c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800141e:	4b15      	ldr	r3, [pc, #84]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	43db      	mvns	r3, r3
 8001426:	4913      	ldr	r1, [pc, #76]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 8001428:	4013      	ands	r3, r2
 800142a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001434:	2b00      	cmp	r3, #0
 8001436:	d01f      	beq.n	8001478 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001438:	4b0e      	ldr	r3, [pc, #56]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	490d      	ldr	r1, [pc, #52]	@ (8001474 <HAL_GPIO_Init+0x2c0>)
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	4313      	orrs	r3, r2
 8001442:	600b      	str	r3, [r1, #0]
 8001444:	e01f      	b.n	8001486 <HAL_GPIO_Init+0x2d2>
 8001446:	bf00      	nop
 8001448:	10320000 	.word	0x10320000
 800144c:	10310000 	.word	0x10310000
 8001450:	10220000 	.word	0x10220000
 8001454:	10210000 	.word	0x10210000
 8001458:	10120000 	.word	0x10120000
 800145c:	10110000 	.word	0x10110000
 8001460:	40021000 	.word	0x40021000
 8001464:	40010000 	.word	0x40010000
 8001468:	40010800 	.word	0x40010800
 800146c:	40010c00 	.word	0x40010c00
 8001470:	40011000 	.word	0x40011000
 8001474:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001478:	4b0b      	ldr	r3, [pc, #44]	@ (80014a8 <HAL_GPIO_Init+0x2f4>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	43db      	mvns	r3, r3
 8001480:	4909      	ldr	r1, [pc, #36]	@ (80014a8 <HAL_GPIO_Init+0x2f4>)
 8001482:	4013      	ands	r3, r2
 8001484:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001488:	3301      	adds	r3, #1
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001492:	fa22 f303 	lsr.w	r3, r2, r3
 8001496:	2b00      	cmp	r3, #0
 8001498:	f47f ae96 	bne.w	80011c8 <HAL_GPIO_Init+0x14>
  }
}
 800149c:	bf00      	nop
 800149e:	bf00      	nop
 80014a0:	372c      	adds	r7, #44	@ 0x2c
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	40010400 	.word	0x40010400

080014ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	460b      	mov	r3, r1
 80014b6:	807b      	strh	r3, [r7, #2]
 80014b8:	4613      	mov	r3, r2
 80014ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014bc:	787b      	ldrb	r3, [r7, #1]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d003      	beq.n	80014ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014c2:	887a      	ldrh	r2, [r7, #2]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80014c8:	e003      	b.n	80014d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80014ca:	887b      	ldrh	r3, [r7, #2]
 80014cc:	041a      	lsls	r2, r3, #16
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	611a      	str	r2, [r3, #16]
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr

080014dc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014ee:	887a      	ldrh	r2, [r7, #2]
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	4013      	ands	r3, r2
 80014f4:	041a      	lsls	r2, r3, #16
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	43d9      	mvns	r1, r3
 80014fa:	887b      	ldrh	r3, [r7, #2]
 80014fc:	400b      	ands	r3, r1
 80014fe:	431a      	orrs	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	611a      	str	r2, [r3, #16]
}
 8001504:	bf00      	nop
 8001506:	3714      	adds	r7, #20
 8001508:	46bd      	mov	sp, r7
 800150a:	bc80      	pop	{r7}
 800150c:	4770      	bx	lr
	...

08001510 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001514:	4b03      	ldr	r3, [pc, #12]	@ (8001524 <HAL_PWR_EnableBkUpAccess+0x14>)
 8001516:	2201      	movs	r2, #1
 8001518:	601a      	str	r2, [r3, #0]
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	420e0020 	.word	0x420e0020

08001528 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e272      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	f000 8087 	beq.w	8001656 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001548:	4b92      	ldr	r3, [pc, #584]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f003 030c 	and.w	r3, r3, #12
 8001550:	2b04      	cmp	r3, #4
 8001552:	d00c      	beq.n	800156e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001554:	4b8f      	ldr	r3, [pc, #572]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f003 030c 	and.w	r3, r3, #12
 800155c:	2b08      	cmp	r3, #8
 800155e:	d112      	bne.n	8001586 <HAL_RCC_OscConfig+0x5e>
 8001560:	4b8c      	ldr	r3, [pc, #560]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800156c:	d10b      	bne.n	8001586 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800156e:	4b89      	ldr	r3, [pc, #548]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d06c      	beq.n	8001654 <HAL_RCC_OscConfig+0x12c>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d168      	bne.n	8001654 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e24c      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800158e:	d106      	bne.n	800159e <HAL_RCC_OscConfig+0x76>
 8001590:	4b80      	ldr	r3, [pc, #512]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a7f      	ldr	r2, [pc, #508]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001596:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800159a:	6013      	str	r3, [r2, #0]
 800159c:	e02e      	b.n	80015fc <HAL_RCC_OscConfig+0xd4>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10c      	bne.n	80015c0 <HAL_RCC_OscConfig+0x98>
 80015a6:	4b7b      	ldr	r3, [pc, #492]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a7a      	ldr	r2, [pc, #488]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	4b78      	ldr	r3, [pc, #480]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a77      	ldr	r2, [pc, #476]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015bc:	6013      	str	r3, [r2, #0]
 80015be:	e01d      	b.n	80015fc <HAL_RCC_OscConfig+0xd4>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015c8:	d10c      	bne.n	80015e4 <HAL_RCC_OscConfig+0xbc>
 80015ca:	4b72      	ldr	r3, [pc, #456]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a71      	ldr	r2, [pc, #452]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015d4:	6013      	str	r3, [r2, #0]
 80015d6:	4b6f      	ldr	r3, [pc, #444]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a6e      	ldr	r2, [pc, #440]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015e0:	6013      	str	r3, [r2, #0]
 80015e2:	e00b      	b.n	80015fc <HAL_RCC_OscConfig+0xd4>
 80015e4:	4b6b      	ldr	r3, [pc, #428]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a6a      	ldr	r2, [pc, #424]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015ee:	6013      	str	r3, [r2, #0]
 80015f0:	4b68      	ldr	r3, [pc, #416]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a67      	ldr	r2, [pc, #412]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80015f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d013      	beq.n	800162c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001604:	f7ff fc8e 	bl	8000f24 <HAL_GetTick>
 8001608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160a:	e008      	b.n	800161e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800160c:	f7ff fc8a 	bl	8000f24 <HAL_GetTick>
 8001610:	4602      	mov	r2, r0
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	2b64      	cmp	r3, #100	@ 0x64
 8001618:	d901      	bls.n	800161e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800161a:	2303      	movs	r3, #3
 800161c:	e200      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161e:	4b5d      	ldr	r3, [pc, #372]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d0f0      	beq.n	800160c <HAL_RCC_OscConfig+0xe4>
 800162a:	e014      	b.n	8001656 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162c:	f7ff fc7a 	bl	8000f24 <HAL_GetTick>
 8001630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001632:	e008      	b.n	8001646 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001634:	f7ff fc76 	bl	8000f24 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b64      	cmp	r3, #100	@ 0x64
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e1ec      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001646:	4b53      	ldr	r3, [pc, #332]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1f0      	bne.n	8001634 <HAL_RCC_OscConfig+0x10c>
 8001652:	e000      	b.n	8001656 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d063      	beq.n	800172a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001662:	4b4c      	ldr	r3, [pc, #304]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00b      	beq.n	8001686 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800166e:	4b49      	ldr	r3, [pc, #292]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f003 030c 	and.w	r3, r3, #12
 8001676:	2b08      	cmp	r3, #8
 8001678:	d11c      	bne.n	80016b4 <HAL_RCC_OscConfig+0x18c>
 800167a:	4b46      	ldr	r3, [pc, #280]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d116      	bne.n	80016b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001686:	4b43      	ldr	r3, [pc, #268]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d005      	beq.n	800169e <HAL_RCC_OscConfig+0x176>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d001      	beq.n	800169e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e1c0      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800169e:	4b3d      	ldr	r3, [pc, #244]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	4939      	ldr	r1, [pc, #228]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016b2:	e03a      	b.n	800172a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d020      	beq.n	80016fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016bc:	4b36      	ldr	r3, [pc, #216]	@ (8001798 <HAL_RCC_OscConfig+0x270>)
 80016be:	2201      	movs	r2, #1
 80016c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c2:	f7ff fc2f 	bl	8000f24 <HAL_GetTick>
 80016c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ca:	f7ff fc2b 	bl	8000f24 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e1a1      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0302 	and.w	r3, r3, #2
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d0f0      	beq.n	80016ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	695b      	ldr	r3, [r3, #20]
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	4927      	ldr	r1, [pc, #156]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 80016f8:	4313      	orrs	r3, r2
 80016fa:	600b      	str	r3, [r1, #0]
 80016fc:	e015      	b.n	800172a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016fe:	4b26      	ldr	r3, [pc, #152]	@ (8001798 <HAL_RCC_OscConfig+0x270>)
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001704:	f7ff fc0e 	bl	8000f24 <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800170c:	f7ff fc0a 	bl	8000f24 <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e180      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800171e:	4b1d      	ldr	r3, [pc, #116]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f0      	bne.n	800170c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0308 	and.w	r3, r3, #8
 8001732:	2b00      	cmp	r3, #0
 8001734:	d03a      	beq.n	80017ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d019      	beq.n	8001772 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800173e:	4b17      	ldr	r3, [pc, #92]	@ (800179c <HAL_RCC_OscConfig+0x274>)
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001744:	f7ff fbee 	bl	8000f24 <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800174c:	f7ff fbea 	bl	8000f24 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e160      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800175e:	4b0d      	ldr	r3, [pc, #52]	@ (8001794 <HAL_RCC_OscConfig+0x26c>)
 8001760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d0f0      	beq.n	800174c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800176a:	2001      	movs	r0, #1
 800176c:	f000 faba 	bl	8001ce4 <RCC_Delay>
 8001770:	e01c      	b.n	80017ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001772:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <HAL_RCC_OscConfig+0x274>)
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001778:	f7ff fbd4 	bl	8000f24 <HAL_GetTick>
 800177c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800177e:	e00f      	b.n	80017a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001780:	f7ff fbd0 	bl	8000f24 <HAL_GetTick>
 8001784:	4602      	mov	r2, r0
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	1ad3      	subs	r3, r2, r3
 800178a:	2b02      	cmp	r3, #2
 800178c:	d908      	bls.n	80017a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800178e:	2303      	movs	r3, #3
 8001790:	e146      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
 8001792:	bf00      	nop
 8001794:	40021000 	.word	0x40021000
 8001798:	42420000 	.word	0x42420000
 800179c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a0:	4b92      	ldr	r3, [pc, #584]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a4:	f003 0302 	and.w	r3, r3, #2
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1e9      	bne.n	8001780 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0304 	and.w	r3, r3, #4
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 80a6 	beq.w	8001906 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017ba:	2300      	movs	r3, #0
 80017bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017be:	4b8b      	ldr	r3, [pc, #556]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10d      	bne.n	80017e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017ca:	4b88      	ldr	r3, [pc, #544]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	4a87      	ldr	r2, [pc, #540]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017d4:	61d3      	str	r3, [r2, #28]
 80017d6:	4b85      	ldr	r3, [pc, #532]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017e2:	2301      	movs	r3, #1
 80017e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017e6:	4b82      	ldr	r3, [pc, #520]	@ (80019f0 <HAL_RCC_OscConfig+0x4c8>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d118      	bne.n	8001824 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017f2:	4b7f      	ldr	r3, [pc, #508]	@ (80019f0 <HAL_RCC_OscConfig+0x4c8>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a7e      	ldr	r2, [pc, #504]	@ (80019f0 <HAL_RCC_OscConfig+0x4c8>)
 80017f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017fe:	f7ff fb91 	bl	8000f24 <HAL_GetTick>
 8001802:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001804:	e008      	b.n	8001818 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001806:	f7ff fb8d 	bl	8000f24 <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	2b64      	cmp	r3, #100	@ 0x64
 8001812:	d901      	bls.n	8001818 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001814:	2303      	movs	r3, #3
 8001816:	e103      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001818:	4b75      	ldr	r3, [pc, #468]	@ (80019f0 <HAL_RCC_OscConfig+0x4c8>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0f0      	beq.n	8001806 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d106      	bne.n	800183a <HAL_RCC_OscConfig+0x312>
 800182c:	4b6f      	ldr	r3, [pc, #444]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800182e:	6a1b      	ldr	r3, [r3, #32]
 8001830:	4a6e      	ldr	r2, [pc, #440]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001832:	f043 0301 	orr.w	r3, r3, #1
 8001836:	6213      	str	r3, [r2, #32]
 8001838:	e02d      	b.n	8001896 <HAL_RCC_OscConfig+0x36e>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10c      	bne.n	800185c <HAL_RCC_OscConfig+0x334>
 8001842:	4b6a      	ldr	r3, [pc, #424]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001844:	6a1b      	ldr	r3, [r3, #32]
 8001846:	4a69      	ldr	r2, [pc, #420]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001848:	f023 0301 	bic.w	r3, r3, #1
 800184c:	6213      	str	r3, [r2, #32]
 800184e:	4b67      	ldr	r3, [pc, #412]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	4a66      	ldr	r2, [pc, #408]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001854:	f023 0304 	bic.w	r3, r3, #4
 8001858:	6213      	str	r3, [r2, #32]
 800185a:	e01c      	b.n	8001896 <HAL_RCC_OscConfig+0x36e>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	2b05      	cmp	r3, #5
 8001862:	d10c      	bne.n	800187e <HAL_RCC_OscConfig+0x356>
 8001864:	4b61      	ldr	r3, [pc, #388]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001866:	6a1b      	ldr	r3, [r3, #32]
 8001868:	4a60      	ldr	r2, [pc, #384]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800186a:	f043 0304 	orr.w	r3, r3, #4
 800186e:	6213      	str	r3, [r2, #32]
 8001870:	4b5e      	ldr	r3, [pc, #376]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	4a5d      	ldr	r2, [pc, #372]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	6213      	str	r3, [r2, #32]
 800187c:	e00b      	b.n	8001896 <HAL_RCC_OscConfig+0x36e>
 800187e:	4b5b      	ldr	r3, [pc, #364]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	4a5a      	ldr	r2, [pc, #360]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001884:	f023 0301 	bic.w	r3, r3, #1
 8001888:	6213      	str	r3, [r2, #32]
 800188a:	4b58      	ldr	r3, [pc, #352]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800188c:	6a1b      	ldr	r3, [r3, #32]
 800188e:	4a57      	ldr	r2, [pc, #348]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001890:	f023 0304 	bic.w	r3, r3, #4
 8001894:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	68db      	ldr	r3, [r3, #12]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d015      	beq.n	80018ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800189e:	f7ff fb41 	bl	8000f24 <HAL_GetTick>
 80018a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018a4:	e00a      	b.n	80018bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018a6:	f7ff fb3d 	bl	8000f24 <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d901      	bls.n	80018bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80018b8:	2303      	movs	r3, #3
 80018ba:	e0b1      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018bc:	4b4b      	ldr	r3, [pc, #300]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d0ee      	beq.n	80018a6 <HAL_RCC_OscConfig+0x37e>
 80018c8:	e014      	b.n	80018f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ca:	f7ff fb2b 	bl	8000f24 <HAL_GetTick>
 80018ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d0:	e00a      	b.n	80018e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018d2:	f7ff fb27 	bl	8000f24 <HAL_GetTick>
 80018d6:	4602      	mov	r2, r0
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e09b      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018e8:	4b40      	ldr	r3, [pc, #256]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80018ea:	6a1b      	ldr	r3, [r3, #32]
 80018ec:	f003 0302 	and.w	r3, r3, #2
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d1ee      	bne.n	80018d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80018f4:	7dfb      	ldrb	r3, [r7, #23]
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d105      	bne.n	8001906 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018fa:	4b3c      	ldr	r3, [pc, #240]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	4a3b      	ldr	r2, [pc, #236]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001900:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001904:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	2b00      	cmp	r3, #0
 800190c:	f000 8087 	beq.w	8001a1e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001910:	4b36      	ldr	r3, [pc, #216]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 030c 	and.w	r3, r3, #12
 8001918:	2b08      	cmp	r3, #8
 800191a:	d061      	beq.n	80019e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	2b02      	cmp	r3, #2
 8001922:	d146      	bne.n	80019b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001924:	4b33      	ldr	r3, [pc, #204]	@ (80019f4 <HAL_RCC_OscConfig+0x4cc>)
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192a:	f7ff fafb 	bl	8000f24 <HAL_GetTick>
 800192e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001930:	e008      	b.n	8001944 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001932:	f7ff faf7 	bl	8000f24 <HAL_GetTick>
 8001936:	4602      	mov	r2, r0
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	1ad3      	subs	r3, r2, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d901      	bls.n	8001944 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e06d      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001944:	4b29      	ldr	r3, [pc, #164]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d1f0      	bne.n	8001932 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001958:	d108      	bne.n	800196c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800195a:	4b24      	ldr	r3, [pc, #144]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	4921      	ldr	r1, [pc, #132]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001968:	4313      	orrs	r3, r2
 800196a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800196c:	4b1f      	ldr	r3, [pc, #124]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6a19      	ldr	r1, [r3, #32]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197c:	430b      	orrs	r3, r1
 800197e:	491b      	ldr	r1, [pc, #108]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 8001980:	4313      	orrs	r3, r2
 8001982:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001984:	4b1b      	ldr	r3, [pc, #108]	@ (80019f4 <HAL_RCC_OscConfig+0x4cc>)
 8001986:	2201      	movs	r2, #1
 8001988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198a:	f7ff facb 	bl	8000f24 <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001992:	f7ff fac7 	bl	8000f24 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e03d      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019a4:	4b11      	ldr	r3, [pc, #68]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d0f0      	beq.n	8001992 <HAL_RCC_OscConfig+0x46a>
 80019b0:	e035      	b.n	8001a1e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b2:	4b10      	ldr	r3, [pc, #64]	@ (80019f4 <HAL_RCC_OscConfig+0x4cc>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff fab4 	bl	8000f24 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c0:	f7ff fab0 	bl	8000f24 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e026      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019d2:	4b06      	ldr	r3, [pc, #24]	@ (80019ec <HAL_RCC_OscConfig+0x4c4>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x498>
 80019de:	e01e      	b.n	8001a1e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	69db      	ldr	r3, [r3, #28]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d107      	bne.n	80019f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e019      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
 80019ec:	40021000 	.word	0x40021000
 80019f0:	40007000 	.word	0x40007000
 80019f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80019f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a28 <HAL_RCC_OscConfig+0x500>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6a1b      	ldr	r3, [r3, #32]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d106      	bne.n	8001a1a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d001      	beq.n	8001a1e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e000      	b.n	8001a20 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40021000 	.word	0x40021000

08001a2c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d101      	bne.n	8001a40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e0d0      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a40:	4b6a      	ldr	r3, [pc, #424]	@ (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0307 	and.w	r3, r3, #7
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d910      	bls.n	8001a70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a4e:	4b67      	ldr	r3, [pc, #412]	@ (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f023 0207 	bic.w	r2, r3, #7
 8001a56:	4965      	ldr	r1, [pc, #404]	@ (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a5e:	4b63      	ldr	r3, [pc, #396]	@ (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d001      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e0b8      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d020      	beq.n	8001abe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d005      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a88:	4b59      	ldr	r3, [pc, #356]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	4a58      	ldr	r2, [pc, #352]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001a8e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001a92:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d005      	beq.n	8001aac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001aa0:	4b53      	ldr	r3, [pc, #332]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	4a52      	ldr	r2, [pc, #328]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001aaa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aac:	4b50      	ldr	r3, [pc, #320]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	494d      	ldr	r1, [pc, #308]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d040      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d107      	bne.n	8001ae2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad2:	4b47      	ldr	r3, [pc, #284]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d115      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e07f      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d107      	bne.n	8001afa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aea:	4b41      	ldr	r3, [pc, #260]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d109      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e073      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afa:	4b3d      	ldr	r3, [pc, #244]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e06b      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b0a:	4b39      	ldr	r3, [pc, #228]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f023 0203 	bic.w	r2, r3, #3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	4936      	ldr	r1, [pc, #216]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b1c:	f7ff fa02 	bl	8000f24 <HAL_GetTick>
 8001b20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b22:	e00a      	b.n	8001b3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b24:	f7ff f9fe 	bl	8000f24 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e053      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b3a:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 020c 	and.w	r2, r3, #12
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d1eb      	bne.n	8001b24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b4c:	4b27      	ldr	r3, [pc, #156]	@ (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0307 	and.w	r3, r3, #7
 8001b54:	683a      	ldr	r2, [r7, #0]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d210      	bcs.n	8001b7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b5a:	4b24      	ldr	r3, [pc, #144]	@ (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f023 0207 	bic.w	r2, r3, #7
 8001b62:	4922      	ldr	r1, [pc, #136]	@ (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b6a:	4b20      	ldr	r3, [pc, #128]	@ (8001bec <HAL_RCC_ClockConfig+0x1c0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d001      	beq.n	8001b7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e032      	b.n	8001be2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0304 	and.w	r3, r3, #4
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d008      	beq.n	8001b9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b88:	4b19      	ldr	r3, [pc, #100]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	4916      	ldr	r1, [pc, #88]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b96:	4313      	orrs	r3, r2
 8001b98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d009      	beq.n	8001bba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ba6:	4b12      	ldr	r3, [pc, #72]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	490e      	ldr	r1, [pc, #56]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bba:	f000 f821 	bl	8001c00 <HAL_RCC_GetSysClockFreq>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	091b      	lsrs	r3, r3, #4
 8001bc6:	f003 030f 	and.w	r3, r3, #15
 8001bca:	490a      	ldr	r1, [pc, #40]	@ (8001bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8001bcc:	5ccb      	ldrb	r3, [r1, r3]
 8001bce:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd2:	4a09      	ldr	r2, [pc, #36]	@ (8001bf8 <HAL_RCC_ClockConfig+0x1cc>)
 8001bd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001bd6:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <HAL_RCC_ClockConfig+0x1d0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff f960 	bl	8000ea0 <HAL_InitTick>

  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40022000 	.word	0x40022000
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	0800323c 	.word	0x0800323c
 8001bf8:	2000041c 	.word	0x2000041c
 8001bfc:	20000420 	.word	0x20000420

08001c00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b087      	sub	sp, #28
 8001c04:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	2300      	movs	r3, #0
 8001c14:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8001c94 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	f003 030c 	and.w	r3, r3, #12
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d002      	beq.n	8001c30 <HAL_RCC_GetSysClockFreq+0x30>
 8001c2a:	2b08      	cmp	r3, #8
 8001c2c:	d003      	beq.n	8001c36 <HAL_RCC_GetSysClockFreq+0x36>
 8001c2e:	e027      	b.n	8001c80 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c30:	4b19      	ldr	r3, [pc, #100]	@ (8001c98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c32:	613b      	str	r3, [r7, #16]
      break;
 8001c34:	e027      	b.n	8001c86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	0c9b      	lsrs	r3, r3, #18
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	4a17      	ldr	r2, [pc, #92]	@ (8001c9c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001c40:	5cd3      	ldrb	r3, [r2, r3]
 8001c42:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d010      	beq.n	8001c70 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c4e:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <HAL_RCC_GetSysClockFreq+0x94>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	0c5b      	lsrs	r3, r3, #17
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	4a11      	ldr	r2, [pc, #68]	@ (8001ca0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001c5a:	5cd3      	ldrb	r3, [r2, r3]
 8001c5c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a0d      	ldr	r2, [pc, #52]	@ (8001c98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c62:	fb03 f202 	mul.w	r2, r3, r2
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6c:	617b      	str	r3, [r7, #20]
 8001c6e:	e004      	b.n	8001c7a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a0c      	ldr	r2, [pc, #48]	@ (8001ca4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001c74:	fb02 f303 	mul.w	r3, r2, r3
 8001c78:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	613b      	str	r3, [r7, #16]
      break;
 8001c7e:	e002      	b.n	8001c86 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c80:	4b05      	ldr	r3, [pc, #20]	@ (8001c98 <HAL_RCC_GetSysClockFreq+0x98>)
 8001c82:	613b      	str	r3, [r7, #16]
      break;
 8001c84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c86:	693b      	ldr	r3, [r7, #16]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	371c      	adds	r7, #28
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	40021000 	.word	0x40021000
 8001c98:	007a1200 	.word	0x007a1200
 8001c9c:	08003254 	.word	0x08003254
 8001ca0:	08003264 	.word	0x08003264
 8001ca4:	003d0900 	.word	0x003d0900

08001ca8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cac:	4b02      	ldr	r3, [pc, #8]	@ (8001cb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cae:	681b      	ldr	r3, [r3, #0]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr
 8001cb8:	2000041c 	.word	0x2000041c

08001cbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001cc0:	f7ff fff2 	bl	8001ca8 <HAL_RCC_GetHCLKFreq>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	4b05      	ldr	r3, [pc, #20]	@ (8001cdc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	0adb      	lsrs	r3, r3, #11
 8001ccc:	f003 0307 	and.w	r3, r3, #7
 8001cd0:	4903      	ldr	r1, [pc, #12]	@ (8001ce0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cd2:	5ccb      	ldrb	r3, [r1, r3]
 8001cd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	0800324c 	.word	0x0800324c

08001ce4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b085      	sub	sp, #20
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001cec:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <RCC_Delay+0x34>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8001d1c <RCC_Delay+0x38>)
 8001cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf6:	0a5b      	lsrs	r3, r3, #9
 8001cf8:	687a      	ldr	r2, [r7, #4]
 8001cfa:	fb02 f303 	mul.w	r3, r2, r3
 8001cfe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001d00:	bf00      	nop
  }
  while (Delay --);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	1e5a      	subs	r2, r3, #1
 8001d06:	60fa      	str	r2, [r7, #12]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1f9      	bne.n	8001d00 <RCC_Delay+0x1c>
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr
 8001d18:	2000041c 	.word	0x2000041c
 8001d1c:	10624dd3 	.word	0x10624dd3

08001d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	613b      	str	r3, [r7, #16]
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0301 	and.w	r3, r3, #1
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d07d      	beq.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d40:	4b4f      	ldr	r3, [pc, #316]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d10d      	bne.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d4c:	4b4c      	ldr	r3, [pc, #304]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	4a4b      	ldr	r2, [pc, #300]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d56:	61d3      	str	r3, [r2, #28]
 8001d58:	4b49      	ldr	r3, [pc, #292]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d60:	60bb      	str	r3, [r7, #8]
 8001d62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d64:	2301      	movs	r3, #1
 8001d66:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d68:	4b46      	ldr	r3, [pc, #280]	@ (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d118      	bne.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d74:	4b43      	ldr	r3, [pc, #268]	@ (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a42      	ldr	r2, [pc, #264]	@ (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d7e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d80:	f7ff f8d0 	bl	8000f24 <HAL_GetTick>
 8001d84:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d86:	e008      	b.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d88:	f7ff f8cc 	bl	8000f24 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	2b64      	cmp	r3, #100	@ 0x64
 8001d94:	d901      	bls.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e06d      	b.n	8001e76 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d9a:	4b3a      	ldr	r3, [pc, #232]	@ (8001e84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d0f0      	beq.n	8001d88 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001da6:	4b36      	ldr	r3, [pc, #216]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001dae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d02e      	beq.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001dbe:	68fa      	ldr	r2, [r7, #12]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d027      	beq.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dcc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001dce:	4b2e      	ldr	r3, [pc, #184]	@ (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001dd4:	4b2c      	ldr	r3, [pc, #176]	@ (8001e88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001dda:	4a29      	ldr	r2, [pc, #164]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d014      	beq.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dea:	f7ff f89b 	bl	8000f24 <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001df0:	e00a      	b.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001df2:	f7ff f897 	bl	8000f24 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e036      	b.n	8001e76 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e08:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e0a:	6a1b      	ldr	r3, [r3, #32]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0ee      	beq.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e14:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	4917      	ldr	r1, [pc, #92]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e22:	4313      	orrs	r3, r2
 8001e24:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d105      	bne.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e2c:	4b14      	ldr	r3, [pc, #80]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	4a13      	ldr	r2, [pc, #76]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e36:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0302 	and.w	r3, r3, #2
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d008      	beq.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001e44:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	490b      	ldr	r1, [pc, #44]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0310 	and.w	r3, r3, #16
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d008      	beq.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e62:	4b07      	ldr	r3, [pc, #28]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	4904      	ldr	r1, [pc, #16]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3718      	adds	r7, #24
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40021000 	.word	0x40021000
 8001e84:	40007000 	.word	0x40007000
 8001e88:	42420440 	.word	0x42420440

08001e8c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b088      	sub	sp, #32
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61fb      	str	r3, [r7, #28]
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2b10      	cmp	r3, #16
 8001eac:	d00a      	beq.n	8001ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b10      	cmp	r3, #16
 8001eb2:	f200 808a 	bhi.w	8001fca <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d045      	beq.n	8001f48 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d075      	beq.n	8001fae <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001ec2:	e082      	b.n	8001fca <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8001ec4:	4b46      	ldr	r3, [pc, #280]	@ (8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001eca:	4b45      	ldr	r3, [pc, #276]	@ (8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d07b      	beq.n	8001fce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	0c9b      	lsrs	r3, r3, #18
 8001eda:	f003 030f 	and.w	r3, r3, #15
 8001ede:	4a41      	ldr	r2, [pc, #260]	@ (8001fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8001ee0:	5cd3      	ldrb	r3, [r2, r3]
 8001ee2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d015      	beq.n	8001f1a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001eee:	4b3c      	ldr	r3, [pc, #240]	@ (8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	0c5b      	lsrs	r3, r3, #17
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	4a3b      	ldr	r2, [pc, #236]	@ (8001fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8001efa:	5cd3      	ldrb	r3, [r2, r3]
 8001efc:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d00d      	beq.n	8001f24 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001f08:	4a38      	ldr	r2, [pc, #224]	@ (8001fec <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	fb02 f303 	mul.w	r3, r2, r3
 8001f16:	61fb      	str	r3, [r7, #28]
 8001f18:	e004      	b.n	8001f24 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	4a34      	ldr	r2, [pc, #208]	@ (8001ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8001f1e:	fb02 f303 	mul.w	r3, r2, r3
 8001f22:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001f24:	4b2e      	ldr	r3, [pc, #184]	@ (8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f30:	d102      	bne.n	8001f38 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	61bb      	str	r3, [r7, #24]
      break;
 8001f36:	e04a      	b.n	8001fce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f42:	085b      	lsrs	r3, r3, #1
 8001f44:	61bb      	str	r3, [r7, #24]
      break;
 8001f46:	e042      	b.n	8001fce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8001f48:	4b25      	ldr	r3, [pc, #148]	@ (8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f58:	d108      	bne.n	8001f6c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d003      	beq.n	8001f6c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8001f64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f68:	61bb      	str	r3, [r7, #24]
 8001f6a:	e01f      	b.n	8001fac <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f76:	d109      	bne.n	8001f8c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8001f78:	4b19      	ldr	r3, [pc, #100]	@ (8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8001f84:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8001f88:	61bb      	str	r3, [r7, #24]
 8001f8a:	e00f      	b.n	8001fac <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001f96:	d11c      	bne.n	8001fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8001f98:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d016      	beq.n	8001fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8001fa4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8001fa8:	61bb      	str	r3, [r7, #24]
      break;
 8001faa:	e012      	b.n	8001fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8001fac:	e011      	b.n	8001fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001fae:	f7ff fe85 	bl	8001cbc <HAL_RCC_GetPCLK2Freq>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	0b9b      	lsrs	r3, r3, #14
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc6:	61bb      	str	r3, [r7, #24]
      break;
 8001fc8:	e004      	b.n	8001fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8001fca:	bf00      	nop
 8001fcc:	e002      	b.n	8001fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8001fce:	bf00      	nop
 8001fd0:	e000      	b.n	8001fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8001fd2:	bf00      	nop
    }
  }
  return (frequency);
 8001fd4:	69bb      	ldr	r3, [r7, #24]
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3720      	adds	r7, #32
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	08003268 	.word	0x08003268
 8001fe8:	08003278 	.word	0x08003278
 8001fec:	007a1200 	.word	0x007a1200
 8001ff0:	003d0900 	.word	0x003d0900
 8001ff4:	aaaaaaab 	.word	0xaaaaaaab

08001ff8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e07a      	b.n	8002104 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	7c5b      	ldrb	r3, [r3, #17]
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b00      	cmp	r3, #0
 8002016:	d105      	bne.n	8002024 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7fe fe26 	bl	8000c70 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2202      	movs	r2, #2
 8002028:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 fb1d 	bl	800266a <HAL_RTC_WaitForSynchro>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d004      	beq.n	8002040 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2204      	movs	r2, #4
 800203a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e061      	b.n	8002104 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 fbd6 	bl	80027f2 <RTC_EnterInitMode>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d004      	beq.n	8002056 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2204      	movs	r2, #4
 8002050:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e056      	b.n	8002104 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f022 0207 	bic.w	r2, r2, #7
 8002064:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d005      	beq.n	800207a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800206e:	4b27      	ldr	r3, [pc, #156]	@ (800210c <HAL_RTC_Init+0x114>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	4a26      	ldr	r2, [pc, #152]	@ (800210c <HAL_RTC_Init+0x114>)
 8002074:	f023 0301 	bic.w	r3, r3, #1
 8002078:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800207a:	4b24      	ldr	r3, [pc, #144]	@ (800210c <HAL_RTC_Init+0x114>)
 800207c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207e:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	4921      	ldr	r1, [pc, #132]	@ (800210c <HAL_RTC_Init+0x114>)
 8002088:	4313      	orrs	r3, r2
 800208a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002094:	d003      	beq.n	800209e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	e00e      	b.n	80020bc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800209e:	2001      	movs	r0, #1
 80020a0:	f7ff fef4 	bl	8001e8c <HAL_RCCEx_GetPeriphCLKFreq>
 80020a4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d104      	bne.n	80020b6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2204      	movs	r2, #4
 80020b0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e026      	b.n	8002104 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	3b01      	subs	r3, #1
 80020ba:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	0c1a      	lsrs	r2, r3, #16
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f002 020f 	and.w	r2, r2, #15
 80020c8:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68fa      	ldr	r2, [r7, #12]
 80020d0:	b292      	uxth	r2, r2
 80020d2:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 fbb4 	bl	8002842 <RTC_ExitInitMode>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d004      	beq.n	80020ea <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2204      	movs	r2, #4
 80020e4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e00c      	b.n	8002104 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2201      	movs	r2, #1
 80020f4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2201      	movs	r2, #1
 80020fa:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8002102:	2300      	movs	r3, #0
  }
}
 8002104:	4618      	mov	r0, r3
 8002106:	3710      	adds	r7, #16
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	40006c00 	.word	0x40006c00

08002110 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002110:	b590      	push	{r4, r7, lr}
 8002112:	b087      	sub	sp, #28
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	2300      	movs	r3, #0
 8002122:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d002      	beq.n	8002130 <HAL_RTC_SetTime+0x20>
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d101      	bne.n	8002134 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e080      	b.n	8002236 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	7c1b      	ldrb	r3, [r3, #16]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d101      	bne.n	8002140 <HAL_RTC_SetTime+0x30>
 800213c:	2302      	movs	r3, #2
 800213e:	e07a      	b.n	8002236 <HAL_RTC_SetTime+0x126>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2201      	movs	r2, #1
 8002144:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2202      	movs	r2, #2
 800214a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d113      	bne.n	800217a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	461a      	mov	r2, r3
 8002158:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800215c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	785b      	ldrb	r3, [r3, #1]
 8002164:	4619      	mov	r1, r3
 8002166:	460b      	mov	r3, r1
 8002168:	011b      	lsls	r3, r3, #4
 800216a:	1a5b      	subs	r3, r3, r1
 800216c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800216e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002174:	4413      	add	r3, r2
 8002176:	617b      	str	r3, [r7, #20]
 8002178:	e01e      	b.n	80021b8 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f000 fba4 	bl	80028cc <RTC_Bcd2ToByte>
 8002184:	4603      	mov	r3, r0
 8002186:	461a      	mov	r2, r3
 8002188:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800218c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	785b      	ldrb	r3, [r3, #1]
 8002194:	4618      	mov	r0, r3
 8002196:	f000 fb99 	bl	80028cc <RTC_Bcd2ToByte>
 800219a:	4603      	mov	r3, r0
 800219c:	461a      	mov	r2, r3
 800219e:	4613      	mov	r3, r2
 80021a0:	011b      	lsls	r3, r3, #4
 80021a2:	1a9b      	subs	r3, r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80021a6:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	789b      	ldrb	r3, [r3, #2]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f000 fb8d 	bl	80028cc <RTC_Bcd2ToByte>
 80021b2:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80021b4:	4423      	add	r3, r4
 80021b6:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80021b8:	6979      	ldr	r1, [r7, #20]
 80021ba:	68f8      	ldr	r0, [r7, #12]
 80021bc:	f000 fab2 	bl	8002724 <RTC_WriteTimeCounter>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d007      	beq.n	80021d6 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2204      	movs	r2, #4
 80021ca:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2200      	movs	r2, #0
 80021d0:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e02f      	b.n	8002236 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f022 0205 	bic.w	r2, r2, #5
 80021e4:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80021e6:	68f8      	ldr	r0, [r7, #12]
 80021e8:	f000 fac3 	bl	8002772 <RTC_ReadAlarmCounter>
 80021ec:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021f4:	d018      	beq.n	8002228 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d214      	bcs.n	8002228 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002204:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8002208:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800220a:	6939      	ldr	r1, [r7, #16]
 800220c:	68f8      	ldr	r0, [r7, #12]
 800220e:	f000 fac9 	bl	80027a4 <RTC_WriteAlarmCounter>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d007      	beq.n	8002228 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2204      	movs	r2, #4
 800221c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2200      	movs	r2, #0
 8002222:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e006      	b.n	8002236 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2201      	movs	r2, #1
 800222c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2200      	movs	r2, #0
 8002232:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002234:	2300      	movs	r3, #0
  }
}
 8002236:	4618      	mov	r0, r3
 8002238:	371c      	adds	r7, #28
 800223a:	46bd      	mov	sp, r7
 800223c:	bd90      	pop	{r4, r7, pc}
	...

08002240 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800224c:	2300      	movs	r3, #0
 800224e:	61bb      	str	r3, [r7, #24]
 8002250:	2300      	movs	r3, #0
 8002252:	61fb      	str	r3, [r7, #28]
 8002254:	2300      	movs	r3, #0
 8002256:	617b      	str	r3, [r7, #20]
 8002258:	2300      	movs	r3, #0
 800225a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d002      	beq.n	8002268 <HAL_RTC_GetTime+0x28>
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d101      	bne.n	800226c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e0b5      	b.n	80023d8 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0304 	and.w	r3, r3, #4
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e0ac      	b.n	80023d8 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800227e:	68f8      	ldr	r0, [r7, #12]
 8002280:	f000 fa20 	bl	80026c4 <RTC_ReadTimeCounter>
 8002284:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	4a55      	ldr	r2, [pc, #340]	@ (80023e0 <HAL_RTC_GetTime+0x1a0>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	0adb      	lsrs	r3, r3, #11
 8002290:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4b52      	ldr	r3, [pc, #328]	@ (80023e0 <HAL_RTC_GetTime+0x1a0>)
 8002296:	fba3 1302 	umull	r1, r3, r3, r2
 800229a:	0adb      	lsrs	r3, r3, #11
 800229c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80022a0:	fb01 f303 	mul.w	r3, r1, r3
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	4a4f      	ldr	r2, [pc, #316]	@ (80023e4 <HAL_RTC_GetTime+0x1a4>)
 80022a8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ac:	095b      	lsrs	r3, r3, #5
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	4a4a      	ldr	r2, [pc, #296]	@ (80023e0 <HAL_RTC_GetTime+0x1a0>)
 80022b8:	fba2 1203 	umull	r1, r2, r2, r3
 80022bc:	0ad2      	lsrs	r2, r2, #11
 80022be:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80022c2:	fb01 f202 	mul.w	r2, r1, r2
 80022c6:	1a9a      	subs	r2, r3, r2
 80022c8:	4b46      	ldr	r3, [pc, #280]	@ (80023e4 <HAL_RTC_GetTime+0x1a4>)
 80022ca:	fba3 1302 	umull	r1, r3, r3, r2
 80022ce:	0959      	lsrs	r1, r3, #5
 80022d0:	460b      	mov	r3, r1
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	1a5b      	subs	r3, r3, r1
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	1ad1      	subs	r1, r2, r3
 80022da:	b2ca      	uxtb	r2, r1
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	2b17      	cmp	r3, #23
 80022e4:	d955      	bls.n	8002392 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	4a3f      	ldr	r2, [pc, #252]	@ (80023e8 <HAL_RTC_GetTime+0x1a8>)
 80022ea:	fba2 2303 	umull	r2, r3, r2, r3
 80022ee:	091b      	lsrs	r3, r3, #4
 80022f0:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80022f2:	6939      	ldr	r1, [r7, #16]
 80022f4:	4b3c      	ldr	r3, [pc, #240]	@ (80023e8 <HAL_RTC_GetTime+0x1a8>)
 80022f6:	fba3 2301 	umull	r2, r3, r3, r1
 80022fa:	091a      	lsrs	r2, r3, #4
 80022fc:	4613      	mov	r3, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	4413      	add	r3, r2
 8002302:	00db      	lsls	r3, r3, #3
 8002304:	1aca      	subs	r2, r1, r3
 8002306:	b2d2      	uxtb	r2, r2
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f000 fa30 	bl	8002772 <RTC_ReadAlarmCounter>
 8002312:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800231a:	d008      	beq.n	800232e <HAL_RTC_GetTime+0xee>
 800231c:	69fa      	ldr	r2, [r7, #28]
 800231e:	69bb      	ldr	r3, [r7, #24]
 8002320:	429a      	cmp	r2, r3
 8002322:	d904      	bls.n	800232e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002324:	69fa      	ldr	r2, [r7, #28]
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	61fb      	str	r3, [r7, #28]
 800232c:	e002      	b.n	8002334 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800232e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002332:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	4a2d      	ldr	r2, [pc, #180]	@ (80023ec <HAL_RTC_GetTime+0x1ac>)
 8002338:	fb02 f303 	mul.w	r3, r2, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002342:	69b9      	ldr	r1, [r7, #24]
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f000 f9ed 	bl	8002724 <RTC_WriteTimeCounter>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d001      	beq.n	8002354 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e041      	b.n	80023d8 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800235a:	d00c      	beq.n	8002376 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800235c:	69fa      	ldr	r2, [r7, #28]
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	4413      	add	r3, r2
 8002362:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002364:	69f9      	ldr	r1, [r7, #28]
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 fa1c 	bl	80027a4 <RTC_WriteAlarmCounter>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00a      	beq.n	8002388 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e030      	b.n	80023d8 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002376:	69f9      	ldr	r1, [r7, #28]
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f000 fa13 	bl	80027a4 <RTC_WriteAlarmCounter>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e027      	b.n	80023d8 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8002388:	6979      	ldr	r1, [r7, #20]
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	f000 fabb 	bl	8002906 <RTC_DateUpdate>
 8002390:	e003      	b.n	800239a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	b2da      	uxtb	r2, r3
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d01a      	beq.n	80023d6 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f000 fa74 	bl	8002892 <RTC_ByteToBcd2>
 80023aa:	4603      	mov	r3, r0
 80023ac:	461a      	mov	r2, r3
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	785b      	ldrb	r3, [r3, #1]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f000 fa6b 	bl	8002892 <RTC_ByteToBcd2>
 80023bc:	4603      	mov	r3, r0
 80023be:	461a      	mov	r2, r3
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	789b      	ldrb	r3, [r3, #2]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 fa62 	bl	8002892 <RTC_ByteToBcd2>
 80023ce:	4603      	mov	r3, r0
 80023d0:	461a      	mov	r2, r3
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3720      	adds	r7, #32
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	91a2b3c5 	.word	0x91a2b3c5
 80023e4:	88888889 	.word	0x88888889
 80023e8:	aaaaaaab 	.word	0xaaaaaaab
 80023ec:	00015180 	.word	0x00015180

080023f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b088      	sub	sp, #32
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
 8002400:	2300      	movs	r3, #0
 8002402:	61bb      	str	r3, [r7, #24]
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d002      	beq.n	8002414 <HAL_RTC_SetDate+0x24>
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e097      	b.n	8002548 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	7c1b      	ldrb	r3, [r3, #16]
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <HAL_RTC_SetDate+0x34>
 8002420:	2302      	movs	r3, #2
 8002422:	e091      	b.n	8002548 <HAL_RTC_SetDate+0x158>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2201      	movs	r2, #1
 8002428:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2202      	movs	r2, #2
 800242e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d10c      	bne.n	8002450 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	78da      	ldrb	r2, [r3, #3]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	785a      	ldrb	r2, [r3, #1]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	789a      	ldrb	r2, [r3, #2]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	739a      	strb	r2, [r3, #14]
 800244e:	e01a      	b.n	8002486 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	78db      	ldrb	r3, [r3, #3]
 8002454:	4618      	mov	r0, r3
 8002456:	f000 fa39 	bl	80028cc <RTC_Bcd2ToByte>
 800245a:	4603      	mov	r3, r0
 800245c:	461a      	mov	r2, r3
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	785b      	ldrb	r3, [r3, #1]
 8002466:	4618      	mov	r0, r3
 8002468:	f000 fa30 	bl	80028cc <RTC_Bcd2ToByte>
 800246c:	4603      	mov	r3, r0
 800246e:	461a      	mov	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	789b      	ldrb	r3, [r3, #2]
 8002478:	4618      	mov	r0, r3
 800247a:	f000 fa27 	bl	80028cc <RTC_Bcd2ToByte>
 800247e:	4603      	mov	r3, r0
 8002480:	461a      	mov	r2, r3
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	7bdb      	ldrb	r3, [r3, #15]
 800248a:	4618      	mov	r0, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	7b59      	ldrb	r1, [r3, #13]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	7b9b      	ldrb	r3, [r3, #14]
 8002494:	461a      	mov	r2, r3
 8002496:	f000 fb11 	bl	8002abc <RTC_WeekDayNum>
 800249a:	4603      	mov	r3, r0
 800249c:	461a      	mov	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	7b1a      	ldrb	r2, [r3, #12]
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 f90a 	bl	80026c4 <RTC_ReadTimeCounter>
 80024b0:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	4a26      	ldr	r2, [pc, #152]	@ (8002550 <HAL_RTC_SetDate+0x160>)
 80024b6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ba:	0adb      	lsrs	r3, r3, #11
 80024bc:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	2b18      	cmp	r3, #24
 80024c2:	d93a      	bls.n	800253a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	4a23      	ldr	r2, [pc, #140]	@ (8002554 <HAL_RTC_SetDate+0x164>)
 80024c8:	fba2 2303 	umull	r2, r3, r2, r3
 80024cc:	091b      	lsrs	r3, r3, #4
 80024ce:	4a22      	ldr	r2, [pc, #136]	@ (8002558 <HAL_RTC_SetDate+0x168>)
 80024d0:	fb02 f303 	mul.w	r3, r2, r3
 80024d4:	69fa      	ldr	r2, [r7, #28]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80024da:	69f9      	ldr	r1, [r7, #28]
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 f921 	bl	8002724 <RTC_WriteTimeCounter>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d007      	beq.n	80024f8 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2204      	movs	r2, #4
 80024ec:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2200      	movs	r2, #0
 80024f2:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e027      	b.n	8002548 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 f93a 	bl	8002772 <RTC_ReadAlarmCounter>
 80024fe:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002506:	d018      	beq.n	800253a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	429a      	cmp	r2, r3
 800250e:	d214      	bcs.n	800253a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002516:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800251a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800251c:	69b9      	ldr	r1, [r7, #24]
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f000 f940 	bl	80027a4 <RTC_WriteAlarmCounter>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d007      	beq.n	800253a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2204      	movs	r2, #4
 800252e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e006      	b.n	8002548 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2201      	movs	r2, #1
 800253e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3720      	adds	r7, #32
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	91a2b3c5 	.word	0x91a2b3c5
 8002554:	aaaaaaab 	.word	0xaaaaaaab
 8002558:	00015180 	.word	0x00015180

0800255c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 8002568:	f107 0314 	add.w	r3, r7, #20
 800256c:	2100      	movs	r1, #0
 800256e:	460a      	mov	r2, r1
 8002570:	801a      	strh	r2, [r3, #0]
 8002572:	460a      	mov	r2, r1
 8002574:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d002      	beq.n	8002582 <HAL_RTC_GetDate+0x26>
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e03a      	b.n	80025fc <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	2200      	movs	r2, #0
 800258c:	4619      	mov	r1, r3
 800258e:	68f8      	ldr	r0, [r7, #12]
 8002590:	f7ff fe56 	bl	8002240 <HAL_RTC_GetTime>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e02e      	b.n	80025fc <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	7b1a      	ldrb	r2, [r3, #12]
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	7bda      	ldrb	r2, [r3, #15]
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	7b5a      	ldrb	r2, [r3, #13]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	7b9a      	ldrb	r2, [r3, #14]
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d01a      	beq.n	80025fa <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	78db      	ldrb	r3, [r3, #3]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f000 f962 	bl	8002892 <RTC_ByteToBcd2>
 80025ce:	4603      	mov	r3, r0
 80025d0:	461a      	mov	r2, r3
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	785b      	ldrb	r3, [r3, #1]
 80025da:	4618      	mov	r0, r3
 80025dc:	f000 f959 	bl	8002892 <RTC_ByteToBcd2>
 80025e0:	4603      	mov	r3, r0
 80025e2:	461a      	mov	r2, r3
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	789b      	ldrb	r3, [r3, #2]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f000 f950 	bl	8002892 <RTC_ByteToBcd2>
 80025f2:	4603      	mov	r3, r0
 80025f4:	461a      	mov	r2, r3
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3718      	adds	r7, #24
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d011      	beq.n	800263e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d00a      	beq.n	800263e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f000 f815 	bl	8002658 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	685a      	ldr	r2, [r3, #4]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 0202 	bic.w	r2, r2, #2
 800263c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800263e:	4b05      	ldr	r3, [pc, #20]	@ (8002654 <HAL_RTC_AlarmIRQHandler+0x50>)
 8002640:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002644:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2201      	movs	r2, #1
 800264a:	745a      	strb	r2, [r3, #17]
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40010400 	.word	0x40010400

08002658 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr

0800266a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b084      	sub	sp, #16
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d101      	bne.n	8002680 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e01d      	b.n	80026bc <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 0208 	bic.w	r2, r2, #8
 800268e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002690:	f7fe fc48 	bl	8000f24 <HAL_GetTick>
 8002694:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002696:	e009      	b.n	80026ac <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002698:	f7fe fc44 	bl	8000f24 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80026a6:	d901      	bls.n	80026ac <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e007      	b.n	80026bc <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f003 0308 	and.w	r3, r3, #8
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d0ee      	beq.n	8002698 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3710      	adds	r7, #16
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b087      	sub	sp, #28
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80026cc:	2300      	movs	r3, #0
 80026ce:	827b      	strh	r3, [r7, #18]
 80026d0:	2300      	movs	r3, #0
 80026d2:	823b      	strh	r3, [r7, #16]
 80026d4:	2300      	movs	r3, #0
 80026d6:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80026d8:	2300      	movs	r3, #0
 80026da:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80026f4:	8a7a      	ldrh	r2, [r7, #18]
 80026f6:	8a3b      	ldrh	r3, [r7, #16]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d008      	beq.n	800270e <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80026fc:	8a3b      	ldrh	r3, [r7, #16]
 80026fe:	041a      	lsls	r2, r3, #16
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	b29b      	uxth	r3, r3
 8002708:	4313      	orrs	r3, r2
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	e004      	b.n	8002718 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800270e:	8a7b      	ldrh	r3, [r7, #18]
 8002710:	041a      	lsls	r2, r3, #16
 8002712:	89fb      	ldrh	r3, [r7, #14]
 8002714:	4313      	orrs	r3, r2
 8002716:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8002718:	697b      	ldr	r3, [r7, #20]
}
 800271a:	4618      	mov	r0, r3
 800271c:	371c      	adds	r7, #28
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr

08002724 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800272e:	2300      	movs	r3, #0
 8002730:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f85d 	bl	80027f2 <RTC_EnterInitMode>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d002      	beq.n	8002744 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	73fb      	strb	r3, [r7, #15]
 8002742:	e011      	b.n	8002768 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	683a      	ldr	r2, [r7, #0]
 800274a:	0c12      	lsrs	r2, r2, #16
 800274c:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	683a      	ldr	r2, [r7, #0]
 8002754:	b292      	uxth	r2, r2
 8002756:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f872 	bl	8002842 <RTC_ExitInitMode>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002768:	7bfb      	ldrb	r3, [r7, #15]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8002772:	b480      	push	{r7}
 8002774:	b085      	sub	sp, #20
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800277a:	2300      	movs	r3, #0
 800277c:	81fb      	strh	r3, [r7, #14]
 800277e:	2300      	movs	r3, #0
 8002780:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002790:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8002792:	89fb      	ldrh	r3, [r7, #14]
 8002794:	041a      	lsls	r2, r3, #16
 8002796:	89bb      	ldrh	r3, [r7, #12]
 8002798:	4313      	orrs	r3, r2
}
 800279a:	4618      	mov	r0, r3
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027ae:	2300      	movs	r3, #0
 80027b0:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 f81d 	bl	80027f2 <RTC_EnterInitMode>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d002      	beq.n	80027c4 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	73fb      	strb	r3, [r7, #15]
 80027c2:	e011      	b.n	80027e8 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	0c12      	lsrs	r2, r2, #16
 80027cc:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	683a      	ldr	r2, [r7, #0]
 80027d4:	b292      	uxth	r2, r2
 80027d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f000 f832 	bl	8002842 <RTC_ExitInitMode>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80027e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b084      	sub	sp, #16
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80027fe:	f7fe fb91 	bl	8000f24 <HAL_GetTick>
 8002802:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002804:	e009      	b.n	800281a <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002806:	f7fe fb8d 	bl	8000f24 <HAL_GetTick>
 800280a:	4602      	mov	r2, r0
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	1ad3      	subs	r3, r2, r3
 8002810:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002814:	d901      	bls.n	800281a <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e00f      	b.n	800283a <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 0320 	and.w	r3, r3, #32
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0ee      	beq.n	8002806 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f042 0210 	orr.w	r2, r2, #16
 8002836:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b084      	sub	sp, #16
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	685a      	ldr	r2, [r3, #4]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 0210 	bic.w	r2, r2, #16
 800285c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800285e:	f7fe fb61 	bl	8000f24 <HAL_GetTick>
 8002862:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002864:	e009      	b.n	800287a <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002866:	f7fe fb5d 	bl	8000f24 <HAL_GetTick>
 800286a:	4602      	mov	r2, r0
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002874:	d901      	bls.n	800287a <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e007      	b.n	800288a <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f003 0320 	and.w	r3, r3, #32
 8002884:	2b00      	cmp	r3, #0
 8002886:	d0ee      	beq.n	8002866 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002892:	b480      	push	{r7}
 8002894:	b085      	sub	sp, #20
 8002896:	af00      	add	r7, sp, #0
 8002898:	4603      	mov	r3, r0
 800289a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80028a0:	e005      	b.n	80028ae <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	3301      	adds	r3, #1
 80028a6:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80028a8:	79fb      	ldrb	r3, [r7, #7]
 80028aa:	3b0a      	subs	r3, #10
 80028ac:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	2b09      	cmp	r3, #9
 80028b2:	d8f6      	bhi.n	80028a2 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	011b      	lsls	r3, r3, #4
 80028ba:	b2da      	uxtb	r2, r3
 80028bc:	79fb      	ldrb	r3, [r7, #7]
 80028be:	4313      	orrs	r3, r2
 80028c0:	b2db      	uxtb	r3, r3
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	4603      	mov	r3, r0
 80028d4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	4613      	mov	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80028ec:	79fb      	ldrb	r3, [r7, #7]
 80028ee:	f003 030f 	and.w	r3, r3, #15
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	4413      	add	r3, r2
 80028fa:	b2db      	uxtb	r3, r3
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr

08002906 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
 800290e:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	617b      	str	r3, [r7, #20]
 8002914:	2300      	movs	r3, #0
 8002916:	613b      	str	r3, [r7, #16]
 8002918:	2300      	movs	r3, #0
 800291a:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	7bdb      	ldrb	r3, [r3, #15]
 8002924:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	7b5b      	ldrb	r3, [r3, #13]
 800292a:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	7b9b      	ldrb	r3, [r3, #14]
 8002930:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002932:	2300      	movs	r3, #0
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	e06f      	b.n	8002a18 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d011      	beq.n	8002962 <RTC_DateUpdate+0x5c>
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	2b03      	cmp	r3, #3
 8002942:	d00e      	beq.n	8002962 <RTC_DateUpdate+0x5c>
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	2b05      	cmp	r3, #5
 8002948:	d00b      	beq.n	8002962 <RTC_DateUpdate+0x5c>
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	2b07      	cmp	r3, #7
 800294e:	d008      	beq.n	8002962 <RTC_DateUpdate+0x5c>
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	2b08      	cmp	r3, #8
 8002954:	d005      	beq.n	8002962 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	2b0a      	cmp	r3, #10
 800295a:	d002      	beq.n	8002962 <RTC_DateUpdate+0x5c>
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	2b0c      	cmp	r3, #12
 8002960:	d117      	bne.n	8002992 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2b1e      	cmp	r3, #30
 8002966:	d803      	bhi.n	8002970 <RTC_DateUpdate+0x6a>
      {
        day++;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	3301      	adds	r3, #1
 800296c:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800296e:	e050      	b.n	8002a12 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	2b0c      	cmp	r3, #12
 8002974:	d005      	beq.n	8002982 <RTC_DateUpdate+0x7c>
        {
          month++;
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	3301      	adds	r3, #1
 800297a:	613b      	str	r3, [r7, #16]
          day = 1U;
 800297c:	2301      	movs	r3, #1
 800297e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002980:	e047      	b.n	8002a12 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002982:	2301      	movs	r3, #1
 8002984:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002986:	2301      	movs	r3, #1
 8002988:	60fb      	str	r3, [r7, #12]
          year++;
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	3301      	adds	r3, #1
 800298e:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8002990:	e03f      	b.n	8002a12 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b04      	cmp	r3, #4
 8002996:	d008      	beq.n	80029aa <RTC_DateUpdate+0xa4>
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	2b06      	cmp	r3, #6
 800299c:	d005      	beq.n	80029aa <RTC_DateUpdate+0xa4>
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	2b09      	cmp	r3, #9
 80029a2:	d002      	beq.n	80029aa <RTC_DateUpdate+0xa4>
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	2b0b      	cmp	r3, #11
 80029a8:	d10c      	bne.n	80029c4 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2b1d      	cmp	r3, #29
 80029ae:	d803      	bhi.n	80029b8 <RTC_DateUpdate+0xb2>
      {
        day++;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	3301      	adds	r3, #1
 80029b4:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80029b6:	e02c      	b.n	8002a12 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	3301      	adds	r3, #1
 80029bc:	613b      	str	r3, [r7, #16]
        day = 1U;
 80029be:	2301      	movs	r3, #1
 80029c0:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80029c2:	e026      	b.n	8002a12 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d123      	bne.n	8002a12 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2b1b      	cmp	r3, #27
 80029ce:	d803      	bhi.n	80029d8 <RTC_DateUpdate+0xd2>
      {
        day++;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	3301      	adds	r3, #1
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	e01c      	b.n	8002a12 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2b1c      	cmp	r3, #28
 80029dc:	d111      	bne.n	8002a02 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	4618      	mov	r0, r3
 80029e4:	f000 f838 	bl	8002a58 <RTC_IsLeapYear>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d003      	beq.n	80029f6 <RTC_DateUpdate+0xf0>
        {
          day++;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	3301      	adds	r3, #1
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	e00d      	b.n	8002a12 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	3301      	adds	r3, #1
 80029fa:	613b      	str	r3, [r7, #16]
          day = 1U;
 80029fc:	2301      	movs	r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	e007      	b.n	8002a12 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2b1d      	cmp	r3, #29
 8002a06:	d104      	bne.n	8002a12 <RTC_DateUpdate+0x10c>
      {
        month++;
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	3301      	adds	r3, #1
 8002a16:	60bb      	str	r3, [r7, #8]
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d38b      	bcc.n	8002938 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	b2da      	uxtb	r2, r3
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	b2d2      	uxtb	r2, r2
 8002a40:	4619      	mov	r1, r3
 8002a42:	6978      	ldr	r0, [r7, #20]
 8002a44:	f000 f83a 	bl	8002abc <RTC_WeekDayNum>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	731a      	strb	r2, [r3, #12]
}
 8002a50:	bf00      	nop
 8002a52:	3718      	adds	r7, #24
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002a62:	88fb      	ldrh	r3, [r7, #6]
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	e01d      	b.n	8002aae <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002a72:	88fb      	ldrh	r3, [r7, #6]
 8002a74:	4a10      	ldr	r2, [pc, #64]	@ (8002ab8 <RTC_IsLeapYear+0x60>)
 8002a76:	fba2 1203 	umull	r1, r2, r2, r3
 8002a7a:	0952      	lsrs	r2, r2, #5
 8002a7c:	2164      	movs	r1, #100	@ 0x64
 8002a7e:	fb01 f202 	mul.w	r2, r1, r2
 8002a82:	1a9b      	subs	r3, r3, r2
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e00f      	b.n	8002aae <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002a8e:	88fb      	ldrh	r3, [r7, #6]
 8002a90:	4a09      	ldr	r2, [pc, #36]	@ (8002ab8 <RTC_IsLeapYear+0x60>)
 8002a92:	fba2 1203 	umull	r1, r2, r2, r3
 8002a96:	09d2      	lsrs	r2, r2, #7
 8002a98:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002a9c:	fb01 f202 	mul.w	r2, r1, r2
 8002aa0:	1a9b      	subs	r3, r3, r2
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e000      	b.n	8002aae <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002aac:	2300      	movs	r3, #0
  }
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr
 8002ab8:	51eb851f 	.word	0x51eb851f

08002abc <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	70fb      	strb	r3, [r7, #3]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	60bb      	str	r3, [r7, #8]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002ada:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002adc:	78fb      	ldrb	r3, [r7, #3]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d82d      	bhi.n	8002b3e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002ae2:	78fa      	ldrb	r2, [r7, #3]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	4413      	add	r3, r2
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	1a9b      	subs	r3, r3, r2
 8002aee:	4a2c      	ldr	r2, [pc, #176]	@ (8002ba0 <RTC_WeekDayNum+0xe4>)
 8002af0:	fba2 2303 	umull	r2, r3, r2, r3
 8002af4:	085a      	lsrs	r2, r3, #1
 8002af6:	78bb      	ldrb	r3, [r7, #2]
 8002af8:	441a      	add	r2, r3
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	441a      	add	r2, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	3b01      	subs	r3, #1
 8002b02:	089b      	lsrs	r3, r3, #2
 8002b04:	441a      	add	r2, r3
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	4926      	ldr	r1, [pc, #152]	@ (8002ba4 <RTC_WeekDayNum+0xe8>)
 8002b0c:	fba1 1303 	umull	r1, r3, r1, r3
 8002b10:	095b      	lsrs	r3, r3, #5
 8002b12:	1ad2      	subs	r2, r2, r3
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	3b01      	subs	r3, #1
 8002b18:	4922      	ldr	r1, [pc, #136]	@ (8002ba4 <RTC_WeekDayNum+0xe8>)
 8002b1a:	fba1 1303 	umull	r1, r3, r1, r3
 8002b1e:	09db      	lsrs	r3, r3, #7
 8002b20:	4413      	add	r3, r2
 8002b22:	1d1a      	adds	r2, r3, #4
 8002b24:	4b20      	ldr	r3, [pc, #128]	@ (8002ba8 <RTC_WeekDayNum+0xec>)
 8002b26:	fba3 1302 	umull	r1, r3, r3, r2
 8002b2a:	1ad1      	subs	r1, r2, r3
 8002b2c:	0849      	lsrs	r1, r1, #1
 8002b2e:	440b      	add	r3, r1
 8002b30:	0899      	lsrs	r1, r3, #2
 8002b32:	460b      	mov	r3, r1
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	1a5b      	subs	r3, r3, r1
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	e029      	b.n	8002b92 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002b3e:	78fa      	ldrb	r2, [r7, #3]
 8002b40:	4613      	mov	r3, r2
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	4413      	add	r3, r2
 8002b46:	00db      	lsls	r3, r3, #3
 8002b48:	1a9b      	subs	r3, r3, r2
 8002b4a:	4a15      	ldr	r2, [pc, #84]	@ (8002ba0 <RTC_WeekDayNum+0xe4>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	085a      	lsrs	r2, r3, #1
 8002b52:	78bb      	ldrb	r3, [r7, #2]
 8002b54:	441a      	add	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	441a      	add	r2, r3
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	089b      	lsrs	r3, r3, #2
 8002b5e:	441a      	add	r2, r3
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	4910      	ldr	r1, [pc, #64]	@ (8002ba4 <RTC_WeekDayNum+0xe8>)
 8002b64:	fba1 1303 	umull	r1, r3, r1, r3
 8002b68:	095b      	lsrs	r3, r3, #5
 8002b6a:	1ad2      	subs	r2, r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	490d      	ldr	r1, [pc, #52]	@ (8002ba4 <RTC_WeekDayNum+0xe8>)
 8002b70:	fba1 1303 	umull	r1, r3, r1, r3
 8002b74:	09db      	lsrs	r3, r3, #7
 8002b76:	4413      	add	r3, r2
 8002b78:	1c9a      	adds	r2, r3, #2
 8002b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba8 <RTC_WeekDayNum+0xec>)
 8002b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b80:	1ad1      	subs	r1, r2, r3
 8002b82:	0849      	lsrs	r1, r1, #1
 8002b84:	440b      	add	r3, r1
 8002b86:	0899      	lsrs	r1, r3, #2
 8002b88:	460b      	mov	r3, r1
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	1a5b      	subs	r3, r3, r1
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	b2db      	uxtb	r3, r3
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	38e38e39 	.word	0x38e38e39
 8002ba4:	51eb851f 	.word	0x51eb851f
 8002ba8:	24924925 	.word	0x24924925

08002bac <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d027      	beq.n	8002c12 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d020      	beq.n	8002c12 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f003 0304 	and.w	r3, r3, #4
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00b      	beq.n	8002bf6 <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f000 f824 	bl	8002c2c <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f06f 0204 	mvn.w	r2, #4
 8002bec:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2204      	movs	r2, #4
 8002bf2:	745a      	strb	r2, [r3, #17]
 8002bf4:	e005      	b.n	8002c02 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 f80f 	bl	8002c1a <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0201 	bic.w	r2, r2, #1
 8002c10:	605a      	str	r2, [r3, #4]
    }
  }
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c1a:	b480      	push	{r7}
 8002c1c:	b083      	sub	sp, #12
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8002c22:	bf00      	nop
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bc80      	pop	{r7}
 8002c3c:	4770      	bx	lr
	...

08002c40 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8002c50:	4b07      	ldr	r3, [pc, #28]	@ (8002c70 <HAL_RTCEx_BKUPWrite+0x30>)
 8002c52:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	4413      	add	r3, r2
 8002c5c:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	b292      	uxth	r2, r2
 8002c64:	601a      	str	r2, [r3, #0]
}
 8002c66:	bf00      	nop
 8002c68:	371c      	adds	r7, #28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr
 8002c70:	40006c00 	.word	0x40006c00

08002c74 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 8002c86:	4b08      	ldr	r3, [pc, #32]	@ (8002ca8 <HAL_RTCEx_BKUPRead+0x34>)
 8002c88:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	4413      	add	r3, r2
 8002c92:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 8002c9c:	68bb      	ldr	r3, [r7, #8]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr
 8002ca8:	40006c00 	.word	0x40006c00

08002cac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e076      	b.n	8002dac <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d108      	bne.n	8002cd8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cce:	d009      	beq.n	8002ce4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	61da      	str	r2, [r3, #28]
 8002cd6:	e005      	b.n	8002ce4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d106      	bne.n	8002d04 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7fd ffea 	bl	8000cd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2202      	movs	r2, #2
 8002d08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d1a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	431a      	orrs	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	f003 0301 	and.w	r3, r3, #1
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d54:	431a      	orrs	r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d68:	ea42 0103 	orr.w	r1, r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d70:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	0c1a      	lsrs	r2, r3, #16
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f002 0204 	and.w	r2, r2, #4
 8002d8a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	69da      	ldr	r2, [r3, #28]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d9a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002daa:	2300      	movs	r3, #0
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b088      	sub	sp, #32
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	603b      	str	r3, [r7, #0]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002dc4:	f7fe f8ae 	bl	8000f24 <HAL_GetTick>
 8002dc8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002dca:	88fb      	ldrh	r3, [r7, #6]
 8002dcc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d001      	beq.n	8002dde <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002dda:	2302      	movs	r3, #2
 8002ddc:	e12a      	b.n	8003034 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d002      	beq.n	8002dea <HAL_SPI_Transmit+0x36>
 8002de4:	88fb      	ldrh	r3, [r7, #6]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d101      	bne.n	8002dee <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e122      	b.n	8003034 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d101      	bne.n	8002dfc <HAL_SPI_Transmit+0x48>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	e11b      	b.n	8003034 <HAL_SPI_Transmit+0x280>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2203      	movs	r2, #3
 8002e08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	68ba      	ldr	r2, [r7, #8]
 8002e16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	88fa      	ldrh	r2, [r7, #6]
 8002e1c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	88fa      	ldrh	r2, [r7, #6]
 8002e22:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	2200      	movs	r2, #0
 8002e34:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e4a:	d10f      	bne.n	8002e6c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e76:	2b40      	cmp	r3, #64	@ 0x40
 8002e78:	d007      	beq.n	8002e8a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e92:	d152      	bne.n	8002f3a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d002      	beq.n	8002ea2 <HAL_SPI_Transmit+0xee>
 8002e9c:	8b7b      	ldrh	r3, [r7, #26]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d145      	bne.n	8002f2e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	881a      	ldrh	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	1c9a      	adds	r2, r3, #2
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002ec6:	e032      	b.n	8002f2e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d112      	bne.n	8002efc <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eda:	881a      	ldrh	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee6:	1c9a      	adds	r2, r3, #2
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002efa:	e018      	b.n	8002f2e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002efc:	f7fe f812 	bl	8000f24 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d803      	bhi.n	8002f14 <HAL_SPI_Transmit+0x160>
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002f12:	d102      	bne.n	8002f1a <HAL_SPI_Transmit+0x166>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d109      	bne.n	8002f2e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e082      	b.n	8003034 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1c7      	bne.n	8002ec8 <HAL_SPI_Transmit+0x114>
 8002f38:	e053      	b.n	8002fe2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d002      	beq.n	8002f48 <HAL_SPI_Transmit+0x194>
 8002f42:	8b7b      	ldrh	r3, [r7, #26]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d147      	bne.n	8002fd8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	330c      	adds	r3, #12
 8002f52:	7812      	ldrb	r2, [r2, #0]
 8002f54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5a:	1c5a      	adds	r2, r3, #1
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002f6e:	e033      	b.n	8002fd8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d113      	bne.n	8002fa6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	330c      	adds	r3, #12
 8002f88:	7812      	ldrb	r2, [r2, #0]
 8002f8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f90:	1c5a      	adds	r2, r3, #1
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	b29a      	uxth	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002fa4:	e018      	b.n	8002fd8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fa6:	f7fd ffbd 	bl	8000f24 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d803      	bhi.n	8002fbe <HAL_SPI_Transmit+0x20a>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fbc:	d102      	bne.n	8002fc4 <HAL_SPI_Transmit+0x210>
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d109      	bne.n	8002fd8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e02d      	b.n	8003034 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1c6      	bne.n	8002f70 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fe2:	69fa      	ldr	r2, [r7, #28]
 8002fe4:	6839      	ldr	r1, [r7, #0]
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f8b0 	bl	800314c <SPI_EndRxTxTransaction>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d002      	beq.n	8002ff8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10a      	bne.n	8003016 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	617b      	str	r3, [r7, #20]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	617b      	str	r3, [r7, #20]
 8003014:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2201      	movs	r2, #1
 800301a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e000      	b.n	8003034 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003032:	2300      	movs	r3, #0
  }
}
 8003034:	4618      	mov	r0, r3
 8003036:	3720      	adds	r7, #32
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	4613      	mov	r3, r2
 800304a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800304c:	f7fd ff6a 	bl	8000f24 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003054:	1a9b      	subs	r3, r3, r2
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	4413      	add	r3, r2
 800305a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800305c:	f7fd ff62 	bl	8000f24 <HAL_GetTick>
 8003060:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003062:	4b39      	ldr	r3, [pc, #228]	@ (8003148 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	015b      	lsls	r3, r3, #5
 8003068:	0d1b      	lsrs	r3, r3, #20
 800306a:	69fa      	ldr	r2, [r7, #28]
 800306c:	fb02 f303 	mul.w	r3, r2, r3
 8003070:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003072:	e054      	b.n	800311e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800307a:	d050      	beq.n	800311e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800307c:	f7fd ff52 	bl	8000f24 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	69fa      	ldr	r2, [r7, #28]
 8003088:	429a      	cmp	r2, r3
 800308a:	d902      	bls.n	8003092 <SPI_WaitFlagStateUntilTimeout+0x56>
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d13d      	bne.n	800310e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80030a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80030aa:	d111      	bne.n	80030d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030b4:	d004      	beq.n	80030c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030be:	d107      	bne.n	80030d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030d8:	d10f      	bne.n	80030fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030e8:	601a      	str	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2201      	movs	r2, #1
 80030fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e017      	b.n	800313e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d101      	bne.n	8003118 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	3b01      	subs	r3, #1
 800311c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	4013      	ands	r3, r2
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	429a      	cmp	r2, r3
 800312c:	bf0c      	ite	eq
 800312e:	2301      	moveq	r3, #1
 8003130:	2300      	movne	r3, #0
 8003132:	b2db      	uxtb	r3, r3
 8003134:	461a      	mov	r2, r3
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	429a      	cmp	r2, r3
 800313a:	d19b      	bne.n	8003074 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3720      	adds	r7, #32
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	2000041c 	.word	0x2000041c

0800314c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af02      	add	r7, sp, #8
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	2201      	movs	r2, #1
 8003160:	2102      	movs	r1, #2
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f7ff ff6a 	bl	800303c <SPI_WaitFlagStateUntilTimeout>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d007      	beq.n	800317e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003172:	f043 0220 	orr.w	r2, r3, #32
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e013      	b.n	80031a6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	2200      	movs	r2, #0
 8003186:	2180      	movs	r1, #128	@ 0x80
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f7ff ff57 	bl	800303c <SPI_WaitFlagStateUntilTimeout>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003198:	f043 0220 	orr.w	r2, r3, #32
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e000      	b.n	80031a6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <memset>:
 80031ae:	4603      	mov	r3, r0
 80031b0:	4402      	add	r2, r0
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d100      	bne.n	80031b8 <memset+0xa>
 80031b6:	4770      	bx	lr
 80031b8:	f803 1b01 	strb.w	r1, [r3], #1
 80031bc:	e7f9      	b.n	80031b2 <memset+0x4>
	...

080031c0 <__libc_init_array>:
 80031c0:	b570      	push	{r4, r5, r6, lr}
 80031c2:	2600      	movs	r6, #0
 80031c4:	4d0c      	ldr	r5, [pc, #48]	@ (80031f8 <__libc_init_array+0x38>)
 80031c6:	4c0d      	ldr	r4, [pc, #52]	@ (80031fc <__libc_init_array+0x3c>)
 80031c8:	1b64      	subs	r4, r4, r5
 80031ca:	10a4      	asrs	r4, r4, #2
 80031cc:	42a6      	cmp	r6, r4
 80031ce:	d109      	bne.n	80031e4 <__libc_init_array+0x24>
 80031d0:	f000 f81a 	bl	8003208 <_init>
 80031d4:	2600      	movs	r6, #0
 80031d6:	4d0a      	ldr	r5, [pc, #40]	@ (8003200 <__libc_init_array+0x40>)
 80031d8:	4c0a      	ldr	r4, [pc, #40]	@ (8003204 <__libc_init_array+0x44>)
 80031da:	1b64      	subs	r4, r4, r5
 80031dc:	10a4      	asrs	r4, r4, #2
 80031de:	42a6      	cmp	r6, r4
 80031e0:	d105      	bne.n	80031ee <__libc_init_array+0x2e>
 80031e2:	bd70      	pop	{r4, r5, r6, pc}
 80031e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031e8:	4798      	blx	r3
 80031ea:	3601      	adds	r6, #1
 80031ec:	e7ee      	b.n	80031cc <__libc_init_array+0xc>
 80031ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80031f2:	4798      	blx	r3
 80031f4:	3601      	adds	r6, #1
 80031f6:	e7f2      	b.n	80031de <__libc_init_array+0x1e>
 80031f8:	0800327c 	.word	0x0800327c
 80031fc:	0800327c 	.word	0x0800327c
 8003200:	0800327c 	.word	0x0800327c
 8003204:	08003280 	.word	0x08003280

08003208 <_init>:
 8003208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320a:	bf00      	nop
 800320c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800320e:	bc08      	pop	{r3}
 8003210:	469e      	mov	lr, r3
 8003212:	4770      	bx	lr

08003214 <_fini>:
 8003214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003216:	bf00      	nop
 8003218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800321a:	bc08      	pop	{r3}
 800321c:	469e      	mov	lr, r3
 800321e:	4770      	bx	lr
