Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-DM3J0OT
Date:        Fri Mar 23 15:34:32 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch padiwalcd_padiwalcd_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Mar 23 15:34:33 2018

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr to C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srf
log file: "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr"
Running: padiwalcd in foreground

Running proj_1|padiwalcd

Running: compile (Compile) on proj_1|padiwalcd
# Fri Mar 23 15:34:34 2018

Running: compile_flow (Compile Process) on proj_1|padiwalcd
# Fri Mar 23 15:34:34 2018

Running: compiler (Compile Input) on proj_1|padiwalcd
# Fri Mar 23 15:34:34 2018
compiler exited with errors
Job failed on: proj_1|padiwalcd

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\synlog\padiwalcd_padiwalcd_compiler.srr"
# Fri Mar 23 15:34:36 2018

Return Code: 2
Run Time:00h:00m:02s
Complete: Compile Process on proj_1|padiwalcd
Complete: Compile on proj_1|padiwalcd
Complete: Logic Synthesis on proj_1|padiwalcd
Copied C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srr to C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\padiwalcd_padiwalcd.srf
Error: At line 79 while processing "padiwalcd_padiwalcd_synplify.tcl"
0
TCL script complete: "padiwalcd_padiwalcd_synplify.tcl"
TCL script had errors: "padiwalcd_padiwalcd_synplify.tcl"
exit status=9
exit status=9
Save changes for project:
C:\Users\lavry\Google Drive\FPGA_programming\padiwa\trb3\padiwa\project\padiwalcd\proj_1.prj
batch mode default:no
