Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  7 18:03:28 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.338     -134.961                    189                  756        0.101        0.000                      0                  756        4.500        0.000                       0                   267  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.338     -134.961                    189                  756        0.101        0.000                      0                  756        4.500        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          189  Failing Endpoints,  Worst Slack       -2.338ns,  Total Violation     -134.961ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_three_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.242ns  (logic 5.445ns (44.478%)  route 6.797ns (55.522%))
  Logic Levels:           9  (DSP48E1=1 LUT5=1 LUT6=6 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[13])
                                                      3.656    13.574 r  man/alu16/mult/out0/P[13]
                         net (fo=1, routed)           0.781    14.355    man/alu16/mult/out0_n_92
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.479 r  man/alu16/mult/M_reg_current_colour_q[13]_i_5/O
                         net (fo=2, routed)           0.173    14.652    man/regfile/out[13]
    SLICE_X56Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.776 r  man/regfile/M_reg_current_colour_q[13]_i_1/O
                         net (fo=16, routed)          0.968    15.744    man/regfile/M_alu16_out[13]
    SLICE_X56Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.868 r  man/regfile/FSM_sequential_M_phase_three_q[1]_i_4/O
                         net (fo=1, routed)           0.422    16.290    man/regfile/FSM_sequential_M_phase_three_q[1]_i_4_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124    16.414 r  man/regfile/FSM_sequential_M_phase_three_q[1]_i_2/O
                         net (fo=2, routed)           0.481    16.895    man/regfile/FSM_sequential_M_phase_three_q[1]_i_2_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.019 r  man/regfile/FSM_sequential_M_phase_three_q[1]_i_1/O
                         net (fo=1, routed)           0.358    17.377    man/M_phase_three_d[1]
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.841    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[1]/C
                         clock pessimism              0.294    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)       -0.061    15.039    man/FSM_sequential_M_phase_three_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -17.377    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_three_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.274ns  (logic 5.445ns (44.363%)  route 6.829ns (55.637%))
  Logic Levels:           9  (DSP48E1=1 LUT5=1 LUT6=6 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656    13.574 f  man/alu16/mult/out0/P[3]
                         net (fo=1, routed)           0.803    14.376    man/alu16/mult/out0_n_102
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.500 f  man/alu16/mult/M_reg_current_colour_q[3]_i_4/O
                         net (fo=3, routed)           0.336    14.837    man/regfile/out[3]
    SLICE_X54Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.961 f  man/regfile/M_reg_current_colour_q[3]_i_1_replica/O
                         net (fo=14, routed)          0.961    15.921    man/regfile/M_alu16_out[3]_repN
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124    16.045 f  man/regfile/FSM_sequential_M_phase_three_q[4]_i_5_comp/O
                         net (fo=4, routed)           0.815    16.860    man/regfile/FSM_sequential_M_phase_three_q[4]_i_5_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I2_O)        0.124    16.984 r  man/regfile/FSM_sequential_M_phase_three_q[2]_i_2/O
                         net (fo=1, routed)           0.301    17.285    man/regfile/FSM_sequential_M_phase_three_q[2]_i_2_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.409 r  man/regfile/FSM_sequential_M_phase_three_q[2]_i_1/O
                         net (fo=1, routed)           0.000    17.409    man/M_phase_three_d[2]
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.841    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[2]/C
                         clock pessimism              0.294    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.031    15.131    man/FSM_sequential_M_phase_three_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -17.409    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.249ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_three_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.256ns  (logic 5.445ns (44.429%)  route 6.811ns (55.571%))
  Logic Levels:           9  (DSP48E1=1 LUT5=1 LUT6=6 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656    13.574 f  man/alu16/mult/out0/P[3]
                         net (fo=1, routed)           0.803    14.376    man/alu16/mult/out0_n_102
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.500 f  man/alu16/mult/M_reg_current_colour_q[3]_i_4/O
                         net (fo=3, routed)           0.336    14.837    man/regfile/out[3]
    SLICE_X54Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.961 f  man/regfile/M_reg_current_colour_q[3]_i_1_replica/O
                         net (fo=14, routed)          0.961    15.921    man/regfile/M_alu16_out[3]_repN
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124    16.045 f  man/regfile/FSM_sequential_M_phase_three_q[4]_i_5_comp/O
                         net (fo=4, routed)           0.622    16.667    man/regfile/FSM_sequential_M_phase_three_q[4]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.124    16.791 f  man/regfile/FSM_sequential_M_phase_three_q[0]_i_3_comp_1/O
                         net (fo=1, routed)           0.476    17.267    man/regfile/FSM_sequential_M_phase_three_q[0]_i_3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.391 r  man/regfile/FSM_sequential_M_phase_three_q[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    17.391    man/M_phase_three_d[0]
    SLICE_X56Y24         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.841    man/CLK
    SLICE_X56Y24         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[0]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.077    15.142    man/FSM_sequential_M_phase_three_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -17.391    
  -------------------------------------------------------------------
                         slack                                 -2.249    

Slack (VIOLATED) :        -2.192ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_three_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.203ns  (logic 5.445ns (44.622%)  route 6.758ns (55.378%))
  Logic Levels:           9  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[8])
                                                      3.656    13.574 f  man/alu16/mult/out0/P[8]
                         net (fo=1, routed)           0.624    14.198    man/regfile/out0_n_97_alias
    SLICE_X55Y29         LUT4 (Prop_lut4_I2_O)        0.124    14.322 f  man/regfile/M_reg_current_colour_q[8]_i_1_comp/O
                         net (fo=15, routed)          0.871    15.193    man/regfile/M_alu16_out[8]
    SLICE_X54Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.317 f  man/regfile/FSM_sequential_M_phase_three_q[1]_i_3_comp_1/O
                         net (fo=4, routed)           0.587    15.904    man/regfile/FSM_sequential_M_phase_three_q[1]_i_3_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I4_O)        0.124    16.028 f  man/regfile/FSM_sequential_M_phase_three_q[4]_i_4/O
                         net (fo=4, routed)           0.420    16.448    man/regfile/FSM_sequential_M_phase_three_q[4]_i_4_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.124    16.572 r  man/regfile/FSM_sequential_M_phase_three_q[3]_i_3_comp/O
                         net (fo=1, routed)           0.642    17.214    man/regfile/FSM_sequential_M_phase_three_q[3]_i_3_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.338 r  man/regfile/FSM_sequential_M_phase_three_q[3]_i_1/O
                         net (fo=1, routed)           0.000    17.338    man/M_phase_three_d[3]
    SLICE_X56Y24         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.841    man/CLK
    SLICE_X56Y24         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[3]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)        0.081    15.146    man/FSM_sequential_M_phase_three_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -17.338    
  -------------------------------------------------------------------
                         slack                                 -2.192    

Slack (VIOLATED) :        -2.087ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_three_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.084ns  (logic 5.445ns (45.060%)  route 6.639ns (54.940%))
  Logic Levels:           9  (DSP48E1=1 LUT5=1 LUT6=6 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[3])
                                                      3.656    13.574 f  man/alu16/mult/out0/P[3]
                         net (fo=1, routed)           0.803    14.376    man/alu16/mult/out0_n_102
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.124    14.500 f  man/alu16/mult/M_reg_current_colour_q[3]_i_4/O
                         net (fo=3, routed)           0.336    14.837    man/regfile/out[3]
    SLICE_X54Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.961 f  man/regfile/M_reg_current_colour_q[3]_i_1_replica/O
                         net (fo=14, routed)          0.961    15.921    man/regfile/M_alu16_out[3]_repN
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124    16.045 f  man/regfile/FSM_sequential_M_phase_three_q[4]_i_5_comp/O
                         net (fo=4, routed)           0.619    16.664    man/regfile/FSM_sequential_M_phase_three_q[4]_i_5_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I1_O)        0.124    16.788 r  man/regfile/FSM_sequential_M_phase_three_q[4]_i_3_comp/O
                         net (fo=2, routed)           0.307    17.095    man/regfile/FSM_sequential_M_phase_three_q[4]_i_3_n_0
    SLICE_X57Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.219 r  man/regfile/FSM_sequential_M_phase_three_q[4]_i_2/O
                         net (fo=1, routed)           0.000    17.219    man/M_phase_three_d[4]
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.841    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
                         clock pessimism              0.294    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.032    15.132    man/FSM_sequential_M_phase_three_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -17.219    
  -------------------------------------------------------------------
                         slack                                 -2.087    

Slack (VIOLATED) :        -1.352ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.213ns  (logic 5.073ns (45.240%)  route 6.140ns (54.760%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    13.574 r  man/alu16/mult/out0/P[6]
                         net (fo=2, routed)           0.706    14.280    man/alu16/mult/out0_n_99
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  man/alu16/mult/M_reg_current_colour_q[6]_i_4/O
                         net (fo=4, routed)           0.692    15.096    man/regfile/out[6]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.220 r  man/regfile/M_reg_current_colour_q[6]_i_1/O
                         net (fo=14, routed)          1.128    16.349    man/regfile/M_alu16_out[6]
    SLICE_X55Y25         FDRE                                         r  man/regfile/M_reg_temp_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.840    man/regfile/CLK
    SLICE_X55Y25         FDRE                                         r  man/regfile/M_reg_temp_counter_q_reg[6]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y25         FDRE (Setup_fdre_C_D)       -0.067    14.997    man/regfile/M_reg_temp_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -16.349    
  -------------------------------------------------------------------
                         slack                                 -1.352    

Slack (VIOLATED) :        -1.291ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_colour_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.175ns  (logic 5.073ns (45.396%)  route 6.102ns (54.604%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    13.574 r  man/alu16/mult/out0/P[6]
                         net (fo=2, routed)           0.706    14.280    man/alu16/mult/out0_n_99
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  man/alu16/mult/M_reg_current_colour_q[6]_i_4/O
                         net (fo=4, routed)           0.692    15.096    man/regfile/out[6]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.220 r  man/regfile/M_reg_current_colour_q[6]_i_1/O
                         net (fo=14, routed)          1.090    16.310    man/regfile/M_alu16_out[6]
    SLICE_X57Y26         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.438    14.843    man/regfile/CLK
    SLICE_X57Y26         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[6]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)       -0.061    15.019    man/regfile/M_reg_current_colour_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -16.310    
  -------------------------------------------------------------------
                         slack                                 -1.291    

Slack (VIOLATED) :        -1.229ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_guess_helper_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.165ns  (logic 5.073ns (45.437%)  route 6.092ns (54.563%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    13.574 r  man/alu16/mult/out0/P[6]
                         net (fo=2, routed)           0.706    14.280    man/alu16/mult/out0_n_99
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  man/alu16/mult/M_reg_current_colour_q[6]_i_4/O
                         net (fo=4, routed)           0.692    15.096    man/regfile/out[6]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.220 r  man/regfile/M_reg_current_colour_q[6]_i_1/O
                         net (fo=14, routed)          1.080    16.300    man/regfile/M_alu16_out[6]
    SLICE_X58Y26         FDRE                                         r  man/regfile/M_reg_guess_helper_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.503    14.908    man/regfile/CLK
    SLICE_X58Y26         FDRE                                         r  man/regfile/M_reg_guess_helper_q_reg[6]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.061    15.071    man/regfile/M_reg_guess_helper_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.219ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_colour_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 5.073ns (45.773%)  route 6.010ns (54.227%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[5])
                                                      3.656    13.574 r  man/alu16/mult/out0/P[5]
                         net (fo=2, routed)           0.891    14.465    man/alu16/mult/out0_n_100
    SLICE_X54Y18         LUT6 (Prop_lut6_I1_O)        0.124    14.589 r  man/alu16/mult/M_reg_current_colour_q[5]_i_4/O
                         net (fo=2, routed)           0.306    14.895    man/regfile/out[5]
    SLICE_X55Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.019 r  man/regfile/M_reg_current_colour_q[5]_i_1_replica/O
                         net (fo=15, routed)          1.200    16.218    man/regfile/M_alu16_out[5]_repN
    SLICE_X57Y26         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.438    14.843    man/regfile/CLK
    SLICE_X57Y26         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[5]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y26         FDRE (Setup_fdre_C_D)       -0.081    14.999    man/regfile/M_reg_current_colour_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -16.218    
  -------------------------------------------------------------------
                         slack                                 -1.219    

Slack (VIOLATED) :        -1.213ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_three_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_hint_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.127ns  (logic 5.073ns (45.592%)  route 6.054ns (54.408%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     5.135    man/CLK
    SLICE_X57Y25         FDRE                                         r  man/FSM_sequential_M_phase_three_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  man/FSM_sequential_M_phase_three_q_reg[4]/Q
                         net (fo=86, routed)          1.337     6.928    man/alu16/add/Q[4]
    SLICE_X56Y30         LUT5 (Prop_lut5_I1_O)        0.124     7.052 r  man/alu16/add/out0_i_47/O
                         net (fo=20, routed)          1.029     8.081    man/regfile/M_regfile_rb[3]
    SLICE_X55Y24         MUXF8 (Prop_muxf8_S_O)       0.273     8.354 r  man/regfile/out0_i_44/O
                         net (fo=2, routed)           0.640     8.994    man/regfile/M_regfile_rb_data[4]
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.316     9.310 r  man/regfile/out0_i_12/O
                         net (fo=7, routed)           0.607     9.918    man/alu16/mult/M_alu16_b[4]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[4]_P[6])
                                                      3.656    13.574 r  man/alu16/mult/out0/P[6]
                         net (fo=2, routed)           0.706    14.280    man/alu16/mult/out0_n_99
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.124    14.404 r  man/alu16/mult/M_reg_current_colour_q[6]_i_4/O
                         net (fo=4, routed)           0.692    15.096    man/regfile/out[6]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    15.220 r  man/regfile/M_reg_current_colour_q[6]_i_1/O
                         net (fo=14, routed)          1.042    16.262    man/regfile/M_alu16_out[6]
    SLICE_X58Y25         FDRE                                         r  man/regfile/M_reg_hint_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.501    14.906    man/regfile/CLK
    SLICE_X58Y25         FDRE                                         r  man/regfile/M_reg_hint_q_reg[6]/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.081    15.049    man/regfile/M_reg_hint_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -16.262    
  -------------------------------------------------------------------
                         slack                                 -1.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.986 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_7
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.997 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.022 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.022 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.022    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_6
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y50         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X55Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X55Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector_gen_0[0].buttondetector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y48         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.750    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]
    SLICE_X54Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.000     1.795    buttondetector_gen_0[0].buttondetector/M_buttoncond_out[0]
    SLICE_X54Y48         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.838     2.028    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X54Y48         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                         clock pessimism             -0.504     1.524    
    SLICE_X54Y48         FDRE (Hold_fdre_C_D)         0.120     1.644    buttondetector_gen_0[0].buttondetector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_6
    SLICE_X55Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X55Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y51         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.305%)  route 0.120ns (21.695%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.511    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y49         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.771    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.931 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.932    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.971 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X55Y52         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     2.025    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X55Y52         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.105     1.885    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y47   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y48   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y50   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y50   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y51   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y52   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   man/FSM_sequential_M_phase_three_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   man/FSM_sequential_M_phase_three_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   man/FSM_sequential_M_phase_three_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   man/FSM_sequential_M_phase_three_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y25   man/FSM_sequential_M_phase_three_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   man/regfile/M_reg_code_helper_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   man/regfile/M_reg_code_helper_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   man/regfile/M_reg_code_helper_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   man/regfile/M_reg_code_helper_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y26   man/regfile/M_reg_code_helper_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y47   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y47   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y48   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y48   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y48   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y48   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C



