 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SEC_DED_encoder
Version: Q-2019.12-SP5-5
Date   : Mon Sep 11 18:06:15 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: message[60]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[60] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.06       0.06 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.51 f
  codeword[5] (out)                        0.00       0.51 f
  data arrival time                                   0.51

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: message[26]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[26] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.06       0.06 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.51 f
  codeword[5] (out)                        0.00       0.51 f
  data arrival time                                   0.51

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: message[60]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[60] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.06       0.06 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.51 f
  codeword[5] (out)                        0.00       0.51 f
  data arrival time                                   0.51

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: message[26]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[26] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.05       0.05 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.50 f
  codeword[5] (out)                        0.00       0.50 f
  data arrival time                                   0.50

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: message[60]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[60] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.06       0.06 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.50 f
  codeword[5] (out)                        0.00       0.50 f
  data arrival time                                   0.50

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: message[60]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[60] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.06       0.06 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.50 f
  codeword[5] (out)                        0.00       0.50 f
  data arrival time                                   0.50

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: message[60]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[60] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.06       0.06 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.50 f
  codeword[5] (out)                        0.00       0.50 f
  data arrival time                                   0.50

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: message[60]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[60] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.06       0.06 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.50 f
  codeword[5] (out)                        0.00       0.50 f
  data arrival time                                   0.50

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: message[60]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[60] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.05       0.05 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.50 f
  codeword[5] (out)                        0.00       0.50 f
  data arrival time                                   0.50

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: message[26]
              (input port clocked by vclk)
  Endpoint: codeword[5]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DED_encoder    ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[26] (in)                         0.00       0.00 f
  U151/X (STP_AO2BB2_0P5)                  0.06       0.06 f
  U152/X (STP_EO3_0P5)                     0.09       0.15 f
  U153/X (STP_EO3_0P5)                     0.09       0.24 f
  U154/X (STP_EO3_0P5)                     0.09       0.33 f
  U155/X (STP_EO3_0P5)                     0.09       0.42 f
  U156/X (STP_EO3_0P5)                     0.08       0.50 f
  codeword[5] (out)                        0.00       0.50 f
  data arrival time                                   0.50

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.10


1
