INFO: [HLS 200-10] Running '/home/omerfaruk/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'omerfaruk' on host 'DarkChocolate' (Linux_x86_64 version 6.5.0-26-generic) on Mon Apr 01 17:39:15 +03 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/omerfaruk/Projects/okul/BOB'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/omerfaruk/Projects/okul/BOB/BOB/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/omerfaruk/Projects/okul/BOB/BOB/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project BOB 
INFO: [HLS 200-10] Opening project '/home/omerfaruk/Projects/okul/BOB/BOB'.
INFO: [HLS 200-1510] Running: set_top divider 
INFO: [HLS 200-1510] Running: add_files div.cpp 
INFO: [HLS 200-10] Adding design file 'div.cpp' to the project
INFO: [HLS 200-1510] Running: add_files div.hpp 
INFO: [HLS 200-10] Adding design file 'div.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_div.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_div.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/omerfaruk/Projects/okul/BOB/BOB/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./BOB/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name divider divider 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 232.332 MB.
INFO: [HLS 200-10] Analyzing design file 'div.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.73 seconds. CPU system time: 0.8 seconds. Elapsed time: 6.53 seconds; current allocated memory: 233.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,953 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 534 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 335 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 311 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/BOB/BOB/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_3' (div.cpp:164:20) in function 'leading_zero_count' completely with a factor of 2 (div.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_2' (div.cpp:152:20) in function 'leading_zero_count' completely with a factor of 4 (div.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_139_1' (div.cpp:139:20) in function 'leading_zero_count' completely with a factor of 8 (div.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'leading_zero_count(ap_uint<32>)' into 'divider(in_type)' (div.cpp:32:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.49 seconds. Elapsed time: 8.03 seconds; current allocated memory: 236.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 237.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 238.539 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (div.cpp:113:32) to (div.cpp:66:7) in function 'divider'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (div.cpp:222:2) to (div.cpp:243:2) in function 'LUT'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'LUT' (div.cpp:222:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 261.539 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 262.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'divider' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LUT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 263.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 263.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 265.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 265.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LUT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LUT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 265.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divider' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'divider/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'divider' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_33ns_97_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divider'.
INFO: [RTMG 210-279] Implementing memory 'divider_divLUT_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'divider_shamtLUT_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 266.512 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 272.055 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 280.578 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for divider.
INFO: [VLOG 209-307] Generating Verilog RTL for divider.
INFO: [HLS 200-789] **** Estimated Fmax: 138.89 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.78 seconds. CPU system time: 1.43 seconds. Elapsed time: 15.72 seconds; current allocated memory: 48.453 MB.
INFO: [HLS 200-112] Total CPU user time: 11.74 seconds. Total CPU system time: 1.83 seconds. Total elapsed time: 20.34 seconds; peak allocated memory: 280.785 MB.
