
---------- Begin Simulation Statistics ----------
final_tick                               161963288125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2150                       # Simulator instruction rate (inst/s)
host_mem_usage                               23520724                       # Number of bytes of host memory used
host_op_rate                                     2203                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 63333.56                       # Real time elapsed on the host
host_tick_rate                                 789621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136153226                       # Number of instructions simulated
sim_ops                                     139517193                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050010                       # Number of seconds simulated
sim_ticks                                 50009508125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.433195                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  251360                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               333222                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4521                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20145                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            314992                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52111                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9543                       # Number of indirect misses.
system.cpu.branchPred.lookups                  574913                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  100236                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5851                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3215171                       # Number of instructions committed
system.cpu.committedOps                       3570755                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.750876                       # CPI: cycles per instruction
system.cpu.discardedOps                         60413                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1818996                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            793439                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           361397                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7586556                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.266604                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4506                       # number of quiesce instructions executed
system.cpu.numCycles                         12059707                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4506                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2130187     59.66%     59.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14277      0.40%     60.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                 872201     24.43%     84.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                554090     15.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3570755                       # Class of committed instruction
system.cpu.quiesceCycles                     67955506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4473151                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          297                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2024544                       # Transaction distribution
system.membus.trans_dist::ReadResp            2029090                       # Transaction distribution
system.membus.trans_dist::WriteReq            1244338                       # Transaction distribution
system.membus.trans_dist::WriteResp           1244334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3782                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2339                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1724                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1725                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            464                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4082                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         1242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       107722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6447458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6447458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6556422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       592704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       751280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    206317236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    206317236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               207098212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3280246                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000099                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009953                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3279921     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     325      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3280246                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8955167465                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90728999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2077062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17940620                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           82847128                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12535434170                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            2326000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982853                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931412                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914265                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9828531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2539657                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2539643                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4207999                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4207999                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43804                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       291076                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       344324                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       139264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12800266                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12980490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13495298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2354                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        68837                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4656208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5508176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2228224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    204803948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    207687532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    214872600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22852593001                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         14894591                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          751                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18349045408                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11832304000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1933312                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       346112                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11794237                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     13104708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862825                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38658889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862825                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897119                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13759943                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11794237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     13104708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13759943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13759943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     52418832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       698880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13759943                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20639915                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897119                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027614                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924733                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897119                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19657062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3010468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28564648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2019962                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2019962                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1203769                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1203764                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       118914                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6310003                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6447457                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3804240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    201920076                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    206317236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4067895                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4067895    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4067895                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9763295840                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11303511000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100291824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2293760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2228224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104813808                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2295808                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2362448                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4658256                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25072956                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        71680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        69632                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25214268                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       573952                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        73858                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       647810                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2005455118                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     45866478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44556007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2095877603                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     45907430                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47239977                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     93147407                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051362548                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93106455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44556007                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2189025010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    143523852                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74256672                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    218239276                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     83361792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    130547724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213909516                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35880963                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2320521                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38215820                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20840448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4079619                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24920067                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5241883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2869931287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1484851077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931412                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4363955659                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1666918855                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2610458069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4277376923                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5241883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4536850141                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4095309146                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931412                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8641332583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        29696                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        20992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        50688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        29696                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        29696                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          464                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          328                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          792                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       593807                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       419760                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1013567                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       593807                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       593807                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       593807                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       419760                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1013567                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1510480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    127664140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         350592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          129626612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       242048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2293760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74255936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77283264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        23617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1994755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2025440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3782                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        35840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1160249                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1207551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     30203856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2552797354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7010507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2592039331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4840040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     45866478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1484836360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862825                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1545371408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4840040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     76070334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4037633713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3010468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7010507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4137410740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     59457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3153975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000319568000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3397                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3627485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1284554                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2025440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1207551                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2025440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1207551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            126512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            126629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            126466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            126535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            126713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            126520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            126521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            126547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           126470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           126506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           126436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           126511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           126465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           126451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67477191630                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10121625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            120615722880                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33333.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59583.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5089                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1887770                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1123262                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2025431                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1207551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1763933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 188689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15012                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       220822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.670440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   857.060026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.607000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5900      2.67%      2.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5299      2.40%      5.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3503      1.59%      6.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3722      1.69%      8.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4284      1.94%     10.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3245      1.47%     11.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3059      1.39%     13.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3514      1.59%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       188296     85.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       220822                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     595.752501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    899.223194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2245     66.07%     66.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.24%     66.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     66.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.09%     66.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.09%     66.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.09%     66.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.21%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          352     10.36%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.21%     77.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.09%     77.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     77.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.09%     77.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            6      0.18%     77.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.12%     77.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           14      0.41%     78.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          676     19.89%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.03%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           53      1.56%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     355.455991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     70.639977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.534904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2106     62.00%     62.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            77      2.27%     64.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            22      0.65%     64.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.44%     65.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            9      0.26%     65.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.35%     65.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.24%     66.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.21%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.06%     66.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.18%     66.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.09%     66.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     66.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     66.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     66.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.12%     66.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     66.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     67.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     67.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     67.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     67.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     67.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     67.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     67.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           59      1.74%     68.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1052     30.97%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1184-1215            1      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3397                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              129556800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77281984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               129626612                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77283264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2590.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1545.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2592.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1545.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50009556500                       # Total gap between requests
system.mem_ctrls.avgGap                      15468.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1510480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    127598284                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       345088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       242816                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2293760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74253888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30203856.359165102243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2551480484.092443943024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027614.423772139475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6900447.793596450239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4855396.685627769679                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 45866477.915893323720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1484795407.593303680420                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862824.785581712611                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982853.098197714076                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982853.098197714076                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        23617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1994755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3782                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        35840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1160249                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1999156330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 118117271140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    263228775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    236066635                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22221304440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33638920595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 945798663760                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5360663500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1786901390                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    782821220                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     84649.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59213.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    165552.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43093.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5875543.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    938585.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    815168.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    872503.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2326694.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1019298.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         108962055.899990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76050752.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3681753825                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1678155089.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1002461609.999952                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     245021265.000010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7271147380.950184                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.395299                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12397766220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34907075905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9012                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9426180.648025                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2692847.003339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4506    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16774250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119488918125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42474370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1209023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1209023                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1209023                       # number of overall hits
system.cpu.icache.overall_hits::total         1209023                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          464                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            464                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          464                       # number of overall misses
system.cpu.icache.overall_misses::total           464                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20103750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20103750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20103750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20103750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1209487                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1209487                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1209487                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1209487                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000384                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43327.047414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43327.047414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43327.047414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43327.047414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          464                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19385375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19385375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19385375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19385375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000384                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000384                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41778.825431                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41778.825431                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41778.825431                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41778.825431                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1209023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1209023                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          464                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           464                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20103750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20103750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1209487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1209487                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43327.047414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43327.047414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19385375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19385375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41778.825431                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41778.825431                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.032148                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5330641                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               314                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16976.563694                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.032148                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.849672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.849672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2419438                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2419438                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1382349                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1382349                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1382349                       # number of overall hits
system.cpu.dcache.overall_hits::total         1382349                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7332                       # number of overall misses
system.cpu.dcache.overall_misses::total          7332                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    537738500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    537738500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    537738500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    537738500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1389681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1389681                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1389681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1389681                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73341.312057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73341.312057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73341.312057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73341.312057                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3782                       # number of writebacks
system.cpu.dcache.writebacks::total              3782                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1526                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1526                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45151                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45151                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    429286250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    429286250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    429286250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    429286250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99486375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99486375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004178                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004178                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004178                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73938.382708                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73938.382708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73938.382708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73938.382708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2203.414653                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2203.414653                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5807                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       872258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          872258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4098                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4098                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    315024125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    315024125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       876356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       876356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004676                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004676                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76872.651293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76872.651293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4582                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4582                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    307996750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    307996750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99486375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99486375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75452.413033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75452.413033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21712.434526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21712.434526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       510091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         510091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    222714375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    222714375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       513325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       513325                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006300                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68866.535250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68866.535250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40569                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40569                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121289500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121289500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70353.538283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70353.538283                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              589507                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5807                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.516618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5564531                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5564531                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161963288125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               161965260625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2150                       # Simulator instruction rate (inst/s)
host_mem_usage                               23520724                       # Number of bytes of host memory used
host_op_rate                                     2203                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 63333.63                       # Real time elapsed on the host
host_tick_rate                                 789651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136154697                       # Number of instructions simulated
sim_ops                                     139519007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050011                       # Number of seconds simulated
sim_ticks                                 50011480625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.415722                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  251433                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               333396                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4521                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            315034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           52111                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9543                       # Number of indirect misses.
system.cpu.branchPred.lookups                  575176                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  100309                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5851                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3216642                       # Number of instructions committed
system.cpu.committedOps                       3572569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.750142                       # CPI: cycles per instruction
system.cpu.discardedOps                         60464                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1819962                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            793859                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           361545                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7587876                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.266657                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4506                       # number of quiesce instructions executed
system.cpu.numCycles                         12062863                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4506                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2131244     59.66%     59.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14278      0.40%     60.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                 872612     24.43%     84.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite                554434     15.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3572569                       # Class of committed instruction
system.cpu.quiesceCycles                     67955506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4474987                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2024544                       # Transaction distribution
system.membus.trans_dist::ReadResp            2029101                       # Transaction distribution
system.membus.trans_dist::WriteReq            1244650                       # Transaction distribution
system.membus.trans_dist::WriteResp           1244647                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3786                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2346                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1724                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1725                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4088                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         1257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          963                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        71976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       107740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6448083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6448083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6557080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        30016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        30016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       593280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       751920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    206337204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    206337204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               207119140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3280571                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000100                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009983                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3280244     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     327      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3280571                       # Request fanout histogram
system.membus.reqLayer6.occupancy          8956762715                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            90728999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2096140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17940620                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           82879628                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        12535786795                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            2351000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982814                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931257                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914072                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9828143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2540299                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2540298                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4207999                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4207999                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        43804                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        71976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       291076                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       344324                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       139264                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12801563                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     12981787                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     13496595                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2354                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        68837                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4656208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5508176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2228224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    204824908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    207708492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    214893560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        22854559126                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.7                       # Network utilization (%)
system.acctest.local_bus.numRequests         14896208                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          751                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        13000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.22                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  18350249442                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  11834269000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1933312                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       346112                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     11793772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     13104191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5896886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7862515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38657364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7862515                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5896886                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13759401                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     11793772                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     13104191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13759401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13759401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     52416764                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       698880                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5896886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13759401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma       982814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20639101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5896886                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027534                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7924420                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5896886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19656287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3010349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28563521                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2019962                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2019962                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1204081                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1204078                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       118914                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6310629                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6448083                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3804240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    201940044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       150552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    206337204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4068484                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4068484    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4068484                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9765138840                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         19.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11303825000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    100295456                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2293760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2228224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104817440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2296012                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2362448                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4658460                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     25073864                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        71680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        69632                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25215176                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       574003                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        73858                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       647861                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2005448644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     45864669                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44554250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2095867563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     45909699                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47238114                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     93147812                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051358342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93102782                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44554250                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2189015375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    143523852                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     74277216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    218259820                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     83361792                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    130547724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    213909516                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     35880963                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2321163                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38216462                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20840448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4079619                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     24920067                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      5241676                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2869818094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1485203299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4364194326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1666853110                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2610355110                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4277208220                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      5241676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4536671204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4095558409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8641402546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        30016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        21056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        51072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        30016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        30016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          469                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          798                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       600182                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       421023                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1021206                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       600182                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       600182                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       600182                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       421023                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1021206                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1510480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    127664140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         350912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          129626932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       242304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2293760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     74275904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        77303488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        23617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1994755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2025445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3786                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        35840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1160561                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1207867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     30202665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2552696669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7016629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2591943497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4844968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     45864669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1485177065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7862515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma       982814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1545714845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4844968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     76067334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4037873734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7862515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3010349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7016629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4137658342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     59457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3154287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000319568000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3402                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3627526                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1284843                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2025445                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1207867                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2025445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1207867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            126512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            126632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            126466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            126535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            126713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            126520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            126521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            126547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           126470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           126506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           126436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           126511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           126465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           126451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             75580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             75475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             75514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             75510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             75518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             75500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            75437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            75457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  67477545630                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10121650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            120616208130                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33333.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59583.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5090                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1887772                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1123533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2025436                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1207867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1763933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   70936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   70672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    6476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  85842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 197698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 188689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  88148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  10943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15014                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       220850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.639783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.988464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.656737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5906      2.67%      2.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5302      2.40%      5.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3504      1.59%      6.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3722      1.69%      8.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4284      1.94%     10.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3245      1.47%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3059      1.39%     13.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3516      1.59%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       188312     85.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       220850                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     594.878636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    898.850963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2250     66.12%     66.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.24%     66.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     66.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.09%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.09%     66.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.09%     66.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.21%     66.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          352     10.34%     77.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      0.21%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.09%     77.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     77.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.09%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            6      0.18%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.12%     77.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           14      0.41%     78.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          676     19.86%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.03%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           53      1.56%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     355.022340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     70.612848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.323684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2107     61.93%     61.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            78      2.29%     64.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      0.73%     64.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           15      0.44%     65.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            9      0.26%     65.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.35%     66.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.24%     66.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      0.21%     66.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.06%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      0.18%     66.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.09%     66.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.03%     66.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     66.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     66.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            4      0.12%     66.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     67.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.03%     67.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     67.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     67.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     67.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     67.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     67.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           59      1.73%     68.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1052     30.92%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1184-1215            1      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3402                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              129557120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                77300800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               129626932                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             77303488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2590.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1545.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2591.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1545.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50011525625                       # Total gap between requests
system.mem_ctrls.avgGap                      15467.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1510480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    127598284                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       345408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       243008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2293760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     74272512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30202665.090561892837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2551379851.293894767761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027534.452745469054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6906574.164239713922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4859044.302690048702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 45864668.898712493479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1485109240.354549169540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7862514.668350713328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982814.333543839166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 982814.333543839166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        23617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1994755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3786                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        35840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1160561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1999156330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 118117271140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    263228775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    236551885                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  22222580065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  33638920595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 945879238260                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5360663500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1786901390                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    782821220                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     84649.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59213.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    165552.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43142.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5869672.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    938585.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    815018.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    872503.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2326694.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1019298.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         108974884.949990                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         76060395.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3681762918.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1678565065.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478779947.099897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1002513946.837452                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     245021952.300010                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7271679111.037683                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        145.400197                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12397766220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  34908838405                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9012                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9426180.648025                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2692847.003339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4506    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16774250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4506                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    119490890625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42474370000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1209499                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1209499                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1209499                       # number of overall hits
system.cpu.icache.overall_hits::total         1209499                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          469                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            469                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          469                       # number of overall misses
system.cpu.icache.overall_misses::total           469                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20319375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20319375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20319375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20319375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1209968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1209968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1209968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1209968                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000388                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000388                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000388                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000388                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43324.893390                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43324.893390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43324.893390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43324.893390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          469                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          469                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19593500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19593500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19593500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19593500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000388                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000388                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000388                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000388                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41777.185501                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41777.185501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41777.185501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41777.185501                       # average overall mshr miss latency
system.cpu.icache.replacements                    319                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1209499                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1209499                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          469                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           469                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20319375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20319375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1209968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1209968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000388                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000388                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43324.893390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43324.893390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19593500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19593500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41777.185501                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41777.185501                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.032305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41228478                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54391.131926                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.032305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.849672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.849672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2420405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2420405                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1383116                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1383116                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1383116                       # number of overall hits
system.cpu.dcache.overall_hits::total         1383116                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7338                       # number of overall misses
system.cpu.dcache.overall_misses::total          7338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    538441625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    538441625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    538441625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    538441625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1390454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1390454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1390454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1390454                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005277                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005277                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005277                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005277                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73377.163396                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73377.163396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73377.163396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73377.163396                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3786                       # number of writebacks
system.cpu.dcache.writebacks::total              3786                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1526                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1526                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1526                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5812                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5812                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45151                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45151                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    429980250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    429980250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    429980250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    429980250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99486375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99486375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004180                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004180                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004180                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004180                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73981.460771                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73981.460771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73981.460771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73981.460771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2203.414653                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2203.414653                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5813                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       872681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          872681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    315727250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    315727250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       876785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       876785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004681                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76931.591131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76931.591131                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4582                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4582                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    308690750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    308690750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99486375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99486375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004662                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004662                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75511.435910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75511.435910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21712.434526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21712.434526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       510435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         510435                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3234                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    222714375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    222714375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       513669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       513669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68866.535250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68866.535250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1510                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40569                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40569                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121289500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121289500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70353.538283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70353.538283                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1401191                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            221.532174                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5567629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5567629                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161965260625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
