
MedindoEventos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003254  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08003314  08003314  00004314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033ec  080033ec  0000505c  2**0
                  CONTENTS
  4 .ARM          00000000  080033ec  080033ec  0000505c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080033ec  080033ec  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033ec  080033ec  000043ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080033f0  080033f0  000043f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080033f4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  2000005c  08003450  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a8  08003450  000052a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e74a  00000000  00000000  00005084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e65  00000000  00000000  000137ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd0  00000000  00000000  00015638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a1d  00000000  00000000  00016308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013d81  00000000  00000000  00016d25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd28  00000000  00000000  0002aaa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e753  00000000  00000000  0003a7ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b8f21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003348  00000000  00000000  000b8f64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000bc2ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080032fc 	.word	0x080032fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	080032fc 	.word	0x080032fc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000418:	b5b0      	push	{r4, r5, r7, lr}
 800041a:	b092      	sub	sp, #72	@ 0x48
 800041c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  char uart_tx_buffer[50];
  uint8_t button_state = 1; // 1 para botão não pressionado, 0 para botão pressionado
 800041e:	2347      	movs	r3, #71	@ 0x47
 8000420:	18fb      	adds	r3, r7, r3
 8000422:	2201      	movs	r2, #1
 8000424:	701a      	strb	r2, [r3, #0]
  uint8_t flag = 0; // 1 para botão não pressionado, 0 para botão pressionado
 8000426:	2346      	movs	r3, #70	@ 0x46
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	2200      	movs	r2, #0
 800042c:	701a      	strb	r2, [r3, #0]
  uint32_t start_time = 0;
 800042e:	2300      	movs	r3, #0
 8000430:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t end_time = 0;
 8000432:	2300      	movs	r3, #0
 8000434:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t time_difference = 0;
 8000436:	2300      	movs	r3, #0
 8000438:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800043a:	f000 fafe 	bl	8000a3a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800043e:	f000 f887 	bl	8000550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000442:	f000 f96f 	bl	8000724 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000446:	f000 f8c7 	bl	80005d8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800044a:	f000 f91d 	bl	8000688 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 800044e:	4b3c      	ldr	r3, [pc, #240]	@ (8000540 <main+0x128>)
 8000450:	0018      	movs	r0, r3
 8000452:	f001 fa6f 	bl	8001934 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	button_state = HAL_GPIO_ReadPin(BOTAO_GPIO_Port, BOTAO_Pin);
 8000456:	2547      	movs	r5, #71	@ 0x47
 8000458:	197c      	adds	r4, r7, r5
 800045a:	2380      	movs	r3, #128	@ 0x80
 800045c:	005a      	lsls	r2, r3, #1
 800045e:	23a0      	movs	r3, #160	@ 0xa0
 8000460:	05db      	lsls	r3, r3, #23
 8000462:	0011      	movs	r1, r2
 8000464:	0018      	movs	r0, r3
 8000466:	f000 fd93 	bl	8000f90 <HAL_GPIO_ReadPin>
 800046a:	0003      	movs	r3, r0
 800046c:	7023      	strb	r3, [r4, #0]
	if(button_state==0 && flag==0){
 800046e:	197b      	adds	r3, r7, r5
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	2b00      	cmp	r3, #0
 8000474:	d123      	bne.n	80004be <main+0xa6>
 8000476:	2246      	movs	r2, #70	@ 0x46
 8000478:	18bb      	adds	r3, r7, r2
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	2b00      	cmp	r3, #0
 800047e:	d11e      	bne.n	80004be <main+0xa6>
		flag=1;
 8000480:	18bb      	adds	r3, r7, r2
 8000482:	2201      	movs	r2, #1
 8000484:	701a      	strb	r2, [r3, #0]
		while(button_state==0){
 8000486:	e015      	b.n	80004b4 <main+0x9c>
			start_time = HAL_GetTick();
 8000488:	f000 fb4a 	bl	8000b20 <HAL_GetTick>
 800048c:	0003      	movs	r3, r0
 800048e:	643b      	str	r3, [r7, #64]	@ 0x40
			button_state = HAL_GPIO_ReadPin(BOTAO_GPIO_Port, BOTAO_Pin);
 8000490:	2347      	movs	r3, #71	@ 0x47
 8000492:	18fc      	adds	r4, r7, r3
 8000494:	2380      	movs	r3, #128	@ 0x80
 8000496:	005a      	lsls	r2, r3, #1
 8000498:	23a0      	movs	r3, #160	@ 0xa0
 800049a:	05db      	lsls	r3, r3, #23
 800049c:	0011      	movs	r1, r2
 800049e:	0018      	movs	r0, r3
 80004a0:	f000 fd76 	bl	8000f90 <HAL_GPIO_ReadPin>
 80004a4:	0003      	movs	r3, r0
 80004a6:	7023      	strb	r3, [r4, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); //liga
 80004a8:	4b26      	ldr	r3, [pc, #152]	@ (8000544 <main+0x12c>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	2140      	movs	r1, #64	@ 0x40
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 fd8b 	bl	8000fca <HAL_GPIO_WritePin>
		while(button_state==0){
 80004b4:	2347      	movs	r3, #71	@ 0x47
 80004b6:	18fb      	adds	r3, r7, r3
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d0e4      	beq.n	8000488 <main+0x70>
		}
	}
	if(button_state==0 && flag==1){
 80004be:	2347      	movs	r3, #71	@ 0x47
 80004c0:	18fb      	adds	r3, r7, r3
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d1c6      	bne.n	8000456 <main+0x3e>
 80004c8:	2246      	movs	r2, #70	@ 0x46
 80004ca:	18bb      	adds	r3, r7, r2
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2b01      	cmp	r3, #1
 80004d0:	d1c1      	bne.n	8000456 <main+0x3e>
		flag=0;
 80004d2:	18bb      	adds	r3, r7, r2
 80004d4:	2200      	movs	r2, #0
 80004d6:	701a      	strb	r2, [r3, #0]
		while(button_state==0){
 80004d8:	e015      	b.n	8000506 <main+0xee>
		end_time = HAL_GetTick();
 80004da:	f000 fb21 	bl	8000b20 <HAL_GetTick>
 80004de:	0003      	movs	r3, r0
 80004e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
		button_state = HAL_GPIO_ReadPin(BOTAO_GPIO_Port, BOTAO_Pin);
 80004e2:	2347      	movs	r3, #71	@ 0x47
 80004e4:	18fc      	adds	r4, r7, r3
 80004e6:	2380      	movs	r3, #128	@ 0x80
 80004e8:	005a      	lsls	r2, r3, #1
 80004ea:	23a0      	movs	r3, #160	@ 0xa0
 80004ec:	05db      	lsls	r3, r3, #23
 80004ee:	0011      	movs	r1, r2
 80004f0:	0018      	movs	r0, r3
 80004f2:	f000 fd4d 	bl	8000f90 <HAL_GPIO_ReadPin>
 80004f6:	0003      	movs	r3, r0
 80004f8:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); //desliga
 80004fa:	4b12      	ldr	r3, [pc, #72]	@ (8000544 <main+0x12c>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	2140      	movs	r1, #64	@ 0x40
 8000500:	0018      	movs	r0, r3
 8000502:	f000 fd62 	bl	8000fca <HAL_GPIO_WritePin>
		while(button_state==0){
 8000506:	2347      	movs	r3, #71	@ 0x47
 8000508:	18fb      	adds	r3, r7, r3
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d0e4      	beq.n	80004da <main+0xc2>
		}
		time_difference = end_time - start_time;
 8000510:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000512:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000514:	1ad3      	subs	r3, r2, r3
 8000516:	63bb      	str	r3, [r7, #56]	@ 0x38
		sprintf(uart_tx_buffer, "Tempo decorrido: %lu ms\r\n", time_difference);
 8000518:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800051a:	490b      	ldr	r1, [pc, #44]	@ (8000548 <main+0x130>)
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	0018      	movs	r0, r3
 8000520:	f002 fa4e 	bl	80029c0 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)uart_tx_buffer, strlen(uart_tx_buffer), 1000);
 8000524:	1d3b      	adds	r3, r7, #4
 8000526:	0018      	movs	r0, r3
 8000528:	f7ff fdee 	bl	8000108 <strlen>
 800052c:	0003      	movs	r3, r0
 800052e:	b29a      	uxth	r2, r3
 8000530:	23fa      	movs	r3, #250	@ 0xfa
 8000532:	009b      	lsls	r3, r3, #2
 8000534:	1d39      	adds	r1, r7, #4
 8000536:	4805      	ldr	r0, [pc, #20]	@ (800054c <main+0x134>)
 8000538:	f001 fcd8 	bl	8001eec <HAL_UART_Transmit>
	button_state = HAL_GPIO_ReadPin(BOTAO_GPIO_Port, BOTAO_Pin);
 800053c:	e78b      	b.n	8000456 <main+0x3e>
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	20000078 	.word	0x20000078
 8000544:	50000400 	.word	0x50000400
 8000548:	08003314 	.word	0x08003314
 800054c:	200000c4 	.word	0x200000c4

08000550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b08d      	sub	sp, #52	@ 0x34
 8000554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000556:	2414      	movs	r4, #20
 8000558:	193b      	adds	r3, r7, r4
 800055a:	0018      	movs	r0, r3
 800055c:	231c      	movs	r3, #28
 800055e:	001a      	movs	r2, r3
 8000560:	2100      	movs	r1, #0
 8000562:	f002 fa4d 	bl	8002a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000566:	003b      	movs	r3, r7
 8000568:	0018      	movs	r0, r3
 800056a:	2314      	movs	r3, #20
 800056c:	001a      	movs	r2, r3
 800056e:	2100      	movs	r1, #0
 8000570:	f002 fa46 	bl	8002a00 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000574:	193b      	adds	r3, r7, r4
 8000576:	2202      	movs	r2, #2
 8000578:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800057a:	193b      	adds	r3, r7, r4
 800057c:	2280      	movs	r2, #128	@ 0x80
 800057e:	0052      	lsls	r2, r2, #1
 8000580:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000582:	193b      	adds	r3, r7, r4
 8000584:	2200      	movs	r2, #0
 8000586:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000588:	193b      	adds	r3, r7, r4
 800058a:	2240      	movs	r2, #64	@ 0x40
 800058c:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800058e:	193b      	adds	r3, r7, r4
 8000590:	0018      	movs	r0, r3
 8000592:	f000 fd37 	bl	8001004 <HAL_RCC_OscConfig>
 8000596:	1e03      	subs	r3, r0, #0
 8000598:	d001      	beq.n	800059e <SystemClock_Config+0x4e>
  {
    Error_Handler();
 800059a:	f000 f919 	bl	80007d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800059e:	003b      	movs	r3, r7
 80005a0:	2207      	movs	r2, #7
 80005a2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005a4:	003b      	movs	r3, r7
 80005a6:	2200      	movs	r2, #0
 80005a8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005aa:	003b      	movs	r3, r7
 80005ac:	2200      	movs	r2, #0
 80005ae:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80005b0:	003b      	movs	r3, r7
 80005b2:	2200      	movs	r2, #0
 80005b4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80005b6:	003b      	movs	r3, r7
 80005b8:	2200      	movs	r2, #0
 80005ba:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005bc:	003b      	movs	r3, r7
 80005be:	2101      	movs	r1, #1
 80005c0:	0018      	movs	r0, r3
 80005c2:	f000 ff03 	bl	80013cc <HAL_RCC_ClockConfig>
 80005c6:	1e03      	subs	r3, r0, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80005ca:	f000 f901 	bl	80007d0 <Error_Handler>
  }
}
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	46bd      	mov	sp, r7
 80005d2:	b00d      	add	sp, #52	@ 0x34
 80005d4:	bd90      	pop	{r4, r7, pc}
	...

080005d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005de:	2310      	movs	r3, #16
 80005e0:	18fb      	adds	r3, r7, r3
 80005e2:	0018      	movs	r0, r3
 80005e4:	2310      	movs	r3, #16
 80005e6:	001a      	movs	r2, r3
 80005e8:	2100      	movs	r1, #0
 80005ea:	f002 fa09 	bl	8002a00 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005ee:	1d3b      	adds	r3, r7, #4
 80005f0:	0018      	movs	r0, r3
 80005f2:	230c      	movs	r3, #12
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f002 fa02 	bl	8002a00 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80005fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000678 <MX_TIM3_Init+0xa0>)
 80005fe:	4a1f      	ldr	r2, [pc, #124]	@ (800067c <MX_TIM3_Init+0xa4>)
 8000600:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48000-1;
 8000602:	4b1d      	ldr	r3, [pc, #116]	@ (8000678 <MX_TIM3_Init+0xa0>)
 8000604:	4a1e      	ldr	r2, [pc, #120]	@ (8000680 <MX_TIM3_Init+0xa8>)
 8000606:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000608:	4b1b      	ldr	r3, [pc, #108]	@ (8000678 <MX_TIM3_Init+0xa0>)
 800060a:	2200      	movs	r2, #0
 800060c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800060e:	4b1a      	ldr	r3, [pc, #104]	@ (8000678 <MX_TIM3_Init+0xa0>)
 8000610:	4a1c      	ldr	r2, [pc, #112]	@ (8000684 <MX_TIM3_Init+0xac>)
 8000612:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000614:	4b18      	ldr	r3, [pc, #96]	@ (8000678 <MX_TIM3_Init+0xa0>)
 8000616:	2200      	movs	r2, #0
 8000618:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800061a:	4b17      	ldr	r3, [pc, #92]	@ (8000678 <MX_TIM3_Init+0xa0>)
 800061c:	2280      	movs	r2, #128	@ 0x80
 800061e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000620:	4b15      	ldr	r3, [pc, #84]	@ (8000678 <MX_TIM3_Init+0xa0>)
 8000622:	0018      	movs	r0, r3
 8000624:	f001 f92e 	bl	8001884 <HAL_TIM_Base_Init>
 8000628:	1e03      	subs	r3, r0, #0
 800062a:	d001      	beq.n	8000630 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800062c:	f000 f8d0 	bl	80007d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000630:	2110      	movs	r1, #16
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2280      	movs	r2, #128	@ 0x80
 8000636:	0152      	lsls	r2, r2, #5
 8000638:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800063a:	187a      	adds	r2, r7, r1
 800063c:	4b0e      	ldr	r3, [pc, #56]	@ (8000678 <MX_TIM3_Init+0xa0>)
 800063e:	0011      	movs	r1, r2
 8000640:	0018      	movs	r0, r3
 8000642:	f001 f9bd 	bl	80019c0 <HAL_TIM_ConfigClockSource>
 8000646:	1e03      	subs	r3, r0, #0
 8000648:	d001      	beq.n	800064e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800064a:	f000 f8c1 	bl	80007d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	2200      	movs	r2, #0
 8000658:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800065a:	1d3a      	adds	r2, r7, #4
 800065c:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <MX_TIM3_Init+0xa0>)
 800065e:	0011      	movs	r1, r2
 8000660:	0018      	movs	r0, r3
 8000662:	f001 fb8b 	bl	8001d7c <HAL_TIMEx_MasterConfigSynchronization>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800066a:	f000 f8b1 	bl	80007d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b008      	add	sp, #32
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	20000078 	.word	0x20000078
 800067c:	40000400 	.word	0x40000400
 8000680:	0000bb7f 	.word	0x0000bb7f
 8000684:	000003e7 	.word	0x000003e7

08000688 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800068c:	4b23      	ldr	r3, [pc, #140]	@ (800071c <MX_USART1_UART_Init+0x94>)
 800068e:	4a24      	ldr	r2, [pc, #144]	@ (8000720 <MX_USART1_UART_Init+0x98>)
 8000690:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000692:	4b22      	ldr	r3, [pc, #136]	@ (800071c <MX_USART1_UART_Init+0x94>)
 8000694:	22e1      	movs	r2, #225	@ 0xe1
 8000696:	0252      	lsls	r2, r2, #9
 8000698:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800069a:	4b20      	ldr	r3, [pc, #128]	@ (800071c <MX_USART1_UART_Init+0x94>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006a0:	4b1e      	ldr	r3, [pc, #120]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006a6:	4b1d      	ldr	r3, [pc, #116]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006ac:	4b1b      	ldr	r3, [pc, #108]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006ae:	220c      	movs	r2, #12
 80006b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b2:	4b1a      	ldr	r3, [pc, #104]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b8:	4b18      	ldr	r3, [pc, #96]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006be:	4b17      	ldr	r3, [pc, #92]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006c4:	4b15      	ldr	r3, [pc, #84]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006ca:	4b14      	ldr	r3, [pc, #80]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006d0:	4b12      	ldr	r3, [pc, #72]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006d2:	0018      	movs	r0, r3
 80006d4:	f001 fbb4 	bl	8001e40 <HAL_UART_Init>
 80006d8:	1e03      	subs	r3, r0, #0
 80006da:	d001      	beq.n	80006e0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80006dc:	f000 f878 	bl	80007d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006e0:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006e2:	2100      	movs	r1, #0
 80006e4:	0018      	movs	r0, r3
 80006e6:	f002 f88b 	bl	8002800 <HAL_UARTEx_SetTxFifoThreshold>
 80006ea:	1e03      	subs	r3, r0, #0
 80006ec:	d001      	beq.n	80006f2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006ee:	f000 f86f 	bl	80007d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006f2:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <MX_USART1_UART_Init+0x94>)
 80006f4:	2100      	movs	r1, #0
 80006f6:	0018      	movs	r0, r3
 80006f8:	f002 f8c2 	bl	8002880 <HAL_UARTEx_SetRxFifoThreshold>
 80006fc:	1e03      	subs	r3, r0, #0
 80006fe:	d001      	beq.n	8000704 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000700:	f000 f866 	bl	80007d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000704:	4b05      	ldr	r3, [pc, #20]	@ (800071c <MX_USART1_UART_Init+0x94>)
 8000706:	0018      	movs	r0, r3
 8000708:	f002 f840 	bl	800278c <HAL_UARTEx_DisableFifoMode>
 800070c:	1e03      	subs	r3, r0, #0
 800070e:	d001      	beq.n	8000714 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000710:	f000 f85e 	bl	80007d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000714:	46c0      	nop			@ (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	200000c4 	.word	0x200000c4
 8000720:	40013800 	.word	0x40013800

08000724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b089      	sub	sp, #36	@ 0x24
 8000728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072a:	240c      	movs	r4, #12
 800072c:	193b      	adds	r3, r7, r4
 800072e:	0018      	movs	r0, r3
 8000730:	2314      	movs	r3, #20
 8000732:	001a      	movs	r2, r3
 8000734:	2100      	movs	r1, #0
 8000736:	f002 f963 	bl	8002a00 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	4b23      	ldr	r3, [pc, #140]	@ (80007c8 <MX_GPIO_Init+0xa4>)
 800073c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800073e:	4b22      	ldr	r3, [pc, #136]	@ (80007c8 <MX_GPIO_Init+0xa4>)
 8000740:	2101      	movs	r1, #1
 8000742:	430a      	orrs	r2, r1
 8000744:	635a      	str	r2, [r3, #52]	@ 0x34
 8000746:	4b20      	ldr	r3, [pc, #128]	@ (80007c8 <MX_GPIO_Init+0xa4>)
 8000748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800074a:	2201      	movs	r2, #1
 800074c:	4013      	ands	r3, r2
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	4b1d      	ldr	r3, [pc, #116]	@ (80007c8 <MX_GPIO_Init+0xa4>)
 8000754:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000756:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <MX_GPIO_Init+0xa4>)
 8000758:	2102      	movs	r1, #2
 800075a:	430a      	orrs	r2, r1
 800075c:	635a      	str	r2, [r3, #52]	@ 0x34
 800075e:	4b1a      	ldr	r3, [pc, #104]	@ (80007c8 <MX_GPIO_Init+0xa4>)
 8000760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000762:	2202      	movs	r2, #2
 8000764:	4013      	ands	r3, r2
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800076a:	4b18      	ldr	r3, [pc, #96]	@ (80007cc <MX_GPIO_Init+0xa8>)
 800076c:	2200      	movs	r2, #0
 800076e:	2140      	movs	r1, #64	@ 0x40
 8000770:	0018      	movs	r0, r3
 8000772:	f000 fc2a 	bl	8000fca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BOTAO_Pin */
  GPIO_InitStruct.Pin = BOTAO_Pin;
 8000776:	193b      	adds	r3, r7, r4
 8000778:	2280      	movs	r2, #128	@ 0x80
 800077a:	0052      	lsls	r2, r2, #1
 800077c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800077e:	193b      	adds	r3, r7, r4
 8000780:	2200      	movs	r2, #0
 8000782:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000784:	193b      	adds	r3, r7, r4
 8000786:	2201      	movs	r2, #1
 8000788:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BOTAO_GPIO_Port, &GPIO_InitStruct);
 800078a:	193a      	adds	r2, r7, r4
 800078c:	23a0      	movs	r3, #160	@ 0xa0
 800078e:	05db      	lsls	r3, r3, #23
 8000790:	0011      	movs	r1, r2
 8000792:	0018      	movs	r0, r3
 8000794:	f000 fa92 	bl	8000cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000798:	0021      	movs	r1, r4
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2240      	movs	r2, #64	@ 0x40
 800079e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2201      	movs	r2, #1
 80007a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ac:	187b      	adds	r3, r7, r1
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b2:	187b      	adds	r3, r7, r1
 80007b4:	4a05      	ldr	r2, [pc, #20]	@ (80007cc <MX_GPIO_Init+0xa8>)
 80007b6:	0019      	movs	r1, r3
 80007b8:	0010      	movs	r0, r2
 80007ba:	f000 fa7f 	bl	8000cbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	46bd      	mov	sp, r7
 80007c2:	b009      	add	sp, #36	@ 0x24
 80007c4:	bd90      	pop	{r4, r7, pc}
 80007c6:	46c0      	nop			@ (mov r8, r8)
 80007c8:	40021000 	.word	0x40021000
 80007cc:	50000400 	.word	0x50000400

080007d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d4:	b672      	cpsid	i
}
 80007d6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d8:	46c0      	nop			@ (mov r8, r8)
 80007da:	e7fd      	b.n	80007d8 <Error_Handler+0x8>

080007dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e2:	4b12      	ldr	r3, [pc, #72]	@ (800082c <HAL_MspInit+0x50>)
 80007e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007e6:	4b11      	ldr	r3, [pc, #68]	@ (800082c <HAL_MspInit+0x50>)
 80007e8:	2101      	movs	r1, #1
 80007ea:	430a      	orrs	r2, r1
 80007ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80007ee:	4b0f      	ldr	r3, [pc, #60]	@ (800082c <HAL_MspInit+0x50>)
 80007f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f2:	2201      	movs	r2, #1
 80007f4:	4013      	ands	r3, r2
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fa:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <HAL_MspInit+0x50>)
 80007fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80007fe:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <HAL_MspInit+0x50>)
 8000800:	2180      	movs	r1, #128	@ 0x80
 8000802:	0549      	lsls	r1, r1, #21
 8000804:	430a      	orrs	r2, r1
 8000806:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000808:	4b08      	ldr	r3, [pc, #32]	@ (800082c <HAL_MspInit+0x50>)
 800080a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800080c:	2380      	movs	r3, #128	@ 0x80
 800080e:	055b      	lsls	r3, r3, #21
 8000810:	4013      	ands	r3, r2
 8000812:	603b      	str	r3, [r7, #0]
 8000814:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 8000816:	2008      	movs	r0, #8
 8000818:	f000 f98c 	bl	8000b34 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 800081c:	2010      	movs	r0, #16
 800081e:	f000 f989 	bl	8000b34 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000822:	46c0      	nop			@ (mov r8, r8)
 8000824:	46bd      	mov	sp, r7
 8000826:	b002      	add	sp, #8
 8000828:	bd80      	pop	{r7, pc}
 800082a:	46c0      	nop			@ (mov r8, r8)
 800082c:	40021000 	.word	0x40021000

08000830 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a09      	ldr	r2, [pc, #36]	@ (8000864 <HAL_TIM_Base_MspInit+0x34>)
 800083e:	4293      	cmp	r3, r2
 8000840:	d10b      	bne.n	800085a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000842:	4b09      	ldr	r3, [pc, #36]	@ (8000868 <HAL_TIM_Base_MspInit+0x38>)
 8000844:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000846:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <HAL_TIM_Base_MspInit+0x38>)
 8000848:	2102      	movs	r1, #2
 800084a:	430a      	orrs	r2, r1
 800084c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <HAL_TIM_Base_MspInit+0x38>)
 8000850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000852:	2202      	movs	r2, #2
 8000854:	4013      	ands	r3, r2
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800085a:	46c0      	nop			@ (mov r8, r8)
 800085c:	46bd      	mov	sp, r7
 800085e:	b004      	add	sp, #16
 8000860:	bd80      	pop	{r7, pc}
 8000862:	46c0      	nop			@ (mov r8, r8)
 8000864:	40000400 	.word	0x40000400
 8000868:	40021000 	.word	0x40021000

0800086c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800086c:	b590      	push	{r4, r7, lr}
 800086e:	b091      	sub	sp, #68	@ 0x44
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000874:	232c      	movs	r3, #44	@ 0x2c
 8000876:	18fb      	adds	r3, r7, r3
 8000878:	0018      	movs	r0, r3
 800087a:	2314      	movs	r3, #20
 800087c:	001a      	movs	r2, r3
 800087e:	2100      	movs	r1, #0
 8000880:	f002 f8be 	bl	8002a00 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000884:	2410      	movs	r4, #16
 8000886:	193b      	adds	r3, r7, r4
 8000888:	0018      	movs	r0, r3
 800088a:	231c      	movs	r3, #28
 800088c:	001a      	movs	r2, r3
 800088e:	2100      	movs	r1, #0
 8000890:	f002 f8b6 	bl	8002a00 <memset>
  if(huart->Instance==USART1)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a23      	ldr	r2, [pc, #140]	@ (8000928 <HAL_UART_MspInit+0xbc>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d13f      	bne.n	800091e <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800089e:	193b      	adds	r3, r7, r4
 80008a0:	2201      	movs	r2, #1
 80008a2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80008a4:	193b      	adds	r3, r7, r4
 80008a6:	2200      	movs	r2, #0
 80008a8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008aa:	193b      	adds	r3, r7, r4
 80008ac:	0018      	movs	r0, r3
 80008ae:	f000 fefb 	bl	80016a8 <HAL_RCCEx_PeriphCLKConfig>
 80008b2:	1e03      	subs	r3, r0, #0
 80008b4:	d001      	beq.n	80008ba <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80008b6:	f7ff ff8b 	bl	80007d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008ba:	4b1c      	ldr	r3, [pc, #112]	@ (800092c <HAL_UART_MspInit+0xc0>)
 80008bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008be:	4b1b      	ldr	r3, [pc, #108]	@ (800092c <HAL_UART_MspInit+0xc0>)
 80008c0:	2180      	movs	r1, #128	@ 0x80
 80008c2:	01c9      	lsls	r1, r1, #7
 80008c4:	430a      	orrs	r2, r1
 80008c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80008c8:	4b18      	ldr	r3, [pc, #96]	@ (800092c <HAL_UART_MspInit+0xc0>)
 80008ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008cc:	2380      	movs	r3, #128	@ 0x80
 80008ce:	01db      	lsls	r3, r3, #7
 80008d0:	4013      	ands	r3, r2
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	4b15      	ldr	r3, [pc, #84]	@ (800092c <HAL_UART_MspInit+0xc0>)
 80008d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008da:	4b14      	ldr	r3, [pc, #80]	@ (800092c <HAL_UART_MspInit+0xc0>)
 80008dc:	2101      	movs	r1, #1
 80008de:	430a      	orrs	r2, r1
 80008e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80008e2:	4b12      	ldr	r3, [pc, #72]	@ (800092c <HAL_UART_MspInit+0xc0>)
 80008e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008e6:	2201      	movs	r2, #1
 80008e8:	4013      	ands	r3, r2
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9 [PA11]     ------> USART1_TX
    PA10 [PA12]     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008ee:	212c      	movs	r1, #44	@ 0x2c
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	22c0      	movs	r2, #192	@ 0xc0
 80008f4:	00d2      	lsls	r2, r2, #3
 80008f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	2202      	movs	r2, #2
 80008fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	187b      	adds	r3, r7, r1
 8000906:	2200      	movs	r2, #0
 8000908:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800090a:	187b      	adds	r3, r7, r1
 800090c:	2201      	movs	r2, #1
 800090e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000910:	187a      	adds	r2, r7, r1
 8000912:	23a0      	movs	r3, #160	@ 0xa0
 8000914:	05db      	lsls	r3, r3, #23
 8000916:	0011      	movs	r1, r2
 8000918:	0018      	movs	r0, r3
 800091a:	f000 f9cf 	bl	8000cbc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800091e:	46c0      	nop			@ (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b011      	add	sp, #68	@ 0x44
 8000924:	bd90      	pop	{r4, r7, pc}
 8000926:	46c0      	nop			@ (mov r8, r8)
 8000928:	40013800 	.word	0x40013800
 800092c:	40021000 	.word	0x40021000

08000930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000934:	46c0      	nop			@ (mov r8, r8)
 8000936:	e7fd      	b.n	8000934 <NMI_Handler+0x4>

08000938 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800093c:	46c0      	nop			@ (mov r8, r8)
 800093e:	e7fd      	b.n	800093c <HardFault_Handler+0x4>

08000940 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000944:	46c0      	nop			@ (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}

0800094a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800094e:	46c0      	nop			@ (mov r8, r8)
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000958:	f000 f8d0 	bl	8000afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800095c:	46c0      	nop			@ (mov r8, r8)
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
	...

08000964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800096c:	4a14      	ldr	r2, [pc, #80]	@ (80009c0 <_sbrk+0x5c>)
 800096e:	4b15      	ldr	r3, [pc, #84]	@ (80009c4 <_sbrk+0x60>)
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000978:	4b13      	ldr	r3, [pc, #76]	@ (80009c8 <_sbrk+0x64>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d102      	bne.n	8000986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000980:	4b11      	ldr	r3, [pc, #68]	@ (80009c8 <_sbrk+0x64>)
 8000982:	4a12      	ldr	r2, [pc, #72]	@ (80009cc <_sbrk+0x68>)
 8000984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000986:	4b10      	ldr	r3, [pc, #64]	@ (80009c8 <_sbrk+0x64>)
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	18d3      	adds	r3, r2, r3
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	429a      	cmp	r2, r3
 8000992:	d207      	bcs.n	80009a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000994:	f002 f83c 	bl	8002a10 <__errno>
 8000998:	0003      	movs	r3, r0
 800099a:	220c      	movs	r2, #12
 800099c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800099e:	2301      	movs	r3, #1
 80009a0:	425b      	negs	r3, r3
 80009a2:	e009      	b.n	80009b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009a4:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <_sbrk+0x64>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009aa:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <_sbrk+0x64>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	18d2      	adds	r2, r2, r3
 80009b2:	4b05      	ldr	r3, [pc, #20]	@ (80009c8 <_sbrk+0x64>)
 80009b4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80009b6:	68fb      	ldr	r3, [r7, #12]
}
 80009b8:	0018      	movs	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b006      	add	sp, #24
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	20001800 	.word	0x20001800
 80009c4:	00000400 	.word	0x00000400
 80009c8:	20000158 	.word	0x20000158
 80009cc:	200002a8 	.word	0x200002a8

080009d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009d4:	4b03      	ldr	r3, [pc, #12]	@ (80009e4 <SystemInit+0x14>)
 80009d6:	2280      	movs	r2, #128	@ 0x80
 80009d8:	0512      	lsls	r2, r2, #20
 80009da:	609a      	str	r2, [r3, #8]
#endif
}
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	46c0      	nop			@ (mov r8, r8)
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009e8:	480d      	ldr	r0, [pc, #52]	@ (8000a20 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80009ec:	f7ff fff0 	bl	80009d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80009f0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80009f2:	e003      	b.n	80009fc <LoopCopyDataInit>

080009f4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80009f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80009f6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80009f8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80009fa:	3104      	adds	r1, #4

080009fc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80009fc:	480a      	ldr	r0, [pc, #40]	@ (8000a28 <LoopForever+0xa>)
  ldr r3, =_edata
 80009fe:	4b0b      	ldr	r3, [pc, #44]	@ (8000a2c <LoopForever+0xe>)
  adds r2, r0, r1
 8000a00:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000a02:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000a04:	d3f6      	bcc.n	80009f4 <CopyDataInit>
  ldr r2, =_sbss
 8000a06:	4a0a      	ldr	r2, [pc, #40]	@ (8000a30 <LoopForever+0x12>)
  b LoopFillZerobss
 8000a08:	e002      	b.n	8000a10 <LoopFillZerobss>

08000a0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000a0a:	2300      	movs	r3, #0
  str  r3, [r2]
 8000a0c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a0e:	3204      	adds	r2, #4

08000a10 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000a10:	4b08      	ldr	r3, [pc, #32]	@ (8000a34 <LoopForever+0x16>)
  cmp r2, r3
 8000a12:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000a14:	d3f9      	bcc.n	8000a0a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000a16:	f002 f801 	bl	8002a1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a1a:	f7ff fcfd 	bl	8000418 <main>

08000a1e <LoopForever>:

LoopForever:
    b LoopForever
 8000a1e:	e7fe      	b.n	8000a1e <LoopForever>
  ldr   r0, =_estack
 8000a20:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000a24:	080033f4 	.word	0x080033f4
  ldr r0, =_sdata
 8000a28:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000a2c:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 8000a30:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 8000a34:	200002a8 	.word	0x200002a8

08000a38 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a38:	e7fe      	b.n	8000a38 <ADC1_IRQHandler>

08000a3a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	b082      	sub	sp, #8
 8000a3e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a40:	1dfb      	adds	r3, r7, #7
 8000a42:	2200      	movs	r2, #0
 8000a44:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a46:	2003      	movs	r0, #3
 8000a48:	f000 f80e 	bl	8000a68 <HAL_InitTick>
 8000a4c:	1e03      	subs	r3, r0, #0
 8000a4e:	d003      	beq.n	8000a58 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000a50:	1dfb      	adds	r3, r7, #7
 8000a52:	2201      	movs	r2, #1
 8000a54:	701a      	strb	r2, [r3, #0]
 8000a56:	e001      	b.n	8000a5c <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a58:	f7ff fec0 	bl	80007dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a5c:	1dfb      	adds	r3, r7, #7
 8000a5e:	781b      	ldrb	r3, [r3, #0]
}
 8000a60:	0018      	movs	r0, r3
 8000a62:	46bd      	mov	sp, r7
 8000a64:	b002      	add	sp, #8
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a68:	b590      	push	{r4, r7, lr}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a70:	230f      	movs	r3, #15
 8000a72:	18fb      	adds	r3, r7, r3
 8000a74:	2200      	movs	r2, #0
 8000a76:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000a78:	4b1d      	ldr	r3, [pc, #116]	@ (8000af0 <HAL_InitTick+0x88>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d02b      	beq.n	8000ad8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000a80:	4b1c      	ldr	r3, [pc, #112]	@ (8000af4 <HAL_InitTick+0x8c>)
 8000a82:	681c      	ldr	r4, [r3, #0]
 8000a84:	4b1a      	ldr	r3, [pc, #104]	@ (8000af0 <HAL_InitTick+0x88>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	0019      	movs	r1, r3
 8000a8a:	23fa      	movs	r3, #250	@ 0xfa
 8000a8c:	0098      	lsls	r0, r3, #2
 8000a8e:	f7ff fb4d 	bl	800012c <__udivsi3>
 8000a92:	0003      	movs	r3, r0
 8000a94:	0019      	movs	r1, r3
 8000a96:	0020      	movs	r0, r4
 8000a98:	f7ff fb48 	bl	800012c <__udivsi3>
 8000a9c:	0003      	movs	r3, r0
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f000 f8ff 	bl	8000ca2 <HAL_SYSTICK_Config>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d112      	bne.n	8000ace <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b03      	cmp	r3, #3
 8000aac:	d80a      	bhi.n	8000ac4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	425b      	negs	r3, r3
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f000 f8de 	bl	8000c78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000abc:	4b0e      	ldr	r3, [pc, #56]	@ (8000af8 <HAL_InitTick+0x90>)
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	601a      	str	r2, [r3, #0]
 8000ac2:	e00d      	b.n	8000ae0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ac4:	230f      	movs	r3, #15
 8000ac6:	18fb      	adds	r3, r7, r3
 8000ac8:	2201      	movs	r2, #1
 8000aca:	701a      	strb	r2, [r3, #0]
 8000acc:	e008      	b.n	8000ae0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ace:	230f      	movs	r3, #15
 8000ad0:	18fb      	adds	r3, r7, r3
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	701a      	strb	r2, [r3, #0]
 8000ad6:	e003      	b.n	8000ae0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ad8:	230f      	movs	r3, #15
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	2201      	movs	r2, #1
 8000ade:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ae0:	230f      	movs	r3, #15
 8000ae2:	18fb      	adds	r3, r7, r3
 8000ae4:	781b      	ldrb	r3, [r3, #0]
}
 8000ae6:	0018      	movs	r0, r3
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	b005      	add	sp, #20
 8000aec:	bd90      	pop	{r4, r7, pc}
 8000aee:	46c0      	nop			@ (mov r8, r8)
 8000af0:	20000008 	.word	0x20000008
 8000af4:	20000000 	.word	0x20000000
 8000af8:	20000004 	.word	0x20000004

08000afc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b00:	4b05      	ldr	r3, [pc, #20]	@ (8000b18 <HAL_IncTick+0x1c>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	001a      	movs	r2, r3
 8000b06:	4b05      	ldr	r3, [pc, #20]	@ (8000b1c <HAL_IncTick+0x20>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	18d2      	adds	r2, r2, r3
 8000b0c:	4b03      	ldr	r3, [pc, #12]	@ (8000b1c <HAL_IncTick+0x20>)
 8000b0e:	601a      	str	r2, [r3, #0]
}
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			@ (mov r8, r8)
 8000b18:	20000008 	.word	0x20000008
 8000b1c:	2000015c 	.word	0x2000015c

08000b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  return uwTick;
 8000b24:	4b02      	ldr	r3, [pc, #8]	@ (8000b30 <HAL_GetTick+0x10>)
 8000b26:	681b      	ldr	r3, [r3, #0]
}
 8000b28:	0018      	movs	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	2000015c 	.word	0x2000015c

08000b34 <HAL_SYSCFG_EnableRemap>:
  *         @arg @ref SYSCFG_REMAP_PA11
  *         @arg @ref SYSCFG_REMAP_PA12
  * @retval None
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8000b3c:	4b04      	ldr	r3, [pc, #16]	@ (8000b50 <HAL_SYSCFG_EnableRemap+0x1c>)
 8000b3e:	6819      	ldr	r1, [r3, #0]
 8000b40:	4b03      	ldr	r3, [pc, #12]	@ (8000b50 <HAL_SYSCFG_EnableRemap+0x1c>)
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	430a      	orrs	r2, r1
 8000b46:	601a      	str	r2, [r3, #0]
}
 8000b48:	46c0      	nop			@ (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b002      	add	sp, #8
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40010000 	.word	0x40010000

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b590      	push	{r4, r7, lr}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	0002      	movs	r2, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	1dfb      	adds	r3, r7, #7
 8000b60:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b62:	1dfb      	adds	r3, r7, #7
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b68:	d828      	bhi.n	8000bbc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b6a:	4a2f      	ldr	r2, [pc, #188]	@ (8000c28 <__NVIC_SetPriority+0xd4>)
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	b25b      	sxtb	r3, r3
 8000b72:	089b      	lsrs	r3, r3, #2
 8000b74:	33c0      	adds	r3, #192	@ 0xc0
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	589b      	ldr	r3, [r3, r2]
 8000b7a:	1dfa      	adds	r2, r7, #7
 8000b7c:	7812      	ldrb	r2, [r2, #0]
 8000b7e:	0011      	movs	r1, r2
 8000b80:	2203      	movs	r2, #3
 8000b82:	400a      	ands	r2, r1
 8000b84:	00d2      	lsls	r2, r2, #3
 8000b86:	21ff      	movs	r1, #255	@ 0xff
 8000b88:	4091      	lsls	r1, r2
 8000b8a:	000a      	movs	r2, r1
 8000b8c:	43d2      	mvns	r2, r2
 8000b8e:	401a      	ands	r2, r3
 8000b90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	019b      	lsls	r3, r3, #6
 8000b96:	22ff      	movs	r2, #255	@ 0xff
 8000b98:	401a      	ands	r2, r3
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	4003      	ands	r3, r0
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ba8:	481f      	ldr	r0, [pc, #124]	@ (8000c28 <__NVIC_SetPriority+0xd4>)
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b25b      	sxtb	r3, r3
 8000bb0:	089b      	lsrs	r3, r3, #2
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	33c0      	adds	r3, #192	@ 0xc0
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bba:	e031      	b.n	8000c20 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bbc:	4a1b      	ldr	r2, [pc, #108]	@ (8000c2c <__NVIC_SetPriority+0xd8>)
 8000bbe:	1dfb      	adds	r3, r7, #7
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	0019      	movs	r1, r3
 8000bc4:	230f      	movs	r3, #15
 8000bc6:	400b      	ands	r3, r1
 8000bc8:	3b08      	subs	r3, #8
 8000bca:	089b      	lsrs	r3, r3, #2
 8000bcc:	3306      	adds	r3, #6
 8000bce:	009b      	lsls	r3, r3, #2
 8000bd0:	18d3      	adds	r3, r2, r3
 8000bd2:	3304      	adds	r3, #4
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	1dfa      	adds	r2, r7, #7
 8000bd8:	7812      	ldrb	r2, [r2, #0]
 8000bda:	0011      	movs	r1, r2
 8000bdc:	2203      	movs	r2, #3
 8000bde:	400a      	ands	r2, r1
 8000be0:	00d2      	lsls	r2, r2, #3
 8000be2:	21ff      	movs	r1, #255	@ 0xff
 8000be4:	4091      	lsls	r1, r2
 8000be6:	000a      	movs	r2, r1
 8000be8:	43d2      	mvns	r2, r2
 8000bea:	401a      	ands	r2, r3
 8000bec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	019b      	lsls	r3, r3, #6
 8000bf2:	22ff      	movs	r2, #255	@ 0xff
 8000bf4:	401a      	ands	r2, r3
 8000bf6:	1dfb      	adds	r3, r7, #7
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	4003      	ands	r3, r0
 8000c00:	00db      	lsls	r3, r3, #3
 8000c02:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c04:	4809      	ldr	r0, [pc, #36]	@ (8000c2c <__NVIC_SetPriority+0xd8>)
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	001c      	movs	r4, r3
 8000c0c:	230f      	movs	r3, #15
 8000c0e:	4023      	ands	r3, r4
 8000c10:	3b08      	subs	r3, #8
 8000c12:	089b      	lsrs	r3, r3, #2
 8000c14:	430a      	orrs	r2, r1
 8000c16:	3306      	adds	r3, #6
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	18c3      	adds	r3, r0, r3
 8000c1c:	3304      	adds	r3, #4
 8000c1e:	601a      	str	r2, [r3, #0]
}
 8000c20:	46c0      	nop			@ (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b003      	add	sp, #12
 8000c26:	bd90      	pop	{r4, r7, pc}
 8000c28:	e000e100 	.word	0xe000e100
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	1e5a      	subs	r2, r3, #1
 8000c3c:	2380      	movs	r3, #128	@ 0x80
 8000c3e:	045b      	lsls	r3, r3, #17
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d301      	bcc.n	8000c48 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c44:	2301      	movs	r3, #1
 8000c46:	e010      	b.n	8000c6a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c48:	4b0a      	ldr	r3, [pc, #40]	@ (8000c74 <SysTick_Config+0x44>)
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	3a01      	subs	r2, #1
 8000c4e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c50:	2301      	movs	r3, #1
 8000c52:	425b      	negs	r3, r3
 8000c54:	2103      	movs	r1, #3
 8000c56:	0018      	movs	r0, r3
 8000c58:	f7ff ff7c 	bl	8000b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <SysTick_Config+0x44>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c62:	4b04      	ldr	r3, [pc, #16]	@ (8000c74 <SysTick_Config+0x44>)
 8000c64:	2207      	movs	r2, #7
 8000c66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c68:	2300      	movs	r3, #0
}
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	b002      	add	sp, #8
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	e000e010 	.word	0xe000e010

08000c78 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	60b9      	str	r1, [r7, #8]
 8000c80:	607a      	str	r2, [r7, #4]
 8000c82:	210f      	movs	r1, #15
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	1c02      	adds	r2, r0, #0
 8000c88:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000c8a:	68ba      	ldr	r2, [r7, #8]
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	b25b      	sxtb	r3, r3
 8000c92:	0011      	movs	r1, r2
 8000c94:	0018      	movs	r0, r3
 8000c96:	f7ff ff5d 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c9a:	46c0      	nop			@ (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b004      	add	sp, #16
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	0018      	movs	r0, r3
 8000cae:	f7ff ffbf 	bl	8000c30 <SysTick_Config>
 8000cb2:	0003      	movs	r3, r0
}
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b002      	add	sp, #8
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000cca:	e14d      	b.n	8000f68 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	000a      	movs	r2, r1
 8000cd8:	4013      	ands	r3, r2
 8000cda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d100      	bne.n	8000ce4 <HAL_GPIO_Init+0x28>
 8000ce2:	e13e      	b.n	8000f62 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d003      	beq.n	8000cf4 <HAL_GPIO_Init+0x38>
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	2b12      	cmp	r3, #18
 8000cf2:	d125      	bne.n	8000d40 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	08da      	lsrs	r2, r3, #3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	3208      	adds	r2, #8
 8000cfc:	0092      	lsls	r2, r2, #2
 8000cfe:	58d3      	ldr	r3, [r2, r3]
 8000d00:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	2207      	movs	r2, #7
 8000d06:	4013      	ands	r3, r2
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	220f      	movs	r2, #15
 8000d0c:	409a      	lsls	r2, r3
 8000d0e:	0013      	movs	r3, r2
 8000d10:	43da      	mvns	r2, r3
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	4013      	ands	r3, r2
 8000d16:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	691b      	ldr	r3, [r3, #16]
 8000d1c:	220f      	movs	r2, #15
 8000d1e:	401a      	ands	r2, r3
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	2107      	movs	r1, #7
 8000d24:	400b      	ands	r3, r1
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	409a      	lsls	r2, r3
 8000d2a:	0013      	movs	r3, r2
 8000d2c:	697a      	ldr	r2, [r7, #20]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	08da      	lsrs	r2, r3, #3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	3208      	adds	r2, #8
 8000d3a:	0092      	lsls	r2, r2, #2
 8000d3c:	6979      	ldr	r1, [r7, #20]
 8000d3e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	005b      	lsls	r3, r3, #1
 8000d4a:	2203      	movs	r2, #3
 8000d4c:	409a      	lsls	r2, r3
 8000d4e:	0013      	movs	r3, r2
 8000d50:	43da      	mvns	r2, r3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	4013      	ands	r3, r2
 8000d56:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	685b      	ldr	r3, [r3, #4]
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	401a      	ands	r2, r3
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	409a      	lsls	r2, r3
 8000d66:	0013      	movs	r3, r2
 8000d68:	697a      	ldr	r2, [r7, #20]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d00b      	beq.n	8000d94 <HAL_GPIO_Init+0xd8>
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d007      	beq.n	8000d94 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d88:	2b11      	cmp	r3, #17
 8000d8a:	d003      	beq.n	8000d94 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2b12      	cmp	r3, #18
 8000d92:	d130      	bne.n	8000df6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	2203      	movs	r2, #3
 8000da0:	409a      	lsls	r2, r3
 8000da2:	0013      	movs	r3, r2
 8000da4:	43da      	mvns	r2, r3
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	4013      	ands	r3, r2
 8000daa:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	68da      	ldr	r2, [r3, #12]
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	409a      	lsls	r2, r3
 8000db6:	0013      	movs	r3, r2
 8000db8:	697a      	ldr	r2, [r7, #20]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	697a      	ldr	r2, [r7, #20]
 8000dc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dca:	2201      	movs	r2, #1
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	409a      	lsls	r2, r3
 8000dd0:	0013      	movs	r3, r2
 8000dd2:	43da      	mvns	r2, r3
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	091b      	lsrs	r3, r3, #4
 8000de0:	2201      	movs	r2, #1
 8000de2:	401a      	ands	r2, r3
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	409a      	lsls	r2, r3
 8000de8:	0013      	movs	r3, r2
 8000dea:	697a      	ldr	r2, [r7, #20]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	697a      	ldr	r2, [r7, #20]
 8000df4:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d017      	beq.n	8000e2e <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	68db      	ldr	r3, [r3, #12]
 8000e02:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	2203      	movs	r2, #3
 8000e0a:	409a      	lsls	r2, r3
 8000e0c:	0013      	movs	r3, r2
 8000e0e:	43da      	mvns	r2, r3
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	4013      	ands	r3, r2
 8000e14:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	689a      	ldr	r2, [r3, #8]
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	0013      	movs	r3, r2
 8000e22:	697a      	ldr	r2, [r7, #20]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	697a      	ldr	r2, [r7, #20]
 8000e2c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685a      	ldr	r2, [r3, #4]
 8000e32:	2380      	movs	r3, #128	@ 0x80
 8000e34:	055b      	lsls	r3, r3, #21
 8000e36:	4013      	ands	r3, r2
 8000e38:	d100      	bne.n	8000e3c <HAL_GPIO_Init+0x180>
 8000e3a:	e092      	b.n	8000f62 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000e3c:	4a50      	ldr	r2, [pc, #320]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	089b      	lsrs	r3, r3, #2
 8000e42:	3318      	adds	r3, #24
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	589b      	ldr	r3, [r3, r2]
 8000e48:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	4013      	ands	r3, r2
 8000e50:	00db      	lsls	r3, r3, #3
 8000e52:	220f      	movs	r2, #15
 8000e54:	409a      	lsls	r2, r3
 8000e56:	0013      	movs	r3, r2
 8000e58:	43da      	mvns	r2, r3
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000e60:	687a      	ldr	r2, [r7, #4]
 8000e62:	23a0      	movs	r3, #160	@ 0xa0
 8000e64:	05db      	lsls	r3, r3, #23
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d013      	beq.n	8000e92 <HAL_GPIO_Init+0x1d6>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a45      	ldr	r2, [pc, #276]	@ (8000f84 <HAL_GPIO_Init+0x2c8>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d00d      	beq.n	8000e8e <HAL_GPIO_Init+0x1d2>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a44      	ldr	r2, [pc, #272]	@ (8000f88 <HAL_GPIO_Init+0x2cc>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d007      	beq.n	8000e8a <HAL_GPIO_Init+0x1ce>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a43      	ldr	r2, [pc, #268]	@ (8000f8c <HAL_GPIO_Init+0x2d0>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d101      	bne.n	8000e86 <HAL_GPIO_Init+0x1ca>
 8000e82:	2305      	movs	r3, #5
 8000e84:	e006      	b.n	8000e94 <HAL_GPIO_Init+0x1d8>
 8000e86:	2306      	movs	r3, #6
 8000e88:	e004      	b.n	8000e94 <HAL_GPIO_Init+0x1d8>
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	e002      	b.n	8000e94 <HAL_GPIO_Init+0x1d8>
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e000      	b.n	8000e94 <HAL_GPIO_Init+0x1d8>
 8000e92:	2300      	movs	r3, #0
 8000e94:	693a      	ldr	r2, [r7, #16]
 8000e96:	2103      	movs	r1, #3
 8000e98:	400a      	ands	r2, r1
 8000e9a:	00d2      	lsls	r2, r2, #3
 8000e9c:	4093      	lsls	r3, r2
 8000e9e:	697a      	ldr	r2, [r7, #20]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000ea4:	4936      	ldr	r1, [pc, #216]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	089b      	lsrs	r3, r3, #2
 8000eaa:	3318      	adds	r3, #24
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	697a      	ldr	r2, [r7, #20]
 8000eb0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000eb2:	4a33      	ldr	r2, [pc, #204]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000eb4:	2380      	movs	r3, #128	@ 0x80
 8000eb6:	58d3      	ldr	r3, [r2, r3]
 8000eb8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	43da      	mvns	r2, r3
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685a      	ldr	r2, [r3, #4]
 8000ec8:	2380      	movs	r3, #128	@ 0x80
 8000eca:	025b      	lsls	r3, r3, #9
 8000ecc:	4013      	ands	r3, r2
 8000ece:	d003      	beq.n	8000ed8 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8000ed0:	697a      	ldr	r2, [r7, #20]
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000ed8:	4929      	ldr	r1, [pc, #164]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000eda:	2280      	movs	r2, #128	@ 0x80
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000ee0:	4a27      	ldr	r2, [pc, #156]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000ee2:	2384      	movs	r3, #132	@ 0x84
 8000ee4:	58d3      	ldr	r3, [r2, r3]
 8000ee6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	43da      	mvns	r2, r3
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	4013      	ands	r3, r2
 8000ef0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	685a      	ldr	r2, [r3, #4]
 8000ef6:	2380      	movs	r3, #128	@ 0x80
 8000ef8:	029b      	lsls	r3, r3, #10
 8000efa:	4013      	ands	r3, r2
 8000efc:	d003      	beq.n	8000f06 <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8000efe:	697a      	ldr	r2, [r7, #20]
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000f06:	491e      	ldr	r1, [pc, #120]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000f08:	2284      	movs	r2, #132	@ 0x84
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	43da      	mvns	r2, r3
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685a      	ldr	r2, [r3, #4]
 8000f22:	2380      	movs	r3, #128	@ 0x80
 8000f24:	035b      	lsls	r3, r3, #13
 8000f26:	4013      	ands	r3, r2
 8000f28:	d003      	beq.n	8000f32 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000f32:	4b13      	ldr	r3, [pc, #76]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000f34:	697a      	ldr	r2, [r7, #20]
 8000f36:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000f38:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	43da      	mvns	r2, r3
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	4013      	ands	r3, r2
 8000f46:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685a      	ldr	r2, [r3, #4]
 8000f4c:	2380      	movs	r3, #128	@ 0x80
 8000f4e:	039b      	lsls	r3, r3, #14
 8000f50:	4013      	ands	r3, r2
 8000f52:	d003      	beq.n	8000f5c <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8000f54:	697a      	ldr	r2, [r7, #20]
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000f5c:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000f5e:	697a      	ldr	r2, [r7, #20]
 8000f60:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	3301      	adds	r3, #1
 8000f66:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	40da      	lsrs	r2, r3
 8000f70:	1e13      	subs	r3, r2, #0
 8000f72:	d000      	beq.n	8000f76 <HAL_GPIO_Init+0x2ba>
 8000f74:	e6aa      	b.n	8000ccc <HAL_GPIO_Init+0x10>
  }
}
 8000f76:	46c0      	nop			@ (mov r8, r8)
 8000f78:	46c0      	nop			@ (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b006      	add	sp, #24
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40021800 	.word	0x40021800
 8000f84:	50000400 	.word	0x50000400
 8000f88:	50000800 	.word	0x50000800
 8000f8c:	50001400 	.word	0x50001400

08000f90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	000a      	movs	r2, r1
 8000f9a:	1cbb      	adds	r3, r7, #2
 8000f9c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	691b      	ldr	r3, [r3, #16]
 8000fa2:	1cba      	adds	r2, r7, #2
 8000fa4:	8812      	ldrh	r2, [r2, #0]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	d004      	beq.n	8000fb4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000faa:	230f      	movs	r3, #15
 8000fac:	18fb      	adds	r3, r7, r3
 8000fae:	2201      	movs	r2, #1
 8000fb0:	701a      	strb	r2, [r3, #0]
 8000fb2:	e003      	b.n	8000fbc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000fb4:	230f      	movs	r3, #15
 8000fb6:	18fb      	adds	r3, r7, r3
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000fbc:	230f      	movs	r3, #15
 8000fbe:	18fb      	adds	r3, r7, r3
 8000fc0:	781b      	ldrb	r3, [r3, #0]
}
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b004      	add	sp, #16
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
 8000fd2:	0008      	movs	r0, r1
 8000fd4:	0011      	movs	r1, r2
 8000fd6:	1cbb      	adds	r3, r7, #2
 8000fd8:	1c02      	adds	r2, r0, #0
 8000fda:	801a      	strh	r2, [r3, #0]
 8000fdc:	1c7b      	adds	r3, r7, #1
 8000fde:	1c0a      	adds	r2, r1, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fe2:	1c7b      	adds	r3, r7, #1
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d004      	beq.n	8000ff4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fea:	1cbb      	adds	r3, r7, #2
 8000fec:	881a      	ldrh	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ff2:	e003      	b.n	8000ffc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ff4:	1cbb      	adds	r3, r7, #2
 8000ff6:	881a      	ldrh	r2, [r3, #0]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ffc:	46c0      	nop			@ (mov r8, r8)
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b002      	add	sp, #8
 8001002:	bd80      	pop	{r7, pc}

08001004 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d101      	bne.n	8001016 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e1d0      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2201      	movs	r2, #1
 800101c:	4013      	ands	r3, r2
 800101e:	d100      	bne.n	8001022 <HAL_RCC_OscConfig+0x1e>
 8001020:	e069      	b.n	80010f6 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001022:	4bc8      	ldr	r3, [pc, #800]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	2238      	movs	r2, #56	@ 0x38
 8001028:	4013      	ands	r3, r2
 800102a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	2b08      	cmp	r3, #8
 8001030:	d105      	bne.n	800103e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d15d      	bne.n	80010f6 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e1bc      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	2380      	movs	r3, #128	@ 0x80
 8001044:	025b      	lsls	r3, r3, #9
 8001046:	429a      	cmp	r2, r3
 8001048:	d107      	bne.n	800105a <HAL_RCC_OscConfig+0x56>
 800104a:	4bbe      	ldr	r3, [pc, #760]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	4bbd      	ldr	r3, [pc, #756]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001050:	2180      	movs	r1, #128	@ 0x80
 8001052:	0249      	lsls	r1, r1, #9
 8001054:	430a      	orrs	r2, r1
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	e020      	b.n	800109c <HAL_RCC_OscConfig+0x98>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685a      	ldr	r2, [r3, #4]
 800105e:	23a0      	movs	r3, #160	@ 0xa0
 8001060:	02db      	lsls	r3, r3, #11
 8001062:	429a      	cmp	r2, r3
 8001064:	d10e      	bne.n	8001084 <HAL_RCC_OscConfig+0x80>
 8001066:	4bb7      	ldr	r3, [pc, #732]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001068:	681a      	ldr	r2, [r3, #0]
 800106a:	4bb6      	ldr	r3, [pc, #728]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800106c:	2180      	movs	r1, #128	@ 0x80
 800106e:	02c9      	lsls	r1, r1, #11
 8001070:	430a      	orrs	r2, r1
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	4bb3      	ldr	r3, [pc, #716]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	4bb2      	ldr	r3, [pc, #712]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800107a:	2180      	movs	r1, #128	@ 0x80
 800107c:	0249      	lsls	r1, r1, #9
 800107e:	430a      	orrs	r2, r1
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	e00b      	b.n	800109c <HAL_RCC_OscConfig+0x98>
 8001084:	4baf      	ldr	r3, [pc, #700]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	4bae      	ldr	r3, [pc, #696]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800108a:	49af      	ldr	r1, [pc, #700]	@ (8001348 <HAL_RCC_OscConfig+0x344>)
 800108c:	400a      	ands	r2, r1
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	4bac      	ldr	r3, [pc, #688]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	4bab      	ldr	r3, [pc, #684]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001096:	49ad      	ldr	r1, [pc, #692]	@ (800134c <HAL_RCC_OscConfig+0x348>)
 8001098:	400a      	ands	r2, r1
 800109a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d014      	beq.n	80010ce <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a4:	f7ff fd3c 	bl	8000b20 <HAL_GetTick>
 80010a8:	0003      	movs	r3, r0
 80010aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80010ae:	f7ff fd37 	bl	8000b20 <HAL_GetTick>
 80010b2:	0002      	movs	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b64      	cmp	r3, #100	@ 0x64
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e17b      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010c0:	4ba0      	ldr	r3, [pc, #640]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	2380      	movs	r3, #128	@ 0x80
 80010c6:	029b      	lsls	r3, r3, #10
 80010c8:	4013      	ands	r3, r2
 80010ca:	d0f0      	beq.n	80010ae <HAL_RCC_OscConfig+0xaa>
 80010cc:	e013      	b.n	80010f6 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ce:	f7ff fd27 	bl	8000b20 <HAL_GetTick>
 80010d2:	0003      	movs	r3, r0
 80010d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010d6:	e008      	b.n	80010ea <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80010d8:	f7ff fd22 	bl	8000b20 <HAL_GetTick>
 80010dc:	0002      	movs	r2, r0
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b64      	cmp	r3, #100	@ 0x64
 80010e4:	d901      	bls.n	80010ea <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e166      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010ea:	4b96      	ldr	r3, [pc, #600]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	2380      	movs	r3, #128	@ 0x80
 80010f0:	029b      	lsls	r3, r3, #10
 80010f2:	4013      	ands	r3, r2
 80010f4:	d1f0      	bne.n	80010d8 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2202      	movs	r2, #2
 80010fc:	4013      	ands	r3, r2
 80010fe:	d100      	bne.n	8001102 <HAL_RCC_OscConfig+0xfe>
 8001100:	e086      	b.n	8001210 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001102:	4b90      	ldr	r3, [pc, #576]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2238      	movs	r2, #56	@ 0x38
 8001108:	4013      	ands	r3, r2
 800110a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d12f      	bne.n	8001172 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e14c      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800111e:	4b89      	ldr	r3, [pc, #548]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	4a8b      	ldr	r2, [pc, #556]	@ (8001350 <HAL_RCC_OscConfig+0x34c>)
 8001124:	4013      	ands	r3, r2
 8001126:	0019      	movs	r1, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	695b      	ldr	r3, [r3, #20]
 800112c:	021a      	lsls	r2, r3, #8
 800112e:	4b85      	ldr	r3, [pc, #532]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001130:	430a      	orrs	r2, r1
 8001132:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d112      	bne.n	8001160 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800113a:	4b82      	ldr	r3, [pc, #520]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a85      	ldr	r2, [pc, #532]	@ (8001354 <HAL_RCC_OscConfig+0x350>)
 8001140:	4013      	ands	r3, r2
 8001142:	0019      	movs	r1, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	691a      	ldr	r2, [r3, #16]
 8001148:	4b7e      	ldr	r3, [pc, #504]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800114a:	430a      	orrs	r2, r1
 800114c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800114e:	4b7d      	ldr	r3, [pc, #500]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	0adb      	lsrs	r3, r3, #11
 8001154:	2207      	movs	r2, #7
 8001156:	4013      	ands	r3, r2
 8001158:	4a7f      	ldr	r2, [pc, #508]	@ (8001358 <HAL_RCC_OscConfig+0x354>)
 800115a:	40da      	lsrs	r2, r3
 800115c:	4b7f      	ldr	r3, [pc, #508]	@ (800135c <HAL_RCC_OscConfig+0x358>)
 800115e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001160:	4b7f      	ldr	r3, [pc, #508]	@ (8001360 <HAL_RCC_OscConfig+0x35c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	0018      	movs	r0, r3
 8001166:	f7ff fc7f 	bl	8000a68 <HAL_InitTick>
 800116a:	1e03      	subs	r3, r0, #0
 800116c:	d050      	beq.n	8001210 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e122      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	68db      	ldr	r3, [r3, #12]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d030      	beq.n	80011dc <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800117a:	4b72      	ldr	r3, [pc, #456]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a75      	ldr	r2, [pc, #468]	@ (8001354 <HAL_RCC_OscConfig+0x350>)
 8001180:	4013      	ands	r3, r2
 8001182:	0019      	movs	r1, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	691a      	ldr	r2, [r3, #16]
 8001188:	4b6e      	ldr	r3, [pc, #440]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800118a:	430a      	orrs	r2, r1
 800118c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800118e:	4b6d      	ldr	r3, [pc, #436]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	4b6c      	ldr	r3, [pc, #432]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001194:	2180      	movs	r1, #128	@ 0x80
 8001196:	0049      	lsls	r1, r1, #1
 8001198:	430a      	orrs	r2, r1
 800119a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800119c:	f7ff fcc0 	bl	8000b20 <HAL_GetTick>
 80011a0:	0003      	movs	r3, r0
 80011a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011a4:	e008      	b.n	80011b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80011a6:	f7ff fcbb 	bl	8000b20 <HAL_GetTick>
 80011aa:	0002      	movs	r2, r0
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d901      	bls.n	80011b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	e0ff      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011b8:	4b62      	ldr	r3, [pc, #392]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	2380      	movs	r3, #128	@ 0x80
 80011be:	00db      	lsls	r3, r3, #3
 80011c0:	4013      	ands	r3, r2
 80011c2:	d0f0      	beq.n	80011a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011c4:	4b5f      	ldr	r3, [pc, #380]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	4a61      	ldr	r2, [pc, #388]	@ (8001350 <HAL_RCC_OscConfig+0x34c>)
 80011ca:	4013      	ands	r3, r2
 80011cc:	0019      	movs	r1, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	021a      	lsls	r2, r3, #8
 80011d4:	4b5b      	ldr	r3, [pc, #364]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80011d6:	430a      	orrs	r2, r1
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	e019      	b.n	8001210 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80011dc:	4b59      	ldr	r3, [pc, #356]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4b58      	ldr	r3, [pc, #352]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80011e2:	4960      	ldr	r1, [pc, #384]	@ (8001364 <HAL_RCC_OscConfig+0x360>)
 80011e4:	400a      	ands	r2, r1
 80011e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011e8:	f7ff fc9a 	bl	8000b20 <HAL_GetTick>
 80011ec:	0003      	movs	r3, r0
 80011ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80011f2:	f7ff fc95 	bl	8000b20 <HAL_GetTick>
 80011f6:	0002      	movs	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e0d9      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001204:	4b4f      	ldr	r3, [pc, #316]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	2380      	movs	r3, #128	@ 0x80
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	4013      	ands	r3, r2
 800120e:	d1f0      	bne.n	80011f2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2208      	movs	r2, #8
 8001216:	4013      	ands	r3, r2
 8001218:	d042      	beq.n	80012a0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800121a:	4b4a      	ldr	r3, [pc, #296]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	2238      	movs	r2, #56	@ 0x38
 8001220:	4013      	ands	r3, r2
 8001222:	2b18      	cmp	r3, #24
 8001224:	d105      	bne.n	8001232 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	699b      	ldr	r3, [r3, #24]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d138      	bne.n	80012a0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e0c2      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d019      	beq.n	800126e <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800123a:	4b42      	ldr	r3, [pc, #264]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800123c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800123e:	4b41      	ldr	r3, [pc, #260]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001240:	2101      	movs	r1, #1
 8001242:	430a      	orrs	r2, r1
 8001244:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001246:	f7ff fc6b 	bl	8000b20 <HAL_GetTick>
 800124a:	0003      	movs	r3, r0
 800124c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001250:	f7ff fc66 	bl	8000b20 <HAL_GetTick>
 8001254:	0002      	movs	r2, r0
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b02      	cmp	r3, #2
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e0aa      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001262:	4b38      	ldr	r3, [pc, #224]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001266:	2202      	movs	r2, #2
 8001268:	4013      	ands	r3, r2
 800126a:	d0f1      	beq.n	8001250 <HAL_RCC_OscConfig+0x24c>
 800126c:	e018      	b.n	80012a0 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800126e:	4b35      	ldr	r3, [pc, #212]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001270:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001272:	4b34      	ldr	r3, [pc, #208]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001274:	2101      	movs	r1, #1
 8001276:	438a      	bics	r2, r1
 8001278:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127a:	f7ff fc51 	bl	8000b20 <HAL_GetTick>
 800127e:	0003      	movs	r3, r0
 8001280:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001284:	f7ff fc4c 	bl	8000b20 <HAL_GetTick>
 8001288:	0002      	movs	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e090      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8001296:	4b2b      	ldr	r3, [pc, #172]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800129a:	2202      	movs	r2, #2
 800129c:	4013      	ands	r3, r2
 800129e:	d1f1      	bne.n	8001284 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2204      	movs	r2, #4
 80012a6:	4013      	ands	r3, r2
 80012a8:	d100      	bne.n	80012ac <HAL_RCC_OscConfig+0x2a8>
 80012aa:	e084      	b.n	80013b6 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012ac:	230f      	movs	r3, #15
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80012b4:	4b23      	ldr	r3, [pc, #140]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	2238      	movs	r2, #56	@ 0x38
 80012ba:	4013      	ands	r3, r2
 80012bc:	2b20      	cmp	r3, #32
 80012be:	d106      	bne.n	80012ce <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d000      	beq.n	80012ca <HAL_RCC_OscConfig+0x2c6>
 80012c8:	e075      	b.n	80013b6 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e074      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d106      	bne.n	80012e4 <HAL_RCC_OscConfig+0x2e0>
 80012d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80012d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80012da:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80012dc:	2101      	movs	r1, #1
 80012de:	430a      	orrs	r2, r1
 80012e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80012e2:	e01c      	b.n	800131e <HAL_RCC_OscConfig+0x31a>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	2b05      	cmp	r3, #5
 80012ea:	d10c      	bne.n	8001306 <HAL_RCC_OscConfig+0x302>
 80012ec:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80012ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80012f0:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80012f2:	2104      	movs	r1, #4
 80012f4:	430a      	orrs	r2, r1
 80012f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80012f8:	4b12      	ldr	r3, [pc, #72]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80012fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80012fc:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 80012fe:	2101      	movs	r1, #1
 8001300:	430a      	orrs	r2, r1
 8001302:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001304:	e00b      	b.n	800131e <HAL_RCC_OscConfig+0x31a>
 8001306:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001308:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800130a:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 800130c:	2101      	movs	r1, #1
 800130e:	438a      	bics	r2, r1
 8001310:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001312:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001314:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001316:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <HAL_RCC_OscConfig+0x340>)
 8001318:	2104      	movs	r1, #4
 800131a:	438a      	bics	r2, r1
 800131c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d028      	beq.n	8001378 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001326:	f7ff fbfb 	bl	8000b20 <HAL_GetTick>
 800132a:	0003      	movs	r3, r0
 800132c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800132e:	e01d      	b.n	800136c <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001330:	f7ff fbf6 	bl	8000b20 <HAL_GetTick>
 8001334:	0002      	movs	r2, r0
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	4a0b      	ldr	r2, [pc, #44]	@ (8001368 <HAL_RCC_OscConfig+0x364>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d915      	bls.n	800136c <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e039      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
 8001344:	40021000 	.word	0x40021000
 8001348:	fffeffff 	.word	0xfffeffff
 800134c:	fffbffff 	.word	0xfffbffff
 8001350:	ffff80ff 	.word	0xffff80ff
 8001354:	ffffc7ff 	.word	0xffffc7ff
 8001358:	02dc6c00 	.word	0x02dc6c00
 800135c:	20000000 	.word	0x20000000
 8001360:	20000004 	.word	0x20000004
 8001364:	fffffeff 	.word	0xfffffeff
 8001368:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800136c:	4b14      	ldr	r3, [pc, #80]	@ (80013c0 <HAL_RCC_OscConfig+0x3bc>)
 800136e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001370:	2202      	movs	r2, #2
 8001372:	4013      	ands	r3, r2
 8001374:	d0dc      	beq.n	8001330 <HAL_RCC_OscConfig+0x32c>
 8001376:	e013      	b.n	80013a0 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001378:	f7ff fbd2 	bl	8000b20 <HAL_GetTick>
 800137c:	0003      	movs	r3, r0
 800137e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001380:	e009      	b.n	8001396 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001382:	f7ff fbcd 	bl	8000b20 <HAL_GetTick>
 8001386:	0002      	movs	r2, r0
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	4a0d      	ldr	r2, [pc, #52]	@ (80013c4 <HAL_RCC_OscConfig+0x3c0>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d901      	bls.n	8001396 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e010      	b.n	80013b8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8001396:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <HAL_RCC_OscConfig+0x3bc>)
 8001398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800139a:	2202      	movs	r2, #2
 800139c:	4013      	ands	r3, r2
 800139e:	d1f0      	bne.n	8001382 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80013a0:	230f      	movs	r3, #15
 80013a2:	18fb      	adds	r3, r7, r3
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d105      	bne.n	80013b6 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80013aa:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <HAL_RCC_OscConfig+0x3bc>)
 80013ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80013ae:	4b04      	ldr	r3, [pc, #16]	@ (80013c0 <HAL_RCC_OscConfig+0x3bc>)
 80013b0:	4905      	ldr	r1, [pc, #20]	@ (80013c8 <HAL_RCC_OscConfig+0x3c4>)
 80013b2:	400a      	ands	r2, r1
 80013b4:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
  return HAL_OK;
 80013b6:	2300      	movs	r3, #0
}
 80013b8:	0018      	movs	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b006      	add	sp, #24
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40021000 	.word	0x40021000
 80013c4:	00001388 	.word	0x00001388
 80013c8:	efffffff 	.word	0xefffffff

080013cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d101      	bne.n	80013e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e0e9      	b.n	80015b4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013e0:	4b76      	ldr	r3, [pc, #472]	@ (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2207      	movs	r2, #7
 80013e6:	4013      	ands	r3, r2
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d91e      	bls.n	800142c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ee:	4b73      	ldr	r3, [pc, #460]	@ (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2207      	movs	r2, #7
 80013f4:	4393      	bics	r3, r2
 80013f6:	0019      	movs	r1, r3
 80013f8:	4b70      	ldr	r3, [pc, #448]	@ (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 80013fa:	683a      	ldr	r2, [r7, #0]
 80013fc:	430a      	orrs	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001400:	f7ff fb8e 	bl	8000b20 <HAL_GetTick>
 8001404:	0003      	movs	r3, r0
 8001406:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001408:	e009      	b.n	800141e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800140a:	f7ff fb89 	bl	8000b20 <HAL_GetTick>
 800140e:	0002      	movs	r2, r0
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	4a6a      	ldr	r2, [pc, #424]	@ (80015c0 <HAL_RCC_ClockConfig+0x1f4>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d901      	bls.n	800141e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e0ca      	b.n	80015b4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800141e:	4b67      	ldr	r3, [pc, #412]	@ (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	2207      	movs	r2, #7
 8001424:	4013      	ands	r3, r2
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	429a      	cmp	r2, r3
 800142a:	d1ee      	bne.n	800140a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2202      	movs	r2, #2
 8001432:	4013      	ands	r3, r2
 8001434:	d017      	beq.n	8001466 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2204      	movs	r2, #4
 800143c:	4013      	ands	r3, r2
 800143e:	d008      	beq.n	8001452 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001440:	4b60      	ldr	r3, [pc, #384]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	4a60      	ldr	r2, [pc, #384]	@ (80015c8 <HAL_RCC_ClockConfig+0x1fc>)
 8001446:	401a      	ands	r2, r3
 8001448:	4b5e      	ldr	r3, [pc, #376]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 800144a:	21b0      	movs	r1, #176	@ 0xb0
 800144c:	0109      	lsls	r1, r1, #4
 800144e:	430a      	orrs	r2, r1
 8001450:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001452:	4b5c      	ldr	r3, [pc, #368]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	4a5d      	ldr	r2, [pc, #372]	@ (80015cc <HAL_RCC_ClockConfig+0x200>)
 8001458:	4013      	ands	r3, r2
 800145a:	0019      	movs	r1, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68da      	ldr	r2, [r3, #12]
 8001460:	4b58      	ldr	r3, [pc, #352]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 8001462:	430a      	orrs	r2, r1
 8001464:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2201      	movs	r2, #1
 800146c:	4013      	ands	r3, r2
 800146e:	d055      	beq.n	800151c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8001470:	4b54      	ldr	r3, [pc, #336]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	221c      	movs	r2, #28
 8001476:	4393      	bics	r3, r2
 8001478:	0019      	movs	r1, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	689a      	ldr	r2, [r3, #8]
 800147e:	4b51      	ldr	r3, [pc, #324]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 8001480:	430a      	orrs	r2, r1
 8001482:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d107      	bne.n	800149c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800148c:	4b4d      	ldr	r3, [pc, #308]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	2380      	movs	r3, #128	@ 0x80
 8001492:	029b      	lsls	r3, r3, #10
 8001494:	4013      	ands	r3, r2
 8001496:	d11f      	bne.n	80014d8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e08b      	b.n	80015b4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d107      	bne.n	80014b4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014a4:	4b47      	ldr	r3, [pc, #284]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	4013      	ands	r3, r2
 80014ae:	d113      	bne.n	80014d8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e07f      	b.n	80015b4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	2b03      	cmp	r3, #3
 80014ba:	d106      	bne.n	80014ca <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80014bc:	4b41      	ldr	r3, [pc, #260]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 80014be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c0:	2202      	movs	r2, #2
 80014c2:	4013      	ands	r3, r2
 80014c4:	d108      	bne.n	80014d8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e074      	b.n	80015b4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80014ca:	4b3e      	ldr	r3, [pc, #248]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 80014cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014ce:	2202      	movs	r2, #2
 80014d0:	4013      	ands	r3, r2
 80014d2:	d101      	bne.n	80014d8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e06d      	b.n	80015b4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014d8:	4b3a      	ldr	r3, [pc, #232]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	2207      	movs	r2, #7
 80014de:	4393      	bics	r3, r2
 80014e0:	0019      	movs	r1, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685a      	ldr	r2, [r3, #4]
 80014e6:	4b37      	ldr	r3, [pc, #220]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 80014e8:	430a      	orrs	r2, r1
 80014ea:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014ec:	f7ff fb18 	bl	8000b20 <HAL_GetTick>
 80014f0:	0003      	movs	r3, r0
 80014f2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014f4:	e009      	b.n	800150a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80014f6:	f7ff fb13 	bl	8000b20 <HAL_GetTick>
 80014fa:	0002      	movs	r2, r0
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	4a2f      	ldr	r2, [pc, #188]	@ (80015c0 <HAL_RCC_ClockConfig+0x1f4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d901      	bls.n	800150a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e054      	b.n	80015b4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800150a:	4b2e      	ldr	r3, [pc, #184]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	2238      	movs	r2, #56	@ 0x38
 8001510:	401a      	ands	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	00db      	lsls	r3, r3, #3
 8001518:	429a      	cmp	r2, r3
 800151a:	d1ec      	bne.n	80014f6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800151c:	4b27      	ldr	r3, [pc, #156]	@ (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2207      	movs	r2, #7
 8001522:	4013      	ands	r3, r2
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	429a      	cmp	r2, r3
 8001528:	d21e      	bcs.n	8001568 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152a:	4b24      	ldr	r3, [pc, #144]	@ (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2207      	movs	r2, #7
 8001530:	4393      	bics	r3, r2
 8001532:	0019      	movs	r1, r3
 8001534:	4b21      	ldr	r3, [pc, #132]	@ (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001536:	683a      	ldr	r2, [r7, #0]
 8001538:	430a      	orrs	r2, r1
 800153a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800153c:	f7ff faf0 	bl	8000b20 <HAL_GetTick>
 8001540:	0003      	movs	r3, r0
 8001542:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001544:	e009      	b.n	800155a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001546:	f7ff faeb 	bl	8000b20 <HAL_GetTick>
 800154a:	0002      	movs	r2, r0
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	4a1b      	ldr	r2, [pc, #108]	@ (80015c0 <HAL_RCC_ClockConfig+0x1f4>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d901      	bls.n	800155a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e02c      	b.n	80015b4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800155a:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2207      	movs	r2, #7
 8001560:	4013      	ands	r3, r2
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	429a      	cmp	r2, r3
 8001566:	d1ee      	bne.n	8001546 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2204      	movs	r2, #4
 800156e:	4013      	ands	r3, r2
 8001570:	d009      	beq.n	8001586 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001572:	4b14      	ldr	r3, [pc, #80]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	4a16      	ldr	r2, [pc, #88]	@ (80015d0 <HAL_RCC_ClockConfig+0x204>)
 8001578:	4013      	ands	r3, r2
 800157a:	0019      	movs	r1, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	691a      	ldr	r2, [r3, #16]
 8001580:	4b10      	ldr	r3, [pc, #64]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 8001582:	430a      	orrs	r2, r1
 8001584:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001586:	f000 f82b 	bl	80015e0 <HAL_RCC_GetSysClockFreq>
 800158a:	0001      	movs	r1, r0
 800158c:	4b0d      	ldr	r3, [pc, #52]	@ (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	0a1b      	lsrs	r3, r3, #8
 8001592:	220f      	movs	r2, #15
 8001594:	401a      	ands	r2, r3
 8001596:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <HAL_RCC_ClockConfig+0x208>)
 8001598:	0092      	lsls	r2, r2, #2
 800159a:	58d3      	ldr	r3, [r2, r3]
 800159c:	221f      	movs	r2, #31
 800159e:	4013      	ands	r3, r2
 80015a0:	000a      	movs	r2, r1
 80015a2:	40da      	lsrs	r2, r3
 80015a4:	4b0c      	ldr	r3, [pc, #48]	@ (80015d8 <HAL_RCC_ClockConfig+0x20c>)
 80015a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80015a8:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <HAL_RCC_ClockConfig+0x210>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	0018      	movs	r0, r3
 80015ae:	f7ff fa5b 	bl	8000a68 <HAL_InitTick>
 80015b2:	0003      	movs	r3, r0
}
 80015b4:	0018      	movs	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b004      	add	sp, #16
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40022000 	.word	0x40022000
 80015c0:	00001388 	.word	0x00001388
 80015c4:	40021000 	.word	0x40021000
 80015c8:	ffff84ff 	.word	0xffff84ff
 80015cc:	fffff0ff 	.word	0xfffff0ff
 80015d0:	ffff8fff 	.word	0xffff8fff
 80015d4:	08003330 	.word	0x08003330
 80015d8:	20000000 	.word	0x20000000
 80015dc:	20000004 	.word	0x20000004

080015e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80015e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001658 <HAL_RCC_GetSysClockFreq+0x78>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	2238      	movs	r2, #56	@ 0x38
 80015ec:	4013      	ands	r3, r2
 80015ee:	d10f      	bne.n	8001610 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80015f0:	4b19      	ldr	r3, [pc, #100]	@ (8001658 <HAL_RCC_GetSysClockFreq+0x78>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	0adb      	lsrs	r3, r3, #11
 80015f6:	2207      	movs	r2, #7
 80015f8:	4013      	ands	r3, r2
 80015fa:	2201      	movs	r2, #1
 80015fc:	409a      	lsls	r2, r3
 80015fe:	0013      	movs	r3, r2
 8001600:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001602:	6839      	ldr	r1, [r7, #0]
 8001604:	4815      	ldr	r0, [pc, #84]	@ (800165c <HAL_RCC_GetSysClockFreq+0x7c>)
 8001606:	f7fe fd91 	bl	800012c <__udivsi3>
 800160a:	0003      	movs	r3, r0
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	e01e      	b.n	800164e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001610:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <HAL_RCC_GetSysClockFreq+0x78>)
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	2238      	movs	r2, #56	@ 0x38
 8001616:	4013      	ands	r3, r2
 8001618:	2b08      	cmp	r3, #8
 800161a:	d102      	bne.n	8001622 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800161c:	4b10      	ldr	r3, [pc, #64]	@ (8001660 <HAL_RCC_GetSysClockFreq+0x80>)
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	e015      	b.n	800164e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8001622:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <HAL_RCC_GetSysClockFreq+0x78>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2238      	movs	r2, #56	@ 0x38
 8001628:	4013      	ands	r3, r2
 800162a:	2b20      	cmp	r3, #32
 800162c:	d103      	bne.n	8001636 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800162e:	2380      	movs	r3, #128	@ 0x80
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	e00b      	b.n	800164e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <HAL_RCC_GetSysClockFreq+0x78>)
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	2238      	movs	r2, #56	@ 0x38
 800163c:	4013      	ands	r3, r2
 800163e:	2b18      	cmp	r3, #24
 8001640:	d103      	bne.n	800164a <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001642:	23fa      	movs	r3, #250	@ 0xfa
 8001644:	01db      	lsls	r3, r3, #7
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	e001      	b.n	800164e <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 800164a:	2300      	movs	r3, #0
 800164c:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 800164e:	687b      	ldr	r3, [r7, #4]
}
 8001650:	0018      	movs	r0, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	b002      	add	sp, #8
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40021000 	.word	0x40021000
 800165c:	02dc6c00 	.word	0x02dc6c00
 8001660:	007a1200 	.word	0x007a1200

08001664 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001668:	4b02      	ldr	r3, [pc, #8]	@ (8001674 <HAL_RCC_GetHCLKFreq+0x10>)
 800166a:	681b      	ldr	r3, [r3, #0]
}
 800166c:	0018      	movs	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	46c0      	nop			@ (mov r8, r8)
 8001674:	20000000 	.word	0x20000000

08001678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 800167c:	f7ff fff2 	bl	8001664 <HAL_RCC_GetHCLKFreq>
 8001680:	0001      	movs	r1, r0
 8001682:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	0b1b      	lsrs	r3, r3, #12
 8001688:	2207      	movs	r2, #7
 800168a:	401a      	ands	r2, r3
 800168c:	4b05      	ldr	r3, [pc, #20]	@ (80016a4 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800168e:	0092      	lsls	r2, r2, #2
 8001690:	58d3      	ldr	r3, [r2, r3]
 8001692:	221f      	movs	r2, #31
 8001694:	4013      	ands	r3, r2
 8001696:	40d9      	lsrs	r1, r3
 8001698:	000b      	movs	r3, r1
}
 800169a:	0018      	movs	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40021000 	.word	0x40021000
 80016a4:	08003370 	.word	0x08003370

080016a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80016b0:	2313      	movs	r3, #19
 80016b2:	18fb      	adds	r3, r7, r3
 80016b4:	2200      	movs	r2, #0
 80016b6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80016b8:	2312      	movs	r3, #18
 80016ba:	18fb      	adds	r3, r7, r3
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	2380      	movs	r3, #128	@ 0x80
 80016c6:	029b      	lsls	r3, r3, #10
 80016c8:	4013      	ands	r3, r2
 80016ca:	d100      	bne.n	80016ce <HAL_RCCEx_PeriphCLKConfig+0x26>
 80016cc:	e079      	b.n	80017c2 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ce:	2011      	movs	r0, #17
 80016d0:	183b      	adds	r3, r7, r0
 80016d2:	2200      	movs	r2, #0
 80016d4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016d6:	4b64      	ldr	r3, [pc, #400]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80016d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016da:	2380      	movs	r3, #128	@ 0x80
 80016dc:	055b      	lsls	r3, r3, #21
 80016de:	4013      	ands	r3, r2
 80016e0:	d110      	bne.n	8001704 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016e2:	4b61      	ldr	r3, [pc, #388]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80016e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016e6:	4b60      	ldr	r3, [pc, #384]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80016e8:	2180      	movs	r1, #128	@ 0x80
 80016ea:	0549      	lsls	r1, r1, #21
 80016ec:	430a      	orrs	r2, r1
 80016ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016f0:	4b5d      	ldr	r3, [pc, #372]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80016f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016f4:	2380      	movs	r3, #128	@ 0x80
 80016f6:	055b      	lsls	r3, r3, #21
 80016f8:	4013      	ands	r3, r2
 80016fa:	60bb      	str	r3, [r7, #8]
 80016fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016fe:	183b      	adds	r3, r7, r0
 8001700:	2201      	movs	r2, #1
 8001702:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8001704:	4b58      	ldr	r3, [pc, #352]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001706:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001708:	23c0      	movs	r3, #192	@ 0xc0
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	4013      	ands	r3, r2
 800170e:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d019      	beq.n	800174a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	699b      	ldr	r3, [r3, #24]
 800171a:	697a      	ldr	r2, [r7, #20]
 800171c:	429a      	cmp	r2, r3
 800171e:	d014      	beq.n	800174a <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8001720:	4b51      	ldr	r3, [pc, #324]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001722:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001724:	4a51      	ldr	r2, [pc, #324]	@ (800186c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001726:	4013      	ands	r3, r2
 8001728:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800172a:	4b4f      	ldr	r3, [pc, #316]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800172c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800172e:	4b4e      	ldr	r3, [pc, #312]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001730:	2180      	movs	r1, #128	@ 0x80
 8001732:	0249      	lsls	r1, r1, #9
 8001734:	430a      	orrs	r2, r1
 8001736:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001738:	4b4b      	ldr	r3, [pc, #300]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800173a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800173c:	4b4a      	ldr	r3, [pc, #296]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800173e:	494c      	ldr	r1, [pc, #304]	@ (8001870 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001740:	400a      	ands	r2, r1
 8001742:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8001744:	4b48      	ldr	r3, [pc, #288]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001746:	697a      	ldr	r2, [r7, #20]
 8001748:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	2201      	movs	r2, #1
 800174e:	4013      	ands	r3, r2
 8001750:	d016      	beq.n	8001780 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001752:	f7ff f9e5 	bl	8000b20 <HAL_GetTick>
 8001756:	0003      	movs	r3, r0
 8001758:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800175a:	e00c      	b.n	8001776 <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800175c:	f7ff f9e0 	bl	8000b20 <HAL_GetTick>
 8001760:	0002      	movs	r2, r0
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	4a43      	ldr	r2, [pc, #268]	@ (8001874 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d904      	bls.n	8001776 <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 800176c:	2313      	movs	r3, #19
 800176e:	18fb      	adds	r3, r7, r3
 8001770:	2203      	movs	r2, #3
 8001772:	701a      	strb	r2, [r3, #0]
          break;
 8001774:	e004      	b.n	8001780 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8001776:	4b3c      	ldr	r3, [pc, #240]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001778:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800177a:	2202      	movs	r2, #2
 800177c:	4013      	ands	r3, r2
 800177e:	d0ed      	beq.n	800175c <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 8001780:	2313      	movs	r3, #19
 8001782:	18fb      	adds	r3, r7, r3
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10a      	bne.n	80017a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800178a:	4b37      	ldr	r3, [pc, #220]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800178c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178e:	4a37      	ldr	r2, [pc, #220]	@ (800186c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001790:	4013      	ands	r3, r2
 8001792:	0019      	movs	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	699a      	ldr	r2, [r3, #24]
 8001798:	4b33      	ldr	r3, [pc, #204]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800179a:	430a      	orrs	r2, r1
 800179c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800179e:	e005      	b.n	80017ac <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80017a0:	2312      	movs	r3, #18
 80017a2:	18fb      	adds	r3, r7, r3
 80017a4:	2213      	movs	r2, #19
 80017a6:	18ba      	adds	r2, r7, r2
 80017a8:	7812      	ldrb	r2, [r2, #0]
 80017aa:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80017ac:	2311      	movs	r3, #17
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d105      	bne.n	80017c2 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80017b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80017bc:	492e      	ldr	r1, [pc, #184]	@ (8001878 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80017be:	400a      	ands	r2, r1
 80017c0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2201      	movs	r2, #1
 80017c8:	4013      	ands	r3, r2
 80017ca:	d009      	beq.n	80017e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80017cc:	4b26      	ldr	r3, [pc, #152]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80017ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017d0:	2203      	movs	r2, #3
 80017d2:	4393      	bics	r3, r2
 80017d4:	0019      	movs	r1, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	689a      	ldr	r2, [r3, #8]
 80017da:	4b23      	ldr	r3, [pc, #140]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80017dc:	430a      	orrs	r2, r1
 80017de:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2240      	movs	r2, #64	@ 0x40
 80017e6:	4013      	ands	r3, r2
 80017e8:	d009      	beq.n	80017fe <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80017ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80017ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017ee:	4a23      	ldr	r2, [pc, #140]	@ (800187c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80017f0:	4013      	ands	r3, r2
 80017f2:	0019      	movs	r1, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80017fa:	430a      	orrs	r2, r1
 80017fc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	2380      	movs	r3, #128	@ 0x80
 8001804:	01db      	lsls	r3, r3, #7
 8001806:	4013      	ands	r3, r2
 8001808:	d008      	beq.n	800181c <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800180a:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800180c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	0899      	lsrs	r1, r3, #2
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695a      	ldr	r2, [r3, #20]
 8001816:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001818:	430a      	orrs	r2, r1
 800181a:	655a      	str	r2, [r3, #84]	@ 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	2380      	movs	r3, #128	@ 0x80
 8001822:	011b      	lsls	r3, r3, #4
 8001824:	4013      	ands	r3, r2
 8001826:	d009      	beq.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001828:	4b0f      	ldr	r3, [pc, #60]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800182a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800182c:	4a14      	ldr	r2, [pc, #80]	@ (8001880 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800182e:	4013      	ands	r3, r2
 8001830:	0019      	movs	r1, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	691a      	ldr	r2, [r3, #16]
 8001836:	4b0c      	ldr	r3, [pc, #48]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001838:	430a      	orrs	r2, r1
 800183a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	da09      	bge.n	8001858 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8001844:	4b08      	ldr	r3, [pc, #32]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	22e0      	movs	r2, #224	@ 0xe0
 800184a:	4393      	bics	r3, r2
 800184c:	0019      	movs	r1, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	4b05      	ldr	r3, [pc, #20]	@ (8001868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001854:	430a      	orrs	r2, r1
 8001856:	601a      	str	r2, [r3, #0]
  }
  return status;
 8001858:	2312      	movs	r3, #18
 800185a:	18fb      	adds	r3, r7, r3
 800185c:	781b      	ldrb	r3, [r3, #0]
}
 800185e:	0018      	movs	r0, r3
 8001860:	46bd      	mov	sp, r7
 8001862:	b006      	add	sp, #24
 8001864:	bd80      	pop	{r7, pc}
 8001866:	46c0      	nop			@ (mov r8, r8)
 8001868:	40021000 	.word	0x40021000
 800186c:	fffffcff 	.word	0xfffffcff
 8001870:	fffeffff 	.word	0xfffeffff
 8001874:	00001388 	.word	0x00001388
 8001878:	efffffff 	.word	0xefffffff
 800187c:	ffffcfff 	.word	0xffffcfff
 8001880:	ffff3fff 	.word	0xffff3fff

08001884 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e04a      	b.n	800192c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	223d      	movs	r2, #61	@ 0x3d
 800189a:	5c9b      	ldrb	r3, [r3, r2]
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d107      	bne.n	80018b2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	223c      	movs	r2, #60	@ 0x3c
 80018a6:	2100      	movs	r1, #0
 80018a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	0018      	movs	r0, r3
 80018ae:	f7fe ffbf 	bl	8000830 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	223d      	movs	r2, #61	@ 0x3d
 80018b6:	2102      	movs	r1, #2
 80018b8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	3304      	adds	r3, #4
 80018c2:	0019      	movs	r1, r3
 80018c4:	0010      	movs	r0, r2
 80018c6:	f000 f951 	bl	8001b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2248      	movs	r2, #72	@ 0x48
 80018ce:	2101      	movs	r1, #1
 80018d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	223e      	movs	r2, #62	@ 0x3e
 80018d6:	2101      	movs	r1, #1
 80018d8:	5499      	strb	r1, [r3, r2]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	223f      	movs	r2, #63	@ 0x3f
 80018de:	2101      	movs	r1, #1
 80018e0:	5499      	strb	r1, [r3, r2]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2240      	movs	r2, #64	@ 0x40
 80018e6:	2101      	movs	r1, #1
 80018e8:	5499      	strb	r1, [r3, r2]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2241      	movs	r2, #65	@ 0x41
 80018ee:	2101      	movs	r1, #1
 80018f0:	5499      	strb	r1, [r3, r2]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2242      	movs	r2, #66	@ 0x42
 80018f6:	2101      	movs	r1, #1
 80018f8:	5499      	strb	r1, [r3, r2]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2243      	movs	r2, #67	@ 0x43
 80018fe:	2101      	movs	r1, #1
 8001900:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2244      	movs	r2, #68	@ 0x44
 8001906:	2101      	movs	r1, #1
 8001908:	5499      	strb	r1, [r3, r2]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2245      	movs	r2, #69	@ 0x45
 800190e:	2101      	movs	r1, #1
 8001910:	5499      	strb	r1, [r3, r2]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2246      	movs	r2, #70	@ 0x46
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2247      	movs	r2, #71	@ 0x47
 800191e:	2101      	movs	r1, #1
 8001920:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	223d      	movs	r2, #61	@ 0x3d
 8001926:	2101      	movs	r1, #1
 8001928:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	0018      	movs	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	b002      	add	sp, #8
 8001932:	bd80      	pop	{r7, pc}

08001934 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	223d      	movs	r2, #61	@ 0x3d
 8001940:	5c9b      	ldrb	r3, [r3, r2]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b01      	cmp	r3, #1
 8001946:	d001      	beq.n	800194c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e02f      	b.n	80019ac <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	223d      	movs	r2, #61	@ 0x3d
 8001950:	2102      	movs	r1, #2
 8001952:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a16      	ldr	r2, [pc, #88]	@ (80019b4 <HAL_TIM_Base_Start+0x80>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d004      	beq.n	8001968 <HAL_TIM_Base_Start+0x34>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a15      	ldr	r2, [pc, #84]	@ (80019b8 <HAL_TIM_Base_Start+0x84>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d116      	bne.n	8001996 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	4a13      	ldr	r2, [pc, #76]	@ (80019bc <HAL_TIM_Base_Start+0x88>)
 8001970:	4013      	ands	r3, r2
 8001972:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2b06      	cmp	r3, #6
 8001978:	d016      	beq.n	80019a8 <HAL_TIM_Base_Start+0x74>
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	2380      	movs	r3, #128	@ 0x80
 800197e:	025b      	lsls	r3, r3, #9
 8001980:	429a      	cmp	r2, r3
 8001982:	d011      	beq.n	80019a8 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2101      	movs	r1, #1
 8001990:	430a      	orrs	r2, r1
 8001992:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001994:	e008      	b.n	80019a8 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2101      	movs	r1, #1
 80019a2:	430a      	orrs	r2, r1
 80019a4:	601a      	str	r2, [r3, #0]
 80019a6:	e000      	b.n	80019aa <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019a8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	0018      	movs	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	b004      	add	sp, #16
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40012c00 	.word	0x40012c00
 80019b8:	40000400 	.word	0x40000400
 80019bc:	00010007 	.word	0x00010007

080019c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b084      	sub	sp, #16
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019ca:	230f      	movs	r3, #15
 80019cc:	18fb      	adds	r3, r7, r3
 80019ce:	2200      	movs	r2, #0
 80019d0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	223c      	movs	r2, #60	@ 0x3c
 80019d6:	5c9b      	ldrb	r3, [r3, r2]
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d101      	bne.n	80019e0 <HAL_TIM_ConfigClockSource+0x20>
 80019dc:	2302      	movs	r3, #2
 80019de:	e0bc      	b.n	8001b5a <HAL_TIM_ConfigClockSource+0x19a>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	223c      	movs	r2, #60	@ 0x3c
 80019e4:	2101      	movs	r1, #1
 80019e6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	223d      	movs	r2, #61	@ 0x3d
 80019ec:	2102      	movs	r1, #2
 80019ee:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	4a5a      	ldr	r2, [pc, #360]	@ (8001b64 <HAL_TIM_ConfigClockSource+0x1a4>)
 80019fc:	4013      	ands	r3, r2
 80019fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	4a59      	ldr	r2, [pc, #356]	@ (8001b68 <HAL_TIM_ConfigClockSource+0x1a8>)
 8001a04:	4013      	ands	r3, r2
 8001a06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2280      	movs	r2, #128	@ 0x80
 8001a16:	0192      	lsls	r2, r2, #6
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d040      	beq.n	8001a9e <HAL_TIM_ConfigClockSource+0xde>
 8001a1c:	2280      	movs	r2, #128	@ 0x80
 8001a1e:	0192      	lsls	r2, r2, #6
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d900      	bls.n	8001a26 <HAL_TIM_ConfigClockSource+0x66>
 8001a24:	e088      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
 8001a26:	2280      	movs	r2, #128	@ 0x80
 8001a28:	0152      	lsls	r2, r2, #5
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d100      	bne.n	8001a30 <HAL_TIM_ConfigClockSource+0x70>
 8001a2e:	e088      	b.n	8001b42 <HAL_TIM_ConfigClockSource+0x182>
 8001a30:	2280      	movs	r2, #128	@ 0x80
 8001a32:	0152      	lsls	r2, r2, #5
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d900      	bls.n	8001a3a <HAL_TIM_ConfigClockSource+0x7a>
 8001a38:	e07e      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
 8001a3a:	2b70      	cmp	r3, #112	@ 0x70
 8001a3c:	d018      	beq.n	8001a70 <HAL_TIM_ConfigClockSource+0xb0>
 8001a3e:	d900      	bls.n	8001a42 <HAL_TIM_ConfigClockSource+0x82>
 8001a40:	e07a      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
 8001a42:	2b60      	cmp	r3, #96	@ 0x60
 8001a44:	d04f      	beq.n	8001ae6 <HAL_TIM_ConfigClockSource+0x126>
 8001a46:	d900      	bls.n	8001a4a <HAL_TIM_ConfigClockSource+0x8a>
 8001a48:	e076      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
 8001a4a:	2b50      	cmp	r3, #80	@ 0x50
 8001a4c:	d03b      	beq.n	8001ac6 <HAL_TIM_ConfigClockSource+0x106>
 8001a4e:	d900      	bls.n	8001a52 <HAL_TIM_ConfigClockSource+0x92>
 8001a50:	e072      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
 8001a52:	2b40      	cmp	r3, #64	@ 0x40
 8001a54:	d057      	beq.n	8001b06 <HAL_TIM_ConfigClockSource+0x146>
 8001a56:	d900      	bls.n	8001a5a <HAL_TIM_ConfigClockSource+0x9a>
 8001a58:	e06e      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
 8001a5a:	2b30      	cmp	r3, #48	@ 0x30
 8001a5c:	d063      	beq.n	8001b26 <HAL_TIM_ConfigClockSource+0x166>
 8001a5e:	d86b      	bhi.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
 8001a60:	2b20      	cmp	r3, #32
 8001a62:	d060      	beq.n	8001b26 <HAL_TIM_ConfigClockSource+0x166>
 8001a64:	d868      	bhi.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d05d      	beq.n	8001b26 <HAL_TIM_ConfigClockSource+0x166>
 8001a6a:	2b10      	cmp	r3, #16
 8001a6c:	d05b      	beq.n	8001b26 <HAL_TIM_ConfigClockSource+0x166>
 8001a6e:	e063      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001a80:	f000 f95c 	bl	8001d3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	2277      	movs	r2, #119	@ 0x77
 8001a90:	4313      	orrs	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68ba      	ldr	r2, [r7, #8]
 8001a9a:	609a      	str	r2, [r3, #8]
      break;
 8001a9c:	e052      	b.n	8001b44 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001aae:	f000 f945 	bl	8001d3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2180      	movs	r1, #128	@ 0x80
 8001abe:	01c9      	lsls	r1, r1, #7
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	609a      	str	r2, [r3, #8]
      break;
 8001ac4:	e03e      	b.n	8001b44 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ad2:	001a      	movs	r2, r3
 8001ad4:	f000 f8b6 	bl	8001c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2150      	movs	r1, #80	@ 0x50
 8001ade:	0018      	movs	r0, r3
 8001ae0:	f000 f910 	bl	8001d04 <TIM_ITRx_SetConfig>
      break;
 8001ae4:	e02e      	b.n	8001b44 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001af2:	001a      	movs	r2, r3
 8001af4:	f000 f8d4 	bl	8001ca0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2160      	movs	r1, #96	@ 0x60
 8001afe:	0018      	movs	r0, r3
 8001b00:	f000 f900 	bl	8001d04 <TIM_ITRx_SetConfig>
      break;
 8001b04:	e01e      	b.n	8001b44 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b12:	001a      	movs	r2, r3
 8001b14:	f000 f896 	bl	8001c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2140      	movs	r1, #64	@ 0x40
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f000 f8f0 	bl	8001d04 <TIM_ITRx_SetConfig>
      break;
 8001b24:	e00e      	b.n	8001b44 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	0019      	movs	r1, r3
 8001b30:	0010      	movs	r0, r2
 8001b32:	f000 f8e7 	bl	8001d04 <TIM_ITRx_SetConfig>
      break;
 8001b36:	e005      	b.n	8001b44 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001b38:	230f      	movs	r3, #15
 8001b3a:	18fb      	adds	r3, r7, r3
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	701a      	strb	r2, [r3, #0]
      break;
 8001b40:	e000      	b.n	8001b44 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001b42:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	223d      	movs	r2, #61	@ 0x3d
 8001b48:	2101      	movs	r1, #1
 8001b4a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	223c      	movs	r2, #60	@ 0x3c
 8001b50:	2100      	movs	r1, #0
 8001b52:	5499      	strb	r1, [r3, r2]

  return status;
 8001b54:	230f      	movs	r3, #15
 8001b56:	18fb      	adds	r3, r7, r3
 8001b58:	781b      	ldrb	r3, [r3, #0]
}
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b004      	add	sp, #16
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	46c0      	nop			@ (mov r8, r8)
 8001b64:	ffceff88 	.word	0xffceff88
 8001b68:	ffff00ff 	.word	0xffff00ff

08001b6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	4a2b      	ldr	r2, [pc, #172]	@ (8001c2c <TIM_Base_SetConfig+0xc0>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d003      	beq.n	8001b8c <TIM_Base_SetConfig+0x20>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4a2a      	ldr	r2, [pc, #168]	@ (8001c30 <TIM_Base_SetConfig+0xc4>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d108      	bne.n	8001b9e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2270      	movs	r2, #112	@ 0x70
 8001b90:	4393      	bics	r3, r2
 8001b92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	68fa      	ldr	r2, [r7, #12]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a22      	ldr	r2, [pc, #136]	@ (8001c2c <TIM_Base_SetConfig+0xc0>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d00f      	beq.n	8001bc6 <TIM_Base_SetConfig+0x5a>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a21      	ldr	r2, [pc, #132]	@ (8001c30 <TIM_Base_SetConfig+0xc4>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d00b      	beq.n	8001bc6 <TIM_Base_SetConfig+0x5a>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a20      	ldr	r2, [pc, #128]	@ (8001c34 <TIM_Base_SetConfig+0xc8>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d007      	beq.n	8001bc6 <TIM_Base_SetConfig+0x5a>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a1f      	ldr	r2, [pc, #124]	@ (8001c38 <TIM_Base_SetConfig+0xcc>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d003      	beq.n	8001bc6 <TIM_Base_SetConfig+0x5a>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a1e      	ldr	r2, [pc, #120]	@ (8001c3c <TIM_Base_SetConfig+0xd0>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d108      	bne.n	8001bd8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c40 <TIM_Base_SetConfig+0xd4>)
 8001bca:	4013      	ands	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	68fa      	ldr	r2, [r7, #12]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2280      	movs	r2, #128	@ 0x80
 8001bdc:	4393      	bics	r3, r2
 8001bde:	001a      	movs	r2, r3
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	695b      	ldr	r3, [r3, #20]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	68fa      	ldr	r2, [r7, #12]
 8001bec:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a0a      	ldr	r2, [pc, #40]	@ (8001c2c <TIM_Base_SetConfig+0xc0>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d007      	beq.n	8001c16 <TIM_Base_SetConfig+0xaa>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a0b      	ldr	r2, [pc, #44]	@ (8001c38 <TIM_Base_SetConfig+0xcc>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d003      	beq.n	8001c16 <TIM_Base_SetConfig+0xaa>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a0a      	ldr	r2, [pc, #40]	@ (8001c3c <TIM_Base_SetConfig+0xd0>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d103      	bne.n	8001c1e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	691a      	ldr	r2, [r3, #16]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2201      	movs	r2, #1
 8001c22:	615a      	str	r2, [r3, #20]
}
 8001c24:	46c0      	nop			@ (mov r8, r8)
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b004      	add	sp, #16
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40012c00 	.word	0x40012c00
 8001c30:	40000400 	.word	0x40000400
 8001c34:	40002000 	.word	0x40002000
 8001c38:	40014400 	.word	0x40014400
 8001c3c:	40014800 	.word	0x40014800
 8001c40:	fffffcff 	.word	0xfffffcff

08001c44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	60f8      	str	r0, [r7, #12]
 8001c4c:	60b9      	str	r1, [r7, #8]
 8001c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6a1b      	ldr	r3, [r3, #32]
 8001c54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	4393      	bics	r3, r2
 8001c5e:	001a      	movs	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	699b      	ldr	r3, [r3, #24]
 8001c68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	22f0      	movs	r2, #240	@ 0xf0
 8001c6e:	4393      	bics	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	011b      	lsls	r3, r3, #4
 8001c76:	693a      	ldr	r2, [r7, #16]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	220a      	movs	r2, #10
 8001c80:	4393      	bics	r3, r2
 8001c82:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001c84:	697a      	ldr	r2, [r7, #20]
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	697a      	ldr	r2, [r7, #20]
 8001c96:	621a      	str	r2, [r3, #32]
}
 8001c98:	46c0      	nop			@ (mov r8, r8)
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	b006      	add	sp, #24
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6a1b      	ldr	r3, [r3, #32]
 8001cb6:	2210      	movs	r2, #16
 8001cb8:	4393      	bics	r3, r2
 8001cba:	001a      	movs	r2, r3
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d00 <TIM_TI2_ConfigInputStage+0x60>)
 8001cca:	4013      	ands	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	031b      	lsls	r3, r3, #12
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	22a0      	movs	r2, #160	@ 0xa0
 8001cdc:	4393      	bics	r3, r2
 8001cde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	011b      	lsls	r3, r3, #4
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	621a      	str	r2, [r3, #32]
}
 8001cf6:	46c0      	nop			@ (mov r8, r8)
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	b006      	add	sp, #24
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	46c0      	nop			@ (mov r8, r8)
 8001d00:	ffff0fff 	.word	0xffff0fff

08001d04 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	4a08      	ldr	r2, [pc, #32]	@ (8001d38 <TIM_ITRx_SetConfig+0x34>)
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001d1c:	683a      	ldr	r2, [r7, #0]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	2207      	movs	r2, #7
 8001d24:	4313      	orrs	r3, r2
 8001d26:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	609a      	str	r2, [r3, #8]
}
 8001d2e:	46c0      	nop			@ (mov r8, r8)
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b004      	add	sp, #16
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	46c0      	nop			@ (mov r8, r8)
 8001d38:	ffcfff8f 	.word	0xffcfff8f

08001d3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	60b9      	str	r1, [r7, #8]
 8001d46:	607a      	str	r2, [r7, #4]
 8001d48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	4a09      	ldr	r2, [pc, #36]	@ (8001d78 <TIM_ETR_SetConfig+0x3c>)
 8001d54:	4013      	ands	r3, r2
 8001d56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	021a      	lsls	r2, r3, #8
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	697a      	ldr	r2, [r7, #20]
 8001d6e:	609a      	str	r2, [r3, #8]
}
 8001d70:	46c0      	nop			@ (mov r8, r8)
 8001d72:	46bd      	mov	sp, r7
 8001d74:	b006      	add	sp, #24
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	ffff00ff 	.word	0xffff00ff

08001d7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	223c      	movs	r2, #60	@ 0x3c
 8001d8a:	5c9b      	ldrb	r3, [r3, r2]
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e04a      	b.n	8001e2a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	223c      	movs	r2, #60	@ 0x3c
 8001d98:	2101      	movs	r1, #1
 8001d9a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	223d      	movs	r2, #61	@ 0x3d
 8001da0:	2102      	movs	r1, #2
 8001da2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a1e      	ldr	r2, [pc, #120]	@ (8001e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d108      	bne.n	8001dd0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	2270      	movs	r2, #112	@ 0x70
 8001dd4:	4393      	bics	r3, r2
 8001dd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	4313      	orrs	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68fa      	ldr	r2, [r7, #12]
 8001de8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a11      	ldr	r2, [pc, #68]	@ (8001e34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d004      	beq.n	8001dfe <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a10      	ldr	r2, [pc, #64]	@ (8001e3c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d10c      	bne.n	8001e18 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	2280      	movs	r2, #128	@ 0x80
 8001e02:	4393      	bics	r3, r2
 8001e04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68ba      	ldr	r2, [r7, #8]
 8001e16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	223d      	movs	r2, #61	@ 0x3d
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	223c      	movs	r2, #60	@ 0x3c
 8001e24:	2100      	movs	r1, #0
 8001e26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	b004      	add	sp, #16
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	46c0      	nop			@ (mov r8, r8)
 8001e34:	40012c00 	.word	0x40012c00
 8001e38:	ff0fffff 	.word	0xff0fffff
 8001e3c:	40000400 	.word	0x40000400

08001e40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d101      	bne.n	8001e52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e046      	b.n	8001ee0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2288      	movs	r2, #136	@ 0x88
 8001e56:	589b      	ldr	r3, [r3, r2]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d107      	bne.n	8001e6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2284      	movs	r2, #132	@ 0x84
 8001e60:	2100      	movs	r1, #0
 8001e62:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	0018      	movs	r0, r3
 8001e68:	f7fe fd00 	bl	800086c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2288      	movs	r2, #136	@ 0x88
 8001e70:	2124      	movs	r1, #36	@ 0x24
 8001e72:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2101      	movs	r1, #1
 8001e80:	438a      	bics	r2, r1
 8001e82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d003      	beq.n	8001e94 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	0018      	movs	r0, r3
 8001e90:	f000 fa4e 	bl	8002330 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	0018      	movs	r0, r3
 8001e98:	f000 f8cc 	bl	8002034 <UART_SetConfig>
 8001e9c:	0003      	movs	r3, r0
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d101      	bne.n	8001ea6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e01c      	b.n	8001ee0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	490d      	ldr	r1, [pc, #52]	@ (8001ee8 <HAL_UART_Init+0xa8>)
 8001eb2:	400a      	ands	r2, r1
 8001eb4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	212a      	movs	r1, #42	@ 0x2a
 8001ec2:	438a      	bics	r2, r1
 8001ec4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f000 fadd 	bl	8002498 <UART_CheckIdleState>
 8001ede:	0003      	movs	r3, r0
}
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b002      	add	sp, #8
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	ffffb7ff 	.word	0xffffb7ff

08001eec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08a      	sub	sp, #40	@ 0x28
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	1dbb      	adds	r3, r7, #6
 8001efa:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2288      	movs	r2, #136	@ 0x88
 8001f00:	589b      	ldr	r3, [r3, r2]
 8001f02:	2b20      	cmp	r3, #32
 8001f04:	d000      	beq.n	8001f08 <HAL_UART_Transmit+0x1c>
 8001f06:	e090      	b.n	800202a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_UART_Transmit+0x2a>
 8001f0e:	1dbb      	adds	r3, r7, #6
 8001f10:	881b      	ldrh	r3, [r3, #0]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e088      	b.n	800202c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	2380      	movs	r3, #128	@ 0x80
 8001f20:	015b      	lsls	r3, r3, #5
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d109      	bne.n	8001f3a <HAL_UART_Transmit+0x4e>
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	691b      	ldr	r3, [r3, #16]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d105      	bne.n	8001f3a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	2201      	movs	r2, #1
 8001f32:	4013      	ands	r3, r2
 8001f34:	d001      	beq.n	8001f3a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e078      	b.n	800202c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2290      	movs	r2, #144	@ 0x90
 8001f3e:	2100      	movs	r1, #0
 8001f40:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2288      	movs	r2, #136	@ 0x88
 8001f46:	2121      	movs	r1, #33	@ 0x21
 8001f48:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f4a:	f7fe fde9 	bl	8000b20 <HAL_GetTick>
 8001f4e:	0003      	movs	r3, r0
 8001f50:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	1dba      	adds	r2, r7, #6
 8001f56:	2154      	movs	r1, #84	@ 0x54
 8001f58:	8812      	ldrh	r2, [r2, #0]
 8001f5a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	1dba      	adds	r2, r7, #6
 8001f60:	2156      	movs	r1, #86	@ 0x56
 8001f62:	8812      	ldrh	r2, [r2, #0]
 8001f64:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	2380      	movs	r3, #128	@ 0x80
 8001f6c:	015b      	lsls	r3, r3, #5
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d108      	bne.n	8001f84 <HAL_UART_Transmit+0x98>
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d104      	bne.n	8001f84 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	61bb      	str	r3, [r7, #24]
 8001f82:	e003      	b.n	8001f8c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f8c:	e030      	b.n	8001ff0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	0013      	movs	r3, r2
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2180      	movs	r1, #128	@ 0x80
 8001f9c:	f000 fb26 	bl	80025ec <UART_WaitOnFlagUntilTimeout>
 8001fa0:	1e03      	subs	r3, r0, #0
 8001fa2:	d005      	beq.n	8001fb0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2288      	movs	r2, #136	@ 0x88
 8001fa8:	2120      	movs	r1, #32
 8001faa:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e03d      	b.n	800202c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d10b      	bne.n	8001fce <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	881b      	ldrh	r3, [r3, #0]
 8001fba:	001a      	movs	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	05d2      	lsls	r2, r2, #23
 8001fc2:	0dd2      	lsrs	r2, r2, #23
 8001fc4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	3302      	adds	r3, #2
 8001fca:	61bb      	str	r3, [r7, #24]
 8001fcc:	e007      	b.n	8001fde <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	781a      	ldrb	r2, [r3, #0]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2256      	movs	r2, #86	@ 0x56
 8001fe2:	5a9b      	ldrh	r3, [r3, r2]
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	b299      	uxth	r1, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2256      	movs	r2, #86	@ 0x56
 8001fee:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2256      	movs	r2, #86	@ 0x56
 8001ff4:	5a9b      	ldrh	r3, [r3, r2]
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1c8      	bne.n	8001f8e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001ffc:	697a      	ldr	r2, [r7, #20]
 8001ffe:	68f8      	ldr	r0, [r7, #12]
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	0013      	movs	r3, r2
 8002006:	2200      	movs	r2, #0
 8002008:	2140      	movs	r1, #64	@ 0x40
 800200a:	f000 faef 	bl	80025ec <UART_WaitOnFlagUntilTimeout>
 800200e:	1e03      	subs	r3, r0, #0
 8002010:	d005      	beq.n	800201e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2288      	movs	r2, #136	@ 0x88
 8002016:	2120      	movs	r1, #32
 8002018:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e006      	b.n	800202c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2288      	movs	r2, #136	@ 0x88
 8002022:	2120      	movs	r1, #32
 8002024:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002026:	2300      	movs	r3, #0
 8002028:	e000      	b.n	800202c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800202a:	2302      	movs	r3, #2
  }
}
 800202c:	0018      	movs	r0, r3
 800202e:	46bd      	mov	sp, r7
 8002030:	b008      	add	sp, #32
 8002032:	bd80      	pop	{r7, pc}

08002034 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800203c:	231e      	movs	r3, #30
 800203e:	18fb      	adds	r3, r7, r3
 8002040:	2200      	movs	r2, #0
 8002042:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	431a      	orrs	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	69db      	ldr	r3, [r3, #28]
 8002058:	4313      	orrs	r3, r2
 800205a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4aab      	ldr	r2, [pc, #684]	@ (8002310 <UART_SetConfig+0x2dc>)
 8002064:	4013      	ands	r3, r2
 8002066:	0019      	movs	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	430a      	orrs	r2, r1
 8002070:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	4aa6      	ldr	r2, [pc, #664]	@ (8002314 <UART_SetConfig+0x2e0>)
 800207a:	4013      	ands	r3, r2
 800207c:	0019      	movs	r1, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	430a      	orrs	r2, r1
 8002088:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	4313      	orrs	r3, r2
 8002098:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	4a9d      	ldr	r2, [pc, #628]	@ (8002318 <UART_SetConfig+0x2e4>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b6:	220f      	movs	r2, #15
 80020b8:	4393      	bics	r3, r2
 80020ba:	0019      	movs	r1, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a93      	ldr	r2, [pc, #588]	@ (800231c <UART_SetConfig+0x2e8>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d127      	bne.n	8002122 <UART_SetConfig+0xee>
 80020d2:	4b93      	ldr	r3, [pc, #588]	@ (8002320 <UART_SetConfig+0x2ec>)
 80020d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020d6:	2203      	movs	r2, #3
 80020d8:	4013      	ands	r3, r2
 80020da:	2b03      	cmp	r3, #3
 80020dc:	d017      	beq.n	800210e <UART_SetConfig+0xda>
 80020de:	d81b      	bhi.n	8002118 <UART_SetConfig+0xe4>
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d00a      	beq.n	80020fa <UART_SetConfig+0xc6>
 80020e4:	d818      	bhi.n	8002118 <UART_SetConfig+0xe4>
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d002      	beq.n	80020f0 <UART_SetConfig+0xbc>
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d00a      	beq.n	8002104 <UART_SetConfig+0xd0>
 80020ee:	e013      	b.n	8002118 <UART_SetConfig+0xe4>
 80020f0:	231f      	movs	r3, #31
 80020f2:	18fb      	adds	r3, r7, r3
 80020f4:	2200      	movs	r2, #0
 80020f6:	701a      	strb	r2, [r3, #0]
 80020f8:	e021      	b.n	800213e <UART_SetConfig+0x10a>
 80020fa:	231f      	movs	r3, #31
 80020fc:	18fb      	adds	r3, r7, r3
 80020fe:	2202      	movs	r2, #2
 8002100:	701a      	strb	r2, [r3, #0]
 8002102:	e01c      	b.n	800213e <UART_SetConfig+0x10a>
 8002104:	231f      	movs	r3, #31
 8002106:	18fb      	adds	r3, r7, r3
 8002108:	2204      	movs	r2, #4
 800210a:	701a      	strb	r2, [r3, #0]
 800210c:	e017      	b.n	800213e <UART_SetConfig+0x10a>
 800210e:	231f      	movs	r3, #31
 8002110:	18fb      	adds	r3, r7, r3
 8002112:	2208      	movs	r2, #8
 8002114:	701a      	strb	r2, [r3, #0]
 8002116:	e012      	b.n	800213e <UART_SetConfig+0x10a>
 8002118:	231f      	movs	r3, #31
 800211a:	18fb      	adds	r3, r7, r3
 800211c:	2210      	movs	r2, #16
 800211e:	701a      	strb	r2, [r3, #0]
 8002120:	e00d      	b.n	800213e <UART_SetConfig+0x10a>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a7f      	ldr	r2, [pc, #508]	@ (8002324 <UART_SetConfig+0x2f0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d104      	bne.n	8002136 <UART_SetConfig+0x102>
 800212c:	231f      	movs	r3, #31
 800212e:	18fb      	adds	r3, r7, r3
 8002130:	2200      	movs	r2, #0
 8002132:	701a      	strb	r2, [r3, #0]
 8002134:	e003      	b.n	800213e <UART_SetConfig+0x10a>
 8002136:	231f      	movs	r3, #31
 8002138:	18fb      	adds	r3, r7, r3
 800213a:	2210      	movs	r2, #16
 800213c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	69da      	ldr	r2, [r3, #28]
 8002142:	2380      	movs	r3, #128	@ 0x80
 8002144:	021b      	lsls	r3, r3, #8
 8002146:	429a      	cmp	r2, r3
 8002148:	d000      	beq.n	800214c <UART_SetConfig+0x118>
 800214a:	e06f      	b.n	800222c <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 800214c:	231f      	movs	r3, #31
 800214e:	18fb      	adds	r3, r7, r3
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b08      	cmp	r3, #8
 8002154:	d01f      	beq.n	8002196 <UART_SetConfig+0x162>
 8002156:	dc22      	bgt.n	800219e <UART_SetConfig+0x16a>
 8002158:	2b04      	cmp	r3, #4
 800215a:	d017      	beq.n	800218c <UART_SetConfig+0x158>
 800215c:	dc1f      	bgt.n	800219e <UART_SetConfig+0x16a>
 800215e:	2b00      	cmp	r3, #0
 8002160:	d002      	beq.n	8002168 <UART_SetConfig+0x134>
 8002162:	2b02      	cmp	r3, #2
 8002164:	d005      	beq.n	8002172 <UART_SetConfig+0x13e>
 8002166:	e01a      	b.n	800219e <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002168:	f7ff fa86 	bl	8001678 <HAL_RCC_GetPCLK1Freq>
 800216c:	0003      	movs	r3, r0
 800216e:	61bb      	str	r3, [r7, #24]
        break;
 8002170:	e01c      	b.n	80021ac <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002172:	4b6b      	ldr	r3, [pc, #428]	@ (8002320 <UART_SetConfig+0x2ec>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	095b      	lsrs	r3, r3, #5
 8002178:	2207      	movs	r2, #7
 800217a:	4013      	ands	r3, r2
 800217c:	3301      	adds	r3, #1
 800217e:	0019      	movs	r1, r3
 8002180:	4869      	ldr	r0, [pc, #420]	@ (8002328 <UART_SetConfig+0x2f4>)
 8002182:	f7fd ffd3 	bl	800012c <__udivsi3>
 8002186:	0003      	movs	r3, r0
 8002188:	61bb      	str	r3, [r7, #24]
        break;
 800218a:	e00f      	b.n	80021ac <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800218c:	f7ff fa28 	bl	80015e0 <HAL_RCC_GetSysClockFreq>
 8002190:	0003      	movs	r3, r0
 8002192:	61bb      	str	r3, [r7, #24]
        break;
 8002194:	e00a      	b.n	80021ac <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002196:	2380      	movs	r3, #128	@ 0x80
 8002198:	021b      	lsls	r3, r3, #8
 800219a:	61bb      	str	r3, [r7, #24]
        break;
 800219c:	e006      	b.n	80021ac <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 800219e:	2300      	movs	r3, #0
 80021a0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80021a2:	231e      	movs	r3, #30
 80021a4:	18fb      	adds	r3, r7, r3
 80021a6:	2201      	movs	r2, #1
 80021a8:	701a      	strb	r2, [r3, #0]
        break;
 80021aa:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d100      	bne.n	80021b4 <UART_SetConfig+0x180>
 80021b2:	e097      	b.n	80022e4 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021b8:	4b5c      	ldr	r3, [pc, #368]	@ (800232c <UART_SetConfig+0x2f8>)
 80021ba:	0052      	lsls	r2, r2, #1
 80021bc:	5ad3      	ldrh	r3, [r2, r3]
 80021be:	0019      	movs	r1, r3
 80021c0:	69b8      	ldr	r0, [r7, #24]
 80021c2:	f7fd ffb3 	bl	800012c <__udivsi3>
 80021c6:	0003      	movs	r3, r0
 80021c8:	005a      	lsls	r2, r3, #1
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	085b      	lsrs	r3, r3, #1
 80021d0:	18d2      	adds	r2, r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	0019      	movs	r1, r3
 80021d8:	0010      	movs	r0, r2
 80021da:	f7fd ffa7 	bl	800012c <__udivsi3>
 80021de:	0003      	movs	r3, r0
 80021e0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	2b0f      	cmp	r3, #15
 80021e6:	d91c      	bls.n	8002222 <UART_SetConfig+0x1ee>
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	2380      	movs	r3, #128	@ 0x80
 80021ec:	025b      	lsls	r3, r3, #9
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d217      	bcs.n	8002222 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	200e      	movs	r0, #14
 80021f8:	183b      	adds	r3, r7, r0
 80021fa:	210f      	movs	r1, #15
 80021fc:	438a      	bics	r2, r1
 80021fe:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	085b      	lsrs	r3, r3, #1
 8002204:	b29b      	uxth	r3, r3
 8002206:	2207      	movs	r2, #7
 8002208:	4013      	ands	r3, r2
 800220a:	b299      	uxth	r1, r3
 800220c:	183b      	adds	r3, r7, r0
 800220e:	183a      	adds	r2, r7, r0
 8002210:	8812      	ldrh	r2, [r2, #0]
 8002212:	430a      	orrs	r2, r1
 8002214:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	183a      	adds	r2, r7, r0
 800221c:	8812      	ldrh	r2, [r2, #0]
 800221e:	60da      	str	r2, [r3, #12]
 8002220:	e060      	b.n	80022e4 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8002222:	231e      	movs	r3, #30
 8002224:	18fb      	adds	r3, r7, r3
 8002226:	2201      	movs	r2, #1
 8002228:	701a      	strb	r2, [r3, #0]
 800222a:	e05b      	b.n	80022e4 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800222c:	231f      	movs	r3, #31
 800222e:	18fb      	adds	r3, r7, r3
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	2b08      	cmp	r3, #8
 8002234:	d01f      	beq.n	8002276 <UART_SetConfig+0x242>
 8002236:	dc22      	bgt.n	800227e <UART_SetConfig+0x24a>
 8002238:	2b04      	cmp	r3, #4
 800223a:	d017      	beq.n	800226c <UART_SetConfig+0x238>
 800223c:	dc1f      	bgt.n	800227e <UART_SetConfig+0x24a>
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <UART_SetConfig+0x214>
 8002242:	2b02      	cmp	r3, #2
 8002244:	d005      	beq.n	8002252 <UART_SetConfig+0x21e>
 8002246:	e01a      	b.n	800227e <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002248:	f7ff fa16 	bl	8001678 <HAL_RCC_GetPCLK1Freq>
 800224c:	0003      	movs	r3, r0
 800224e:	61bb      	str	r3, [r7, #24]
        break;
 8002250:	e01c      	b.n	800228c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002252:	4b33      	ldr	r3, [pc, #204]	@ (8002320 <UART_SetConfig+0x2ec>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	095b      	lsrs	r3, r3, #5
 8002258:	2207      	movs	r2, #7
 800225a:	4013      	ands	r3, r2
 800225c:	3301      	adds	r3, #1
 800225e:	0019      	movs	r1, r3
 8002260:	4831      	ldr	r0, [pc, #196]	@ (8002328 <UART_SetConfig+0x2f4>)
 8002262:	f7fd ff63 	bl	800012c <__udivsi3>
 8002266:	0003      	movs	r3, r0
 8002268:	61bb      	str	r3, [r7, #24]
        break;
 800226a:	e00f      	b.n	800228c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800226c:	f7ff f9b8 	bl	80015e0 <HAL_RCC_GetSysClockFreq>
 8002270:	0003      	movs	r3, r0
 8002272:	61bb      	str	r3, [r7, #24]
        break;
 8002274:	e00a      	b.n	800228c <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002276:	2380      	movs	r3, #128	@ 0x80
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	61bb      	str	r3, [r7, #24]
        break;
 800227c:	e006      	b.n	800228c <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 800227e:	2300      	movs	r3, #0
 8002280:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002282:	231e      	movs	r3, #30
 8002284:	18fb      	adds	r3, r7, r3
 8002286:	2201      	movs	r2, #1
 8002288:	701a      	strb	r2, [r3, #0]
        break;
 800228a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d028      	beq.n	80022e4 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002296:	4b25      	ldr	r3, [pc, #148]	@ (800232c <UART_SetConfig+0x2f8>)
 8002298:	0052      	lsls	r2, r2, #1
 800229a:	5ad3      	ldrh	r3, [r2, r3]
 800229c:	0019      	movs	r1, r3
 800229e:	69b8      	ldr	r0, [r7, #24]
 80022a0:	f7fd ff44 	bl	800012c <__udivsi3>
 80022a4:	0003      	movs	r3, r0
 80022a6:	001a      	movs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	085b      	lsrs	r3, r3, #1
 80022ae:	18d2      	adds	r2, r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	0019      	movs	r1, r3
 80022b6:	0010      	movs	r0, r2
 80022b8:	f7fd ff38 	bl	800012c <__udivsi3>
 80022bc:	0003      	movs	r3, r0
 80022be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	2b0f      	cmp	r3, #15
 80022c4:	d90a      	bls.n	80022dc <UART_SetConfig+0x2a8>
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	025b      	lsls	r3, r3, #9
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d205      	bcs.n	80022dc <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	60da      	str	r2, [r3, #12]
 80022da:	e003      	b.n	80022e4 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 80022dc:	231e      	movs	r3, #30
 80022de:	18fb      	adds	r3, r7, r3
 80022e0:	2201      	movs	r2, #1
 80022e2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	226a      	movs	r2, #106	@ 0x6a
 80022e8:	2101      	movs	r1, #1
 80022ea:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2268      	movs	r2, #104	@ 0x68
 80022f0:	2101      	movs	r1, #1
 80022f2:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002300:	231e      	movs	r3, #30
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	781b      	ldrb	r3, [r3, #0]
}
 8002306:	0018      	movs	r0, r3
 8002308:	46bd      	mov	sp, r7
 800230a:	b008      	add	sp, #32
 800230c:	bd80      	pop	{r7, pc}
 800230e:	46c0      	nop			@ (mov r8, r8)
 8002310:	cfff69f3 	.word	0xcfff69f3
 8002314:	ffffcfff 	.word	0xffffcfff
 8002318:	11fff4ff 	.word	0x11fff4ff
 800231c:	40013800 	.word	0x40013800
 8002320:	40021000 	.word	0x40021000
 8002324:	40004400 	.word	0x40004400
 8002328:	02dc6c00 	.word	0x02dc6c00
 800232c:	08003390 	.word	0x08003390

08002330 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800233c:	2208      	movs	r2, #8
 800233e:	4013      	ands	r3, r2
 8002340:	d00b      	beq.n	800235a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	4a4a      	ldr	r2, [pc, #296]	@ (8002474 <UART_AdvFeatureConfig+0x144>)
 800234a:	4013      	ands	r3, r2
 800234c:	0019      	movs	r1, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235e:	2201      	movs	r2, #1
 8002360:	4013      	ands	r3, r2
 8002362:	d00b      	beq.n	800237c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	4a43      	ldr	r2, [pc, #268]	@ (8002478 <UART_AdvFeatureConfig+0x148>)
 800236c:	4013      	ands	r3, r2
 800236e:	0019      	movs	r1, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	430a      	orrs	r2, r1
 800237a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002380:	2202      	movs	r2, #2
 8002382:	4013      	ands	r3, r2
 8002384:	d00b      	beq.n	800239e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	4a3b      	ldr	r2, [pc, #236]	@ (800247c <UART_AdvFeatureConfig+0x14c>)
 800238e:	4013      	ands	r3, r2
 8002390:	0019      	movs	r1, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a2:	2204      	movs	r2, #4
 80023a4:	4013      	ands	r3, r2
 80023a6:	d00b      	beq.n	80023c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	4a34      	ldr	r2, [pc, #208]	@ (8002480 <UART_AdvFeatureConfig+0x150>)
 80023b0:	4013      	ands	r3, r2
 80023b2:	0019      	movs	r1, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	430a      	orrs	r2, r1
 80023be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c4:	2210      	movs	r2, #16
 80023c6:	4013      	ands	r3, r2
 80023c8:	d00b      	beq.n	80023e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	4a2c      	ldr	r2, [pc, #176]	@ (8002484 <UART_AdvFeatureConfig+0x154>)
 80023d2:	4013      	ands	r3, r2
 80023d4:	0019      	movs	r1, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	430a      	orrs	r2, r1
 80023e0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e6:	2220      	movs	r2, #32
 80023e8:	4013      	ands	r3, r2
 80023ea:	d00b      	beq.n	8002404 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	4a25      	ldr	r2, [pc, #148]	@ (8002488 <UART_AdvFeatureConfig+0x158>)
 80023f4:	4013      	ands	r3, r2
 80023f6:	0019      	movs	r1, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	430a      	orrs	r2, r1
 8002402:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002408:	2240      	movs	r2, #64	@ 0x40
 800240a:	4013      	ands	r3, r2
 800240c:	d01d      	beq.n	800244a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	4a1d      	ldr	r2, [pc, #116]	@ (800248c <UART_AdvFeatureConfig+0x15c>)
 8002416:	4013      	ands	r3, r2
 8002418:	0019      	movs	r1, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	430a      	orrs	r2, r1
 8002424:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800242a:	2380      	movs	r3, #128	@ 0x80
 800242c:	035b      	lsls	r3, r3, #13
 800242e:	429a      	cmp	r2, r3
 8002430:	d10b      	bne.n	800244a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4a15      	ldr	r2, [pc, #84]	@ (8002490 <UART_AdvFeatureConfig+0x160>)
 800243a:	4013      	ands	r3, r2
 800243c:	0019      	movs	r1, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244e:	2280      	movs	r2, #128	@ 0x80
 8002450:	4013      	ands	r3, r2
 8002452:	d00b      	beq.n	800246c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	4a0e      	ldr	r2, [pc, #56]	@ (8002494 <UART_AdvFeatureConfig+0x164>)
 800245c:	4013      	ands	r3, r2
 800245e:	0019      	movs	r1, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	605a      	str	r2, [r3, #4]
  }
}
 800246c:	46c0      	nop			@ (mov r8, r8)
 800246e:	46bd      	mov	sp, r7
 8002470:	b002      	add	sp, #8
 8002472:	bd80      	pop	{r7, pc}
 8002474:	ffff7fff 	.word	0xffff7fff
 8002478:	fffdffff 	.word	0xfffdffff
 800247c:	fffeffff 	.word	0xfffeffff
 8002480:	fffbffff 	.word	0xfffbffff
 8002484:	ffffefff 	.word	0xffffefff
 8002488:	ffffdfff 	.word	0xffffdfff
 800248c:	ffefffff 	.word	0xffefffff
 8002490:	ff9fffff 	.word	0xff9fffff
 8002494:	fff7ffff 	.word	0xfff7ffff

08002498 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b092      	sub	sp, #72	@ 0x48
 800249c:	af02      	add	r7, sp, #8
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2290      	movs	r2, #144	@ 0x90
 80024a4:	2100      	movs	r1, #0
 80024a6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80024a8:	f7fe fb3a 	bl	8000b20 <HAL_GetTick>
 80024ac:	0003      	movs	r3, r0
 80024ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2208      	movs	r2, #8
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b08      	cmp	r3, #8
 80024bc:	d12d      	bne.n	800251a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024c0:	2280      	movs	r2, #128	@ 0x80
 80024c2:	0391      	lsls	r1, r2, #14
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	4a47      	ldr	r2, [pc, #284]	@ (80025e4 <UART_CheckIdleState+0x14c>)
 80024c8:	9200      	str	r2, [sp, #0]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f000 f88e 	bl	80025ec <UART_WaitOnFlagUntilTimeout>
 80024d0:	1e03      	subs	r3, r0, #0
 80024d2:	d022      	beq.n	800251a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80024d4:	f3ef 8310 	mrs	r3, PRIMASK
 80024d8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80024da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80024dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024de:	2301      	movs	r3, #1
 80024e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e4:	f383 8810 	msr	PRIMASK, r3
}
 80024e8:	46c0      	nop			@ (mov r8, r8)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2180      	movs	r1, #128	@ 0x80
 80024f6:	438a      	bics	r2, r1
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002500:	f383 8810 	msr	PRIMASK, r3
}
 8002504:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2288      	movs	r2, #136	@ 0x88
 800250a:	2120      	movs	r1, #32
 800250c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2284      	movs	r2, #132	@ 0x84
 8002512:	2100      	movs	r1, #0
 8002514:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e060      	b.n	80025dc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2204      	movs	r2, #4
 8002522:	4013      	ands	r3, r2
 8002524:	2b04      	cmp	r3, #4
 8002526:	d146      	bne.n	80025b6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800252a:	2280      	movs	r2, #128	@ 0x80
 800252c:	03d1      	lsls	r1, r2, #15
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	4a2c      	ldr	r2, [pc, #176]	@ (80025e4 <UART_CheckIdleState+0x14c>)
 8002532:	9200      	str	r2, [sp, #0]
 8002534:	2200      	movs	r2, #0
 8002536:	f000 f859 	bl	80025ec <UART_WaitOnFlagUntilTimeout>
 800253a:	1e03      	subs	r3, r0, #0
 800253c:	d03b      	beq.n	80025b6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800253e:	f3ef 8310 	mrs	r3, PRIMASK
 8002542:	60fb      	str	r3, [r7, #12]
  return(result);
 8002544:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002546:	637b      	str	r3, [r7, #52]	@ 0x34
 8002548:	2301      	movs	r3, #1
 800254a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	f383 8810 	msr	PRIMASK, r3
}
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4922      	ldr	r1, [pc, #136]	@ (80025e8 <UART_CheckIdleState+0x150>)
 8002560:	400a      	ands	r2, r1
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002566:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f383 8810 	msr	PRIMASK, r3
}
 800256e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002570:	f3ef 8310 	mrs	r3, PRIMASK
 8002574:	61bb      	str	r3, [r7, #24]
  return(result);
 8002576:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002578:	633b      	str	r3, [r7, #48]	@ 0x30
 800257a:	2301      	movs	r3, #1
 800257c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	f383 8810 	msr	PRIMASK, r3
}
 8002584:	46c0      	nop			@ (mov r8, r8)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	2101      	movs	r1, #1
 8002592:	438a      	bics	r2, r1
 8002594:	609a      	str	r2, [r3, #8]
 8002596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002598:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800259a:	6a3b      	ldr	r3, [r7, #32]
 800259c:	f383 8810 	msr	PRIMASK, r3
}
 80025a0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	228c      	movs	r2, #140	@ 0x8c
 80025a6:	2120      	movs	r1, #32
 80025a8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2284      	movs	r2, #132	@ 0x84
 80025ae:	2100      	movs	r1, #0
 80025b0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e012      	b.n	80025dc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2288      	movs	r2, #136	@ 0x88
 80025ba:	2120      	movs	r1, #32
 80025bc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	228c      	movs	r2, #140	@ 0x8c
 80025c2:	2120      	movs	r1, #32
 80025c4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2284      	movs	r2, #132	@ 0x84
 80025d6:	2100      	movs	r1, #0
 80025d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	0018      	movs	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	b010      	add	sp, #64	@ 0x40
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	01ffffff 	.word	0x01ffffff
 80025e8:	fffffedf 	.word	0xfffffedf

080025ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	603b      	str	r3, [r7, #0]
 80025f8:	1dfb      	adds	r3, r7, #7
 80025fa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025fc:	e04b      	b.n	8002696 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	3301      	adds	r3, #1
 8002602:	d048      	beq.n	8002696 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002604:	f7fe fa8c 	bl	8000b20 <HAL_GetTick>
 8002608:	0002      	movs	r2, r0
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	429a      	cmp	r2, r3
 8002612:	d302      	bcc.n	800261a <UART_WaitOnFlagUntilTimeout+0x2e>
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e04b      	b.n	80026b6 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2204      	movs	r2, #4
 8002626:	4013      	ands	r3, r2
 8002628:	d035      	beq.n	8002696 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	2208      	movs	r2, #8
 8002632:	4013      	ands	r3, r2
 8002634:	2b08      	cmp	r3, #8
 8002636:	d111      	bne.n	800265c <UART_WaitOnFlagUntilTimeout+0x70>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2208      	movs	r2, #8
 800263e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	0018      	movs	r0, r3
 8002644:	f000 f83c 	bl	80026c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2290      	movs	r2, #144	@ 0x90
 800264c:	2108      	movs	r1, #8
 800264e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2284      	movs	r2, #132	@ 0x84
 8002654:	2100      	movs	r1, #0
 8002656:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e02c      	b.n	80026b6 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	69da      	ldr	r2, [r3, #28]
 8002662:	2380      	movs	r3, #128	@ 0x80
 8002664:	011b      	lsls	r3, r3, #4
 8002666:	401a      	ands	r2, r3
 8002668:	2380      	movs	r3, #128	@ 0x80
 800266a:	011b      	lsls	r3, r3, #4
 800266c:	429a      	cmp	r2, r3
 800266e:	d112      	bne.n	8002696 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2280      	movs	r2, #128	@ 0x80
 8002676:	0112      	lsls	r2, r2, #4
 8002678:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	0018      	movs	r0, r3
 800267e:	f000 f81f 	bl	80026c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2290      	movs	r2, #144	@ 0x90
 8002686:	2120      	movs	r1, #32
 8002688:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2284      	movs	r2, #132	@ 0x84
 800268e:	2100      	movs	r1, #0
 8002690:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e00f      	b.n	80026b6 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	69db      	ldr	r3, [r3, #28]
 800269c:	68ba      	ldr	r2, [r7, #8]
 800269e:	4013      	ands	r3, r2
 80026a0:	68ba      	ldr	r2, [r7, #8]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	425a      	negs	r2, r3
 80026a6:	4153      	adcs	r3, r2
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	001a      	movs	r2, r3
 80026ac:	1dfb      	adds	r3, r7, #7
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d0a4      	beq.n	80025fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	0018      	movs	r0, r3
 80026b8:	46bd      	mov	sp, r7
 80026ba:	b004      	add	sp, #16
 80026bc:	bd80      	pop	{r7, pc}
	...

080026c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08e      	sub	sp, #56	@ 0x38
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80026c8:	f3ef 8310 	mrs	r3, PRIMASK
 80026cc:	617b      	str	r3, [r7, #20]
  return(result);
 80026ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80026d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80026d2:	2301      	movs	r3, #1
 80026d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	f383 8810 	msr	PRIMASK, r3
}
 80026dc:	46c0      	nop			@ (mov r8, r8)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4926      	ldr	r1, [pc, #152]	@ (8002784 <UART_EndRxTransfer+0xc4>)
 80026ea:	400a      	ands	r2, r1
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	f383 8810 	msr	PRIMASK, r3
}
 80026f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80026fa:	f3ef 8310 	mrs	r3, PRIMASK
 80026fe:	623b      	str	r3, [r7, #32]
  return(result);
 8002700:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002702:	633b      	str	r3, [r7, #48]	@ 0x30
 8002704:	2301      	movs	r3, #1
 8002706:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270a:	f383 8810 	msr	PRIMASK, r3
}
 800270e:	46c0      	nop			@ (mov r8, r8)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	491b      	ldr	r1, [pc, #108]	@ (8002788 <UART_EndRxTransfer+0xc8>)
 800271c:	400a      	ands	r2, r1
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002722:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002726:	f383 8810 	msr	PRIMASK, r3
}
 800272a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002730:	2b01      	cmp	r3, #1
 8002732:	d118      	bne.n	8002766 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002734:	f3ef 8310 	mrs	r3, PRIMASK
 8002738:	60bb      	str	r3, [r7, #8]
  return(result);
 800273a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800273c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800273e:	2301      	movs	r3, #1
 8002740:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f383 8810 	msr	PRIMASK, r3
}
 8002748:	46c0      	nop			@ (mov r8, r8)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2110      	movs	r1, #16
 8002756:	438a      	bics	r2, r1
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800275c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	f383 8810 	msr	PRIMASK, r3
}
 8002764:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	228c      	movs	r2, #140	@ 0x8c
 800276a:	2120      	movs	r1, #32
 800276c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800277a:	46c0      	nop			@ (mov r8, r8)
 800277c:	46bd      	mov	sp, r7
 800277e:	b00e      	add	sp, #56	@ 0x38
 8002780:	bd80      	pop	{r7, pc}
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	fffffedf 	.word	0xfffffedf
 8002788:	effffffe 	.word	0xeffffffe

0800278c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2284      	movs	r2, #132	@ 0x84
 8002798:	5c9b      	ldrb	r3, [r3, r2]
 800279a:	2b01      	cmp	r3, #1
 800279c:	d101      	bne.n	80027a2 <HAL_UARTEx_DisableFifoMode+0x16>
 800279e:	2302      	movs	r3, #2
 80027a0:	e027      	b.n	80027f2 <HAL_UARTEx_DisableFifoMode+0x66>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2284      	movs	r2, #132	@ 0x84
 80027a6:	2101      	movs	r1, #1
 80027a8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2288      	movs	r2, #136	@ 0x88
 80027ae:	2124      	movs	r1, #36	@ 0x24
 80027b0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2101      	movs	r1, #1
 80027c6:	438a      	bics	r2, r1
 80027c8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	4a0b      	ldr	r2, [pc, #44]	@ (80027fc <HAL_UARTEx_DisableFifoMode+0x70>)
 80027ce:	4013      	ands	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2288      	movs	r2, #136	@ 0x88
 80027e4:	2120      	movs	r1, #32
 80027e6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2284      	movs	r2, #132	@ 0x84
 80027ec:	2100      	movs	r1, #0
 80027ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	0018      	movs	r0, r3
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b004      	add	sp, #16
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	46c0      	nop			@ (mov r8, r8)
 80027fc:	dfffffff 	.word	0xdfffffff

08002800 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b084      	sub	sp, #16
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2284      	movs	r2, #132	@ 0x84
 800280e:	5c9b      	ldrb	r3, [r3, r2]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d101      	bne.n	8002818 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002814:	2302      	movs	r3, #2
 8002816:	e02e      	b.n	8002876 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2284      	movs	r2, #132	@ 0x84
 800281c:	2101      	movs	r1, #1
 800281e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2288      	movs	r2, #136	@ 0x88
 8002824:	2124      	movs	r1, #36	@ 0x24
 8002826:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2101      	movs	r1, #1
 800283c:	438a      	bics	r2, r1
 800283e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	00db      	lsls	r3, r3, #3
 8002848:	08d9      	lsrs	r1, r3, #3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	0018      	movs	r0, r3
 8002858:	f000 f854 	bl	8002904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2288      	movs	r2, #136	@ 0x88
 8002868:	2120      	movs	r1, #32
 800286a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2284      	movs	r2, #132	@ 0x84
 8002870:	2100      	movs	r1, #0
 8002872:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	0018      	movs	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	b004      	add	sp, #16
 800287c:	bd80      	pop	{r7, pc}
	...

08002880 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2284      	movs	r2, #132	@ 0x84
 800288e:	5c9b      	ldrb	r3, [r3, r2]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d101      	bne.n	8002898 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002894:	2302      	movs	r3, #2
 8002896:	e02f      	b.n	80028f8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2284      	movs	r2, #132	@ 0x84
 800289c:	2101      	movs	r1, #1
 800289e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2288      	movs	r2, #136	@ 0x88
 80028a4:	2124      	movs	r1, #36	@ 0x24
 80028a6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2101      	movs	r1, #1
 80028bc:	438a      	bics	r2, r1
 80028be:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002900 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	0019      	movs	r1, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	0018      	movs	r0, r3
 80028da:	f000 f813 	bl	8002904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2288      	movs	r2, #136	@ 0x88
 80028ea:	2120      	movs	r1, #32
 80028ec:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2284      	movs	r2, #132	@ 0x84
 80028f2:	2100      	movs	r1, #0
 80028f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	0018      	movs	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b004      	add	sp, #16
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	f1ffffff 	.word	0xf1ffffff

08002904 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002910:	2b00      	cmp	r3, #0
 8002912:	d108      	bne.n	8002926 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	226a      	movs	r2, #106	@ 0x6a
 8002918:	2101      	movs	r1, #1
 800291a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2268      	movs	r2, #104	@ 0x68
 8002920:	2101      	movs	r1, #1
 8002922:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002924:	e043      	b.n	80029ae <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002926:	260f      	movs	r6, #15
 8002928:	19bb      	adds	r3, r7, r6
 800292a:	2208      	movs	r2, #8
 800292c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800292e:	200e      	movs	r0, #14
 8002930:	183b      	adds	r3, r7, r0
 8002932:	2208      	movs	r2, #8
 8002934:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	0e5b      	lsrs	r3, r3, #25
 800293e:	b2da      	uxtb	r2, r3
 8002940:	240d      	movs	r4, #13
 8002942:	193b      	adds	r3, r7, r4
 8002944:	2107      	movs	r1, #7
 8002946:	400a      	ands	r2, r1
 8002948:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	0f5b      	lsrs	r3, r3, #29
 8002952:	b2da      	uxtb	r2, r3
 8002954:	250c      	movs	r5, #12
 8002956:	197b      	adds	r3, r7, r5
 8002958:	2107      	movs	r1, #7
 800295a:	400a      	ands	r2, r1
 800295c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800295e:	183b      	adds	r3, r7, r0
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	197a      	adds	r2, r7, r5
 8002964:	7812      	ldrb	r2, [r2, #0]
 8002966:	4914      	ldr	r1, [pc, #80]	@ (80029b8 <UARTEx_SetNbDataToProcess+0xb4>)
 8002968:	5c8a      	ldrb	r2, [r1, r2]
 800296a:	435a      	muls	r2, r3
 800296c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800296e:	197b      	adds	r3, r7, r5
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	4a12      	ldr	r2, [pc, #72]	@ (80029bc <UARTEx_SetNbDataToProcess+0xb8>)
 8002974:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002976:	0019      	movs	r1, r3
 8002978:	f7fd fc62 	bl	8000240 <__divsi3>
 800297c:	0003      	movs	r3, r0
 800297e:	b299      	uxth	r1, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	226a      	movs	r2, #106	@ 0x6a
 8002984:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002986:	19bb      	adds	r3, r7, r6
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	193a      	adds	r2, r7, r4
 800298c:	7812      	ldrb	r2, [r2, #0]
 800298e:	490a      	ldr	r1, [pc, #40]	@ (80029b8 <UARTEx_SetNbDataToProcess+0xb4>)
 8002990:	5c8a      	ldrb	r2, [r1, r2]
 8002992:	435a      	muls	r2, r3
 8002994:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002996:	193b      	adds	r3, r7, r4
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	4a08      	ldr	r2, [pc, #32]	@ (80029bc <UARTEx_SetNbDataToProcess+0xb8>)
 800299c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800299e:	0019      	movs	r1, r3
 80029a0:	f7fd fc4e 	bl	8000240 <__divsi3>
 80029a4:	0003      	movs	r3, r0
 80029a6:	b299      	uxth	r1, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2268      	movs	r2, #104	@ 0x68
 80029ac:	5299      	strh	r1, [r3, r2]
}
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b005      	add	sp, #20
 80029b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029b6:	46c0      	nop			@ (mov r8, r8)
 80029b8:	080033a8 	.word	0x080033a8
 80029bc:	080033b0 	.word	0x080033b0

080029c0 <siprintf>:
 80029c0:	b40e      	push	{r1, r2, r3}
 80029c2:	b500      	push	{lr}
 80029c4:	490b      	ldr	r1, [pc, #44]	@ (80029f4 <siprintf+0x34>)
 80029c6:	b09c      	sub	sp, #112	@ 0x70
 80029c8:	ab1d      	add	r3, sp, #116	@ 0x74
 80029ca:	9002      	str	r0, [sp, #8]
 80029cc:	9006      	str	r0, [sp, #24]
 80029ce:	9107      	str	r1, [sp, #28]
 80029d0:	9104      	str	r1, [sp, #16]
 80029d2:	4809      	ldr	r0, [pc, #36]	@ (80029f8 <siprintf+0x38>)
 80029d4:	4909      	ldr	r1, [pc, #36]	@ (80029fc <siprintf+0x3c>)
 80029d6:	cb04      	ldmia	r3!, {r2}
 80029d8:	9105      	str	r1, [sp, #20]
 80029da:	6800      	ldr	r0, [r0, #0]
 80029dc:	a902      	add	r1, sp, #8
 80029de:	9301      	str	r3, [sp, #4]
 80029e0:	f000 f99e 	bl	8002d20 <_svfiprintf_r>
 80029e4:	2200      	movs	r2, #0
 80029e6:	9b02      	ldr	r3, [sp, #8]
 80029e8:	701a      	strb	r2, [r3, #0]
 80029ea:	b01c      	add	sp, #112	@ 0x70
 80029ec:	bc08      	pop	{r3}
 80029ee:	b003      	add	sp, #12
 80029f0:	4718      	bx	r3
 80029f2:	46c0      	nop			@ (mov r8, r8)
 80029f4:	7fffffff 	.word	0x7fffffff
 80029f8:	2000000c 	.word	0x2000000c
 80029fc:	ffff0208 	.word	0xffff0208

08002a00 <memset>:
 8002a00:	0003      	movs	r3, r0
 8002a02:	1882      	adds	r2, r0, r2
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d100      	bne.n	8002a0a <memset+0xa>
 8002a08:	4770      	bx	lr
 8002a0a:	7019      	strb	r1, [r3, #0]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	e7f9      	b.n	8002a04 <memset+0x4>

08002a10 <__errno>:
 8002a10:	4b01      	ldr	r3, [pc, #4]	@ (8002a18 <__errno+0x8>)
 8002a12:	6818      	ldr	r0, [r3, #0]
 8002a14:	4770      	bx	lr
 8002a16:	46c0      	nop			@ (mov r8, r8)
 8002a18:	2000000c 	.word	0x2000000c

08002a1c <__libc_init_array>:
 8002a1c:	b570      	push	{r4, r5, r6, lr}
 8002a1e:	2600      	movs	r6, #0
 8002a20:	4c0c      	ldr	r4, [pc, #48]	@ (8002a54 <__libc_init_array+0x38>)
 8002a22:	4d0d      	ldr	r5, [pc, #52]	@ (8002a58 <__libc_init_array+0x3c>)
 8002a24:	1b64      	subs	r4, r4, r5
 8002a26:	10a4      	asrs	r4, r4, #2
 8002a28:	42a6      	cmp	r6, r4
 8002a2a:	d109      	bne.n	8002a40 <__libc_init_array+0x24>
 8002a2c:	2600      	movs	r6, #0
 8002a2e:	f000 fc65 	bl	80032fc <_init>
 8002a32:	4c0a      	ldr	r4, [pc, #40]	@ (8002a5c <__libc_init_array+0x40>)
 8002a34:	4d0a      	ldr	r5, [pc, #40]	@ (8002a60 <__libc_init_array+0x44>)
 8002a36:	1b64      	subs	r4, r4, r5
 8002a38:	10a4      	asrs	r4, r4, #2
 8002a3a:	42a6      	cmp	r6, r4
 8002a3c:	d105      	bne.n	8002a4a <__libc_init_array+0x2e>
 8002a3e:	bd70      	pop	{r4, r5, r6, pc}
 8002a40:	00b3      	lsls	r3, r6, #2
 8002a42:	58eb      	ldr	r3, [r5, r3]
 8002a44:	4798      	blx	r3
 8002a46:	3601      	adds	r6, #1
 8002a48:	e7ee      	b.n	8002a28 <__libc_init_array+0xc>
 8002a4a:	00b3      	lsls	r3, r6, #2
 8002a4c:	58eb      	ldr	r3, [r5, r3]
 8002a4e:	4798      	blx	r3
 8002a50:	3601      	adds	r6, #1
 8002a52:	e7f2      	b.n	8002a3a <__libc_init_array+0x1e>
 8002a54:	080033ec 	.word	0x080033ec
 8002a58:	080033ec 	.word	0x080033ec
 8002a5c:	080033f0 	.word	0x080033f0
 8002a60:	080033ec 	.word	0x080033ec

08002a64 <__retarget_lock_acquire_recursive>:
 8002a64:	4770      	bx	lr

08002a66 <__retarget_lock_release_recursive>:
 8002a66:	4770      	bx	lr

08002a68 <_free_r>:
 8002a68:	b570      	push	{r4, r5, r6, lr}
 8002a6a:	0005      	movs	r5, r0
 8002a6c:	1e0c      	subs	r4, r1, #0
 8002a6e:	d010      	beq.n	8002a92 <_free_r+0x2a>
 8002a70:	3c04      	subs	r4, #4
 8002a72:	6823      	ldr	r3, [r4, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	da00      	bge.n	8002a7a <_free_r+0x12>
 8002a78:	18e4      	adds	r4, r4, r3
 8002a7a:	0028      	movs	r0, r5
 8002a7c:	f000 f8e0 	bl	8002c40 <__malloc_lock>
 8002a80:	4a1d      	ldr	r2, [pc, #116]	@ (8002af8 <_free_r+0x90>)
 8002a82:	6813      	ldr	r3, [r2, #0]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d105      	bne.n	8002a94 <_free_r+0x2c>
 8002a88:	6063      	str	r3, [r4, #4]
 8002a8a:	6014      	str	r4, [r2, #0]
 8002a8c:	0028      	movs	r0, r5
 8002a8e:	f000 f8df 	bl	8002c50 <__malloc_unlock>
 8002a92:	bd70      	pop	{r4, r5, r6, pc}
 8002a94:	42a3      	cmp	r3, r4
 8002a96:	d908      	bls.n	8002aaa <_free_r+0x42>
 8002a98:	6820      	ldr	r0, [r4, #0]
 8002a9a:	1821      	adds	r1, r4, r0
 8002a9c:	428b      	cmp	r3, r1
 8002a9e:	d1f3      	bne.n	8002a88 <_free_r+0x20>
 8002aa0:	6819      	ldr	r1, [r3, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	1809      	adds	r1, r1, r0
 8002aa6:	6021      	str	r1, [r4, #0]
 8002aa8:	e7ee      	b.n	8002a88 <_free_r+0x20>
 8002aaa:	001a      	movs	r2, r3
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <_free_r+0x4e>
 8002ab2:	42a3      	cmp	r3, r4
 8002ab4:	d9f9      	bls.n	8002aaa <_free_r+0x42>
 8002ab6:	6811      	ldr	r1, [r2, #0]
 8002ab8:	1850      	adds	r0, r2, r1
 8002aba:	42a0      	cmp	r0, r4
 8002abc:	d10b      	bne.n	8002ad6 <_free_r+0x6e>
 8002abe:	6820      	ldr	r0, [r4, #0]
 8002ac0:	1809      	adds	r1, r1, r0
 8002ac2:	1850      	adds	r0, r2, r1
 8002ac4:	6011      	str	r1, [r2, #0]
 8002ac6:	4283      	cmp	r3, r0
 8002ac8:	d1e0      	bne.n	8002a8c <_free_r+0x24>
 8002aca:	6818      	ldr	r0, [r3, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	1841      	adds	r1, r0, r1
 8002ad0:	6011      	str	r1, [r2, #0]
 8002ad2:	6053      	str	r3, [r2, #4]
 8002ad4:	e7da      	b.n	8002a8c <_free_r+0x24>
 8002ad6:	42a0      	cmp	r0, r4
 8002ad8:	d902      	bls.n	8002ae0 <_free_r+0x78>
 8002ada:	230c      	movs	r3, #12
 8002adc:	602b      	str	r3, [r5, #0]
 8002ade:	e7d5      	b.n	8002a8c <_free_r+0x24>
 8002ae0:	6820      	ldr	r0, [r4, #0]
 8002ae2:	1821      	adds	r1, r4, r0
 8002ae4:	428b      	cmp	r3, r1
 8002ae6:	d103      	bne.n	8002af0 <_free_r+0x88>
 8002ae8:	6819      	ldr	r1, [r3, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	1809      	adds	r1, r1, r0
 8002aee:	6021      	str	r1, [r4, #0]
 8002af0:	6063      	str	r3, [r4, #4]
 8002af2:	6054      	str	r4, [r2, #4]
 8002af4:	e7ca      	b.n	8002a8c <_free_r+0x24>
 8002af6:	46c0      	nop			@ (mov r8, r8)
 8002af8:	200002a4 	.word	0x200002a4

08002afc <sbrk_aligned>:
 8002afc:	b570      	push	{r4, r5, r6, lr}
 8002afe:	4e0f      	ldr	r6, [pc, #60]	@ (8002b3c <sbrk_aligned+0x40>)
 8002b00:	000d      	movs	r5, r1
 8002b02:	6831      	ldr	r1, [r6, #0]
 8002b04:	0004      	movs	r4, r0
 8002b06:	2900      	cmp	r1, #0
 8002b08:	d102      	bne.n	8002b10 <sbrk_aligned+0x14>
 8002b0a:	f000 fb99 	bl	8003240 <_sbrk_r>
 8002b0e:	6030      	str	r0, [r6, #0]
 8002b10:	0029      	movs	r1, r5
 8002b12:	0020      	movs	r0, r4
 8002b14:	f000 fb94 	bl	8003240 <_sbrk_r>
 8002b18:	1c43      	adds	r3, r0, #1
 8002b1a:	d103      	bne.n	8002b24 <sbrk_aligned+0x28>
 8002b1c:	2501      	movs	r5, #1
 8002b1e:	426d      	negs	r5, r5
 8002b20:	0028      	movs	r0, r5
 8002b22:	bd70      	pop	{r4, r5, r6, pc}
 8002b24:	2303      	movs	r3, #3
 8002b26:	1cc5      	adds	r5, r0, #3
 8002b28:	439d      	bics	r5, r3
 8002b2a:	42a8      	cmp	r0, r5
 8002b2c:	d0f8      	beq.n	8002b20 <sbrk_aligned+0x24>
 8002b2e:	1a29      	subs	r1, r5, r0
 8002b30:	0020      	movs	r0, r4
 8002b32:	f000 fb85 	bl	8003240 <_sbrk_r>
 8002b36:	3001      	adds	r0, #1
 8002b38:	d1f2      	bne.n	8002b20 <sbrk_aligned+0x24>
 8002b3a:	e7ef      	b.n	8002b1c <sbrk_aligned+0x20>
 8002b3c:	200002a0 	.word	0x200002a0

08002b40 <_malloc_r>:
 8002b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b42:	2203      	movs	r2, #3
 8002b44:	1ccb      	adds	r3, r1, #3
 8002b46:	4393      	bics	r3, r2
 8002b48:	3308      	adds	r3, #8
 8002b4a:	0005      	movs	r5, r0
 8002b4c:	001f      	movs	r7, r3
 8002b4e:	2b0c      	cmp	r3, #12
 8002b50:	d234      	bcs.n	8002bbc <_malloc_r+0x7c>
 8002b52:	270c      	movs	r7, #12
 8002b54:	42b9      	cmp	r1, r7
 8002b56:	d833      	bhi.n	8002bc0 <_malloc_r+0x80>
 8002b58:	0028      	movs	r0, r5
 8002b5a:	f000 f871 	bl	8002c40 <__malloc_lock>
 8002b5e:	4e37      	ldr	r6, [pc, #220]	@ (8002c3c <_malloc_r+0xfc>)
 8002b60:	6833      	ldr	r3, [r6, #0]
 8002b62:	001c      	movs	r4, r3
 8002b64:	2c00      	cmp	r4, #0
 8002b66:	d12f      	bne.n	8002bc8 <_malloc_r+0x88>
 8002b68:	0039      	movs	r1, r7
 8002b6a:	0028      	movs	r0, r5
 8002b6c:	f7ff ffc6 	bl	8002afc <sbrk_aligned>
 8002b70:	0004      	movs	r4, r0
 8002b72:	1c43      	adds	r3, r0, #1
 8002b74:	d15f      	bne.n	8002c36 <_malloc_r+0xf6>
 8002b76:	6834      	ldr	r4, [r6, #0]
 8002b78:	9400      	str	r4, [sp, #0]
 8002b7a:	9b00      	ldr	r3, [sp, #0]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d14a      	bne.n	8002c16 <_malloc_r+0xd6>
 8002b80:	2c00      	cmp	r4, #0
 8002b82:	d052      	beq.n	8002c2a <_malloc_r+0xea>
 8002b84:	6823      	ldr	r3, [r4, #0]
 8002b86:	0028      	movs	r0, r5
 8002b88:	18e3      	adds	r3, r4, r3
 8002b8a:	9900      	ldr	r1, [sp, #0]
 8002b8c:	9301      	str	r3, [sp, #4]
 8002b8e:	f000 fb57 	bl	8003240 <_sbrk_r>
 8002b92:	9b01      	ldr	r3, [sp, #4]
 8002b94:	4283      	cmp	r3, r0
 8002b96:	d148      	bne.n	8002c2a <_malloc_r+0xea>
 8002b98:	6823      	ldr	r3, [r4, #0]
 8002b9a:	0028      	movs	r0, r5
 8002b9c:	1aff      	subs	r7, r7, r3
 8002b9e:	0039      	movs	r1, r7
 8002ba0:	f7ff ffac 	bl	8002afc <sbrk_aligned>
 8002ba4:	3001      	adds	r0, #1
 8002ba6:	d040      	beq.n	8002c2a <_malloc_r+0xea>
 8002ba8:	6823      	ldr	r3, [r4, #0]
 8002baa:	19db      	adds	r3, r3, r7
 8002bac:	6023      	str	r3, [r4, #0]
 8002bae:	6833      	ldr	r3, [r6, #0]
 8002bb0:	685a      	ldr	r2, [r3, #4]
 8002bb2:	2a00      	cmp	r2, #0
 8002bb4:	d133      	bne.n	8002c1e <_malloc_r+0xde>
 8002bb6:	9b00      	ldr	r3, [sp, #0]
 8002bb8:	6033      	str	r3, [r6, #0]
 8002bba:	e019      	b.n	8002bf0 <_malloc_r+0xb0>
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	dac9      	bge.n	8002b54 <_malloc_r+0x14>
 8002bc0:	230c      	movs	r3, #12
 8002bc2:	602b      	str	r3, [r5, #0]
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002bc8:	6821      	ldr	r1, [r4, #0]
 8002bca:	1bc9      	subs	r1, r1, r7
 8002bcc:	d420      	bmi.n	8002c10 <_malloc_r+0xd0>
 8002bce:	290b      	cmp	r1, #11
 8002bd0:	d90a      	bls.n	8002be8 <_malloc_r+0xa8>
 8002bd2:	19e2      	adds	r2, r4, r7
 8002bd4:	6027      	str	r7, [r4, #0]
 8002bd6:	42a3      	cmp	r3, r4
 8002bd8:	d104      	bne.n	8002be4 <_malloc_r+0xa4>
 8002bda:	6032      	str	r2, [r6, #0]
 8002bdc:	6863      	ldr	r3, [r4, #4]
 8002bde:	6011      	str	r1, [r2, #0]
 8002be0:	6053      	str	r3, [r2, #4]
 8002be2:	e005      	b.n	8002bf0 <_malloc_r+0xb0>
 8002be4:	605a      	str	r2, [r3, #4]
 8002be6:	e7f9      	b.n	8002bdc <_malloc_r+0x9c>
 8002be8:	6862      	ldr	r2, [r4, #4]
 8002bea:	42a3      	cmp	r3, r4
 8002bec:	d10e      	bne.n	8002c0c <_malloc_r+0xcc>
 8002bee:	6032      	str	r2, [r6, #0]
 8002bf0:	0028      	movs	r0, r5
 8002bf2:	f000 f82d 	bl	8002c50 <__malloc_unlock>
 8002bf6:	0020      	movs	r0, r4
 8002bf8:	2207      	movs	r2, #7
 8002bfa:	300b      	adds	r0, #11
 8002bfc:	1d23      	adds	r3, r4, #4
 8002bfe:	4390      	bics	r0, r2
 8002c00:	1ac2      	subs	r2, r0, r3
 8002c02:	4298      	cmp	r0, r3
 8002c04:	d0df      	beq.n	8002bc6 <_malloc_r+0x86>
 8002c06:	1a1b      	subs	r3, r3, r0
 8002c08:	50a3      	str	r3, [r4, r2]
 8002c0a:	e7dc      	b.n	8002bc6 <_malloc_r+0x86>
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	e7ef      	b.n	8002bf0 <_malloc_r+0xb0>
 8002c10:	0023      	movs	r3, r4
 8002c12:	6864      	ldr	r4, [r4, #4]
 8002c14:	e7a6      	b.n	8002b64 <_malloc_r+0x24>
 8002c16:	9c00      	ldr	r4, [sp, #0]
 8002c18:	6863      	ldr	r3, [r4, #4]
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	e7ad      	b.n	8002b7a <_malloc_r+0x3a>
 8002c1e:	001a      	movs	r2, r3
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	42a3      	cmp	r3, r4
 8002c24:	d1fb      	bne.n	8002c1e <_malloc_r+0xde>
 8002c26:	2300      	movs	r3, #0
 8002c28:	e7da      	b.n	8002be0 <_malloc_r+0xa0>
 8002c2a:	230c      	movs	r3, #12
 8002c2c:	0028      	movs	r0, r5
 8002c2e:	602b      	str	r3, [r5, #0]
 8002c30:	f000 f80e 	bl	8002c50 <__malloc_unlock>
 8002c34:	e7c6      	b.n	8002bc4 <_malloc_r+0x84>
 8002c36:	6007      	str	r7, [r0, #0]
 8002c38:	e7da      	b.n	8002bf0 <_malloc_r+0xb0>
 8002c3a:	46c0      	nop			@ (mov r8, r8)
 8002c3c:	200002a4 	.word	0x200002a4

08002c40 <__malloc_lock>:
 8002c40:	b510      	push	{r4, lr}
 8002c42:	4802      	ldr	r0, [pc, #8]	@ (8002c4c <__malloc_lock+0xc>)
 8002c44:	f7ff ff0e 	bl	8002a64 <__retarget_lock_acquire_recursive>
 8002c48:	bd10      	pop	{r4, pc}
 8002c4a:	46c0      	nop			@ (mov r8, r8)
 8002c4c:	2000029c 	.word	0x2000029c

08002c50 <__malloc_unlock>:
 8002c50:	b510      	push	{r4, lr}
 8002c52:	4802      	ldr	r0, [pc, #8]	@ (8002c5c <__malloc_unlock+0xc>)
 8002c54:	f7ff ff07 	bl	8002a66 <__retarget_lock_release_recursive>
 8002c58:	bd10      	pop	{r4, pc}
 8002c5a:	46c0      	nop			@ (mov r8, r8)
 8002c5c:	2000029c 	.word	0x2000029c

08002c60 <__ssputs_r>:
 8002c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c62:	688e      	ldr	r6, [r1, #8]
 8002c64:	b085      	sub	sp, #20
 8002c66:	001f      	movs	r7, r3
 8002c68:	000c      	movs	r4, r1
 8002c6a:	680b      	ldr	r3, [r1, #0]
 8002c6c:	9002      	str	r0, [sp, #8]
 8002c6e:	9203      	str	r2, [sp, #12]
 8002c70:	42be      	cmp	r6, r7
 8002c72:	d830      	bhi.n	8002cd6 <__ssputs_r+0x76>
 8002c74:	210c      	movs	r1, #12
 8002c76:	5e62      	ldrsh	r2, [r4, r1]
 8002c78:	2190      	movs	r1, #144	@ 0x90
 8002c7a:	00c9      	lsls	r1, r1, #3
 8002c7c:	420a      	tst	r2, r1
 8002c7e:	d028      	beq.n	8002cd2 <__ssputs_r+0x72>
 8002c80:	2003      	movs	r0, #3
 8002c82:	6921      	ldr	r1, [r4, #16]
 8002c84:	1a5b      	subs	r3, r3, r1
 8002c86:	9301      	str	r3, [sp, #4]
 8002c88:	6963      	ldr	r3, [r4, #20]
 8002c8a:	4343      	muls	r3, r0
 8002c8c:	9801      	ldr	r0, [sp, #4]
 8002c8e:	0fdd      	lsrs	r5, r3, #31
 8002c90:	18ed      	adds	r5, r5, r3
 8002c92:	1c7b      	adds	r3, r7, #1
 8002c94:	181b      	adds	r3, r3, r0
 8002c96:	106d      	asrs	r5, r5, #1
 8002c98:	42ab      	cmp	r3, r5
 8002c9a:	d900      	bls.n	8002c9e <__ssputs_r+0x3e>
 8002c9c:	001d      	movs	r5, r3
 8002c9e:	0552      	lsls	r2, r2, #21
 8002ca0:	d528      	bpl.n	8002cf4 <__ssputs_r+0x94>
 8002ca2:	0029      	movs	r1, r5
 8002ca4:	9802      	ldr	r0, [sp, #8]
 8002ca6:	f7ff ff4b 	bl	8002b40 <_malloc_r>
 8002caa:	1e06      	subs	r6, r0, #0
 8002cac:	d02c      	beq.n	8002d08 <__ssputs_r+0xa8>
 8002cae:	9a01      	ldr	r2, [sp, #4]
 8002cb0:	6921      	ldr	r1, [r4, #16]
 8002cb2:	f000 fae2 	bl	800327a <memcpy>
 8002cb6:	89a2      	ldrh	r2, [r4, #12]
 8002cb8:	4b18      	ldr	r3, [pc, #96]	@ (8002d1c <__ssputs_r+0xbc>)
 8002cba:	401a      	ands	r2, r3
 8002cbc:	2380      	movs	r3, #128	@ 0x80
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	81a3      	strh	r3, [r4, #12]
 8002cc2:	9b01      	ldr	r3, [sp, #4]
 8002cc4:	6126      	str	r6, [r4, #16]
 8002cc6:	18f6      	adds	r6, r6, r3
 8002cc8:	6026      	str	r6, [r4, #0]
 8002cca:	003e      	movs	r6, r7
 8002ccc:	6165      	str	r5, [r4, #20]
 8002cce:	1aed      	subs	r5, r5, r3
 8002cd0:	60a5      	str	r5, [r4, #8]
 8002cd2:	42be      	cmp	r6, r7
 8002cd4:	d900      	bls.n	8002cd8 <__ssputs_r+0x78>
 8002cd6:	003e      	movs	r6, r7
 8002cd8:	0032      	movs	r2, r6
 8002cda:	9903      	ldr	r1, [sp, #12]
 8002cdc:	6820      	ldr	r0, [r4, #0]
 8002cde:	f000 fa9b 	bl	8003218 <memmove>
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	68a3      	ldr	r3, [r4, #8]
 8002ce6:	1b9b      	subs	r3, r3, r6
 8002ce8:	60a3      	str	r3, [r4, #8]
 8002cea:	6823      	ldr	r3, [r4, #0]
 8002cec:	199b      	adds	r3, r3, r6
 8002cee:	6023      	str	r3, [r4, #0]
 8002cf0:	b005      	add	sp, #20
 8002cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cf4:	002a      	movs	r2, r5
 8002cf6:	9802      	ldr	r0, [sp, #8]
 8002cf8:	f000 fac8 	bl	800328c <_realloc_r>
 8002cfc:	1e06      	subs	r6, r0, #0
 8002cfe:	d1e0      	bne.n	8002cc2 <__ssputs_r+0x62>
 8002d00:	6921      	ldr	r1, [r4, #16]
 8002d02:	9802      	ldr	r0, [sp, #8]
 8002d04:	f7ff feb0 	bl	8002a68 <_free_r>
 8002d08:	230c      	movs	r3, #12
 8002d0a:	2001      	movs	r0, #1
 8002d0c:	9a02      	ldr	r2, [sp, #8]
 8002d0e:	4240      	negs	r0, r0
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	89a2      	ldrh	r2, [r4, #12]
 8002d14:	3334      	adds	r3, #52	@ 0x34
 8002d16:	4313      	orrs	r3, r2
 8002d18:	81a3      	strh	r3, [r4, #12]
 8002d1a:	e7e9      	b.n	8002cf0 <__ssputs_r+0x90>
 8002d1c:	fffffb7f 	.word	0xfffffb7f

08002d20 <_svfiprintf_r>:
 8002d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d22:	b0a1      	sub	sp, #132	@ 0x84
 8002d24:	9003      	str	r0, [sp, #12]
 8002d26:	001d      	movs	r5, r3
 8002d28:	898b      	ldrh	r3, [r1, #12]
 8002d2a:	000f      	movs	r7, r1
 8002d2c:	0016      	movs	r6, r2
 8002d2e:	061b      	lsls	r3, r3, #24
 8002d30:	d511      	bpl.n	8002d56 <_svfiprintf_r+0x36>
 8002d32:	690b      	ldr	r3, [r1, #16]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10e      	bne.n	8002d56 <_svfiprintf_r+0x36>
 8002d38:	2140      	movs	r1, #64	@ 0x40
 8002d3a:	f7ff ff01 	bl	8002b40 <_malloc_r>
 8002d3e:	6038      	str	r0, [r7, #0]
 8002d40:	6138      	str	r0, [r7, #16]
 8002d42:	2800      	cmp	r0, #0
 8002d44:	d105      	bne.n	8002d52 <_svfiprintf_r+0x32>
 8002d46:	230c      	movs	r3, #12
 8002d48:	9a03      	ldr	r2, [sp, #12]
 8002d4a:	6013      	str	r3, [r2, #0]
 8002d4c:	2001      	movs	r0, #1
 8002d4e:	4240      	negs	r0, r0
 8002d50:	e0cf      	b.n	8002ef2 <_svfiprintf_r+0x1d2>
 8002d52:	2340      	movs	r3, #64	@ 0x40
 8002d54:	617b      	str	r3, [r7, #20]
 8002d56:	2300      	movs	r3, #0
 8002d58:	ac08      	add	r4, sp, #32
 8002d5a:	6163      	str	r3, [r4, #20]
 8002d5c:	3320      	adds	r3, #32
 8002d5e:	7663      	strb	r3, [r4, #25]
 8002d60:	3310      	adds	r3, #16
 8002d62:	76a3      	strb	r3, [r4, #26]
 8002d64:	9507      	str	r5, [sp, #28]
 8002d66:	0035      	movs	r5, r6
 8002d68:	782b      	ldrb	r3, [r5, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <_svfiprintf_r+0x52>
 8002d6e:	2b25      	cmp	r3, #37	@ 0x25
 8002d70:	d148      	bne.n	8002e04 <_svfiprintf_r+0xe4>
 8002d72:	1bab      	subs	r3, r5, r6
 8002d74:	9305      	str	r3, [sp, #20]
 8002d76:	42b5      	cmp	r5, r6
 8002d78:	d00b      	beq.n	8002d92 <_svfiprintf_r+0x72>
 8002d7a:	0032      	movs	r2, r6
 8002d7c:	0039      	movs	r1, r7
 8002d7e:	9803      	ldr	r0, [sp, #12]
 8002d80:	f7ff ff6e 	bl	8002c60 <__ssputs_r>
 8002d84:	3001      	adds	r0, #1
 8002d86:	d100      	bne.n	8002d8a <_svfiprintf_r+0x6a>
 8002d88:	e0ae      	b.n	8002ee8 <_svfiprintf_r+0x1c8>
 8002d8a:	6963      	ldr	r3, [r4, #20]
 8002d8c:	9a05      	ldr	r2, [sp, #20]
 8002d8e:	189b      	adds	r3, r3, r2
 8002d90:	6163      	str	r3, [r4, #20]
 8002d92:	782b      	ldrb	r3, [r5, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d100      	bne.n	8002d9a <_svfiprintf_r+0x7a>
 8002d98:	e0a6      	b.n	8002ee8 <_svfiprintf_r+0x1c8>
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	4252      	negs	r2, r2
 8002da0:	6062      	str	r2, [r4, #4]
 8002da2:	a904      	add	r1, sp, #16
 8002da4:	3254      	adds	r2, #84	@ 0x54
 8002da6:	1852      	adds	r2, r2, r1
 8002da8:	1c6e      	adds	r6, r5, #1
 8002daa:	6023      	str	r3, [r4, #0]
 8002dac:	60e3      	str	r3, [r4, #12]
 8002dae:	60a3      	str	r3, [r4, #8]
 8002db0:	7013      	strb	r3, [r2, #0]
 8002db2:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002db4:	4b54      	ldr	r3, [pc, #336]	@ (8002f08 <_svfiprintf_r+0x1e8>)
 8002db6:	2205      	movs	r2, #5
 8002db8:	0018      	movs	r0, r3
 8002dba:	7831      	ldrb	r1, [r6, #0]
 8002dbc:	9305      	str	r3, [sp, #20]
 8002dbe:	f000 fa51 	bl	8003264 <memchr>
 8002dc2:	1c75      	adds	r5, r6, #1
 8002dc4:	2800      	cmp	r0, #0
 8002dc6:	d11f      	bne.n	8002e08 <_svfiprintf_r+0xe8>
 8002dc8:	6822      	ldr	r2, [r4, #0]
 8002dca:	06d3      	lsls	r3, r2, #27
 8002dcc:	d504      	bpl.n	8002dd8 <_svfiprintf_r+0xb8>
 8002dce:	2353      	movs	r3, #83	@ 0x53
 8002dd0:	a904      	add	r1, sp, #16
 8002dd2:	185b      	adds	r3, r3, r1
 8002dd4:	2120      	movs	r1, #32
 8002dd6:	7019      	strb	r1, [r3, #0]
 8002dd8:	0713      	lsls	r3, r2, #28
 8002dda:	d504      	bpl.n	8002de6 <_svfiprintf_r+0xc6>
 8002ddc:	2353      	movs	r3, #83	@ 0x53
 8002dde:	a904      	add	r1, sp, #16
 8002de0:	185b      	adds	r3, r3, r1
 8002de2:	212b      	movs	r1, #43	@ 0x2b
 8002de4:	7019      	strb	r1, [r3, #0]
 8002de6:	7833      	ldrb	r3, [r6, #0]
 8002de8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002dea:	d016      	beq.n	8002e1a <_svfiprintf_r+0xfa>
 8002dec:	0035      	movs	r5, r6
 8002dee:	2100      	movs	r1, #0
 8002df0:	200a      	movs	r0, #10
 8002df2:	68e3      	ldr	r3, [r4, #12]
 8002df4:	782a      	ldrb	r2, [r5, #0]
 8002df6:	1c6e      	adds	r6, r5, #1
 8002df8:	3a30      	subs	r2, #48	@ 0x30
 8002dfa:	2a09      	cmp	r2, #9
 8002dfc:	d950      	bls.n	8002ea0 <_svfiprintf_r+0x180>
 8002dfe:	2900      	cmp	r1, #0
 8002e00:	d111      	bne.n	8002e26 <_svfiprintf_r+0x106>
 8002e02:	e017      	b.n	8002e34 <_svfiprintf_r+0x114>
 8002e04:	3501      	adds	r5, #1
 8002e06:	e7af      	b.n	8002d68 <_svfiprintf_r+0x48>
 8002e08:	9b05      	ldr	r3, [sp, #20]
 8002e0a:	6822      	ldr	r2, [r4, #0]
 8002e0c:	1ac0      	subs	r0, r0, r3
 8002e0e:	2301      	movs	r3, #1
 8002e10:	4083      	lsls	r3, r0
 8002e12:	4313      	orrs	r3, r2
 8002e14:	002e      	movs	r6, r5
 8002e16:	6023      	str	r3, [r4, #0]
 8002e18:	e7cc      	b.n	8002db4 <_svfiprintf_r+0x94>
 8002e1a:	9b07      	ldr	r3, [sp, #28]
 8002e1c:	1d19      	adds	r1, r3, #4
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	9107      	str	r1, [sp, #28]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	db01      	blt.n	8002e2a <_svfiprintf_r+0x10a>
 8002e26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002e28:	e004      	b.n	8002e34 <_svfiprintf_r+0x114>
 8002e2a:	425b      	negs	r3, r3
 8002e2c:	60e3      	str	r3, [r4, #12]
 8002e2e:	2302      	movs	r3, #2
 8002e30:	4313      	orrs	r3, r2
 8002e32:	6023      	str	r3, [r4, #0]
 8002e34:	782b      	ldrb	r3, [r5, #0]
 8002e36:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e38:	d10c      	bne.n	8002e54 <_svfiprintf_r+0x134>
 8002e3a:	786b      	ldrb	r3, [r5, #1]
 8002e3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e3e:	d134      	bne.n	8002eaa <_svfiprintf_r+0x18a>
 8002e40:	9b07      	ldr	r3, [sp, #28]
 8002e42:	3502      	adds	r5, #2
 8002e44:	1d1a      	adds	r2, r3, #4
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	9207      	str	r2, [sp, #28]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	da01      	bge.n	8002e52 <_svfiprintf_r+0x132>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	425b      	negs	r3, r3
 8002e52:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e54:	4e2d      	ldr	r6, [pc, #180]	@ (8002f0c <_svfiprintf_r+0x1ec>)
 8002e56:	2203      	movs	r2, #3
 8002e58:	0030      	movs	r0, r6
 8002e5a:	7829      	ldrb	r1, [r5, #0]
 8002e5c:	f000 fa02 	bl	8003264 <memchr>
 8002e60:	2800      	cmp	r0, #0
 8002e62:	d006      	beq.n	8002e72 <_svfiprintf_r+0x152>
 8002e64:	2340      	movs	r3, #64	@ 0x40
 8002e66:	1b80      	subs	r0, r0, r6
 8002e68:	4083      	lsls	r3, r0
 8002e6a:	6822      	ldr	r2, [r4, #0]
 8002e6c:	3501      	adds	r5, #1
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	6023      	str	r3, [r4, #0]
 8002e72:	7829      	ldrb	r1, [r5, #0]
 8002e74:	2206      	movs	r2, #6
 8002e76:	4826      	ldr	r0, [pc, #152]	@ (8002f10 <_svfiprintf_r+0x1f0>)
 8002e78:	1c6e      	adds	r6, r5, #1
 8002e7a:	7621      	strb	r1, [r4, #24]
 8002e7c:	f000 f9f2 	bl	8003264 <memchr>
 8002e80:	2800      	cmp	r0, #0
 8002e82:	d038      	beq.n	8002ef6 <_svfiprintf_r+0x1d6>
 8002e84:	4b23      	ldr	r3, [pc, #140]	@ (8002f14 <_svfiprintf_r+0x1f4>)
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d122      	bne.n	8002ed0 <_svfiprintf_r+0x1b0>
 8002e8a:	2207      	movs	r2, #7
 8002e8c:	9b07      	ldr	r3, [sp, #28]
 8002e8e:	3307      	adds	r3, #7
 8002e90:	4393      	bics	r3, r2
 8002e92:	3308      	adds	r3, #8
 8002e94:	9307      	str	r3, [sp, #28]
 8002e96:	6963      	ldr	r3, [r4, #20]
 8002e98:	9a04      	ldr	r2, [sp, #16]
 8002e9a:	189b      	adds	r3, r3, r2
 8002e9c:	6163      	str	r3, [r4, #20]
 8002e9e:	e762      	b.n	8002d66 <_svfiprintf_r+0x46>
 8002ea0:	4343      	muls	r3, r0
 8002ea2:	0035      	movs	r5, r6
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	189b      	adds	r3, r3, r2
 8002ea8:	e7a4      	b.n	8002df4 <_svfiprintf_r+0xd4>
 8002eaa:	2300      	movs	r3, #0
 8002eac:	200a      	movs	r0, #10
 8002eae:	0019      	movs	r1, r3
 8002eb0:	3501      	adds	r5, #1
 8002eb2:	6063      	str	r3, [r4, #4]
 8002eb4:	782a      	ldrb	r2, [r5, #0]
 8002eb6:	1c6e      	adds	r6, r5, #1
 8002eb8:	3a30      	subs	r2, #48	@ 0x30
 8002eba:	2a09      	cmp	r2, #9
 8002ebc:	d903      	bls.n	8002ec6 <_svfiprintf_r+0x1a6>
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0c8      	beq.n	8002e54 <_svfiprintf_r+0x134>
 8002ec2:	9109      	str	r1, [sp, #36]	@ 0x24
 8002ec4:	e7c6      	b.n	8002e54 <_svfiprintf_r+0x134>
 8002ec6:	4341      	muls	r1, r0
 8002ec8:	0035      	movs	r5, r6
 8002eca:	2301      	movs	r3, #1
 8002ecc:	1889      	adds	r1, r1, r2
 8002ece:	e7f1      	b.n	8002eb4 <_svfiprintf_r+0x194>
 8002ed0:	aa07      	add	r2, sp, #28
 8002ed2:	9200      	str	r2, [sp, #0]
 8002ed4:	0021      	movs	r1, r4
 8002ed6:	003a      	movs	r2, r7
 8002ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f18 <_svfiprintf_r+0x1f8>)
 8002eda:	9803      	ldr	r0, [sp, #12]
 8002edc:	e000      	b.n	8002ee0 <_svfiprintf_r+0x1c0>
 8002ede:	bf00      	nop
 8002ee0:	9004      	str	r0, [sp, #16]
 8002ee2:	9b04      	ldr	r3, [sp, #16]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	d1d6      	bne.n	8002e96 <_svfiprintf_r+0x176>
 8002ee8:	89bb      	ldrh	r3, [r7, #12]
 8002eea:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8002eec:	065b      	lsls	r3, r3, #25
 8002eee:	d500      	bpl.n	8002ef2 <_svfiprintf_r+0x1d2>
 8002ef0:	e72c      	b.n	8002d4c <_svfiprintf_r+0x2c>
 8002ef2:	b021      	add	sp, #132	@ 0x84
 8002ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ef6:	aa07      	add	r2, sp, #28
 8002ef8:	9200      	str	r2, [sp, #0]
 8002efa:	0021      	movs	r1, r4
 8002efc:	003a      	movs	r2, r7
 8002efe:	4b06      	ldr	r3, [pc, #24]	@ (8002f18 <_svfiprintf_r+0x1f8>)
 8002f00:	9803      	ldr	r0, [sp, #12]
 8002f02:	f000 f87b 	bl	8002ffc <_printf_i>
 8002f06:	e7eb      	b.n	8002ee0 <_svfiprintf_r+0x1c0>
 8002f08:	080033b8 	.word	0x080033b8
 8002f0c:	080033be 	.word	0x080033be
 8002f10:	080033c2 	.word	0x080033c2
 8002f14:	00000000 	.word	0x00000000
 8002f18:	08002c61 	.word	0x08002c61

08002f1c <_printf_common>:
 8002f1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f1e:	0016      	movs	r6, r2
 8002f20:	9301      	str	r3, [sp, #4]
 8002f22:	688a      	ldr	r2, [r1, #8]
 8002f24:	690b      	ldr	r3, [r1, #16]
 8002f26:	000c      	movs	r4, r1
 8002f28:	9000      	str	r0, [sp, #0]
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	da00      	bge.n	8002f30 <_printf_common+0x14>
 8002f2e:	0013      	movs	r3, r2
 8002f30:	0022      	movs	r2, r4
 8002f32:	6033      	str	r3, [r6, #0]
 8002f34:	3243      	adds	r2, #67	@ 0x43
 8002f36:	7812      	ldrb	r2, [r2, #0]
 8002f38:	2a00      	cmp	r2, #0
 8002f3a:	d001      	beq.n	8002f40 <_printf_common+0x24>
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	6033      	str	r3, [r6, #0]
 8002f40:	6823      	ldr	r3, [r4, #0]
 8002f42:	069b      	lsls	r3, r3, #26
 8002f44:	d502      	bpl.n	8002f4c <_printf_common+0x30>
 8002f46:	6833      	ldr	r3, [r6, #0]
 8002f48:	3302      	adds	r3, #2
 8002f4a:	6033      	str	r3, [r6, #0]
 8002f4c:	6822      	ldr	r2, [r4, #0]
 8002f4e:	2306      	movs	r3, #6
 8002f50:	0015      	movs	r5, r2
 8002f52:	401d      	ands	r5, r3
 8002f54:	421a      	tst	r2, r3
 8002f56:	d027      	beq.n	8002fa8 <_printf_common+0x8c>
 8002f58:	0023      	movs	r3, r4
 8002f5a:	3343      	adds	r3, #67	@ 0x43
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	1e5a      	subs	r2, r3, #1
 8002f60:	4193      	sbcs	r3, r2
 8002f62:	6822      	ldr	r2, [r4, #0]
 8002f64:	0692      	lsls	r2, r2, #26
 8002f66:	d430      	bmi.n	8002fca <_printf_common+0xae>
 8002f68:	0022      	movs	r2, r4
 8002f6a:	9901      	ldr	r1, [sp, #4]
 8002f6c:	9800      	ldr	r0, [sp, #0]
 8002f6e:	9d08      	ldr	r5, [sp, #32]
 8002f70:	3243      	adds	r2, #67	@ 0x43
 8002f72:	47a8      	blx	r5
 8002f74:	3001      	adds	r0, #1
 8002f76:	d025      	beq.n	8002fc4 <_printf_common+0xa8>
 8002f78:	2206      	movs	r2, #6
 8002f7a:	6823      	ldr	r3, [r4, #0]
 8002f7c:	2500      	movs	r5, #0
 8002f7e:	4013      	ands	r3, r2
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d105      	bne.n	8002f90 <_printf_common+0x74>
 8002f84:	6833      	ldr	r3, [r6, #0]
 8002f86:	68e5      	ldr	r5, [r4, #12]
 8002f88:	1aed      	subs	r5, r5, r3
 8002f8a:	43eb      	mvns	r3, r5
 8002f8c:	17db      	asrs	r3, r3, #31
 8002f8e:	401d      	ands	r5, r3
 8002f90:	68a3      	ldr	r3, [r4, #8]
 8002f92:	6922      	ldr	r2, [r4, #16]
 8002f94:	4293      	cmp	r3, r2
 8002f96:	dd01      	ble.n	8002f9c <_printf_common+0x80>
 8002f98:	1a9b      	subs	r3, r3, r2
 8002f9a:	18ed      	adds	r5, r5, r3
 8002f9c:	2600      	movs	r6, #0
 8002f9e:	42b5      	cmp	r5, r6
 8002fa0:	d120      	bne.n	8002fe4 <_printf_common+0xc8>
 8002fa2:	2000      	movs	r0, #0
 8002fa4:	e010      	b.n	8002fc8 <_printf_common+0xac>
 8002fa6:	3501      	adds	r5, #1
 8002fa8:	68e3      	ldr	r3, [r4, #12]
 8002faa:	6832      	ldr	r2, [r6, #0]
 8002fac:	1a9b      	subs	r3, r3, r2
 8002fae:	42ab      	cmp	r3, r5
 8002fb0:	ddd2      	ble.n	8002f58 <_printf_common+0x3c>
 8002fb2:	0022      	movs	r2, r4
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	9901      	ldr	r1, [sp, #4]
 8002fb8:	9800      	ldr	r0, [sp, #0]
 8002fba:	9f08      	ldr	r7, [sp, #32]
 8002fbc:	3219      	adds	r2, #25
 8002fbe:	47b8      	blx	r7
 8002fc0:	3001      	adds	r0, #1
 8002fc2:	d1f0      	bne.n	8002fa6 <_printf_common+0x8a>
 8002fc4:	2001      	movs	r0, #1
 8002fc6:	4240      	negs	r0, r0
 8002fc8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002fca:	2030      	movs	r0, #48	@ 0x30
 8002fcc:	18e1      	adds	r1, r4, r3
 8002fce:	3143      	adds	r1, #67	@ 0x43
 8002fd0:	7008      	strb	r0, [r1, #0]
 8002fd2:	0021      	movs	r1, r4
 8002fd4:	1c5a      	adds	r2, r3, #1
 8002fd6:	3145      	adds	r1, #69	@ 0x45
 8002fd8:	7809      	ldrb	r1, [r1, #0]
 8002fda:	18a2      	adds	r2, r4, r2
 8002fdc:	3243      	adds	r2, #67	@ 0x43
 8002fde:	3302      	adds	r3, #2
 8002fe0:	7011      	strb	r1, [r2, #0]
 8002fe2:	e7c1      	b.n	8002f68 <_printf_common+0x4c>
 8002fe4:	0022      	movs	r2, r4
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	9901      	ldr	r1, [sp, #4]
 8002fea:	9800      	ldr	r0, [sp, #0]
 8002fec:	9f08      	ldr	r7, [sp, #32]
 8002fee:	321a      	adds	r2, #26
 8002ff0:	47b8      	blx	r7
 8002ff2:	3001      	adds	r0, #1
 8002ff4:	d0e6      	beq.n	8002fc4 <_printf_common+0xa8>
 8002ff6:	3601      	adds	r6, #1
 8002ff8:	e7d1      	b.n	8002f9e <_printf_common+0x82>
	...

08002ffc <_printf_i>:
 8002ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ffe:	b08b      	sub	sp, #44	@ 0x2c
 8003000:	9206      	str	r2, [sp, #24]
 8003002:	000a      	movs	r2, r1
 8003004:	3243      	adds	r2, #67	@ 0x43
 8003006:	9307      	str	r3, [sp, #28]
 8003008:	9005      	str	r0, [sp, #20]
 800300a:	9203      	str	r2, [sp, #12]
 800300c:	7e0a      	ldrb	r2, [r1, #24]
 800300e:	000c      	movs	r4, r1
 8003010:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003012:	2a78      	cmp	r2, #120	@ 0x78
 8003014:	d809      	bhi.n	800302a <_printf_i+0x2e>
 8003016:	2a62      	cmp	r2, #98	@ 0x62
 8003018:	d80b      	bhi.n	8003032 <_printf_i+0x36>
 800301a:	2a00      	cmp	r2, #0
 800301c:	d100      	bne.n	8003020 <_printf_i+0x24>
 800301e:	e0bc      	b.n	800319a <_printf_i+0x19e>
 8003020:	497b      	ldr	r1, [pc, #492]	@ (8003210 <_printf_i+0x214>)
 8003022:	9104      	str	r1, [sp, #16]
 8003024:	2a58      	cmp	r2, #88	@ 0x58
 8003026:	d100      	bne.n	800302a <_printf_i+0x2e>
 8003028:	e090      	b.n	800314c <_printf_i+0x150>
 800302a:	0025      	movs	r5, r4
 800302c:	3542      	adds	r5, #66	@ 0x42
 800302e:	702a      	strb	r2, [r5, #0]
 8003030:	e022      	b.n	8003078 <_printf_i+0x7c>
 8003032:	0010      	movs	r0, r2
 8003034:	3863      	subs	r0, #99	@ 0x63
 8003036:	2815      	cmp	r0, #21
 8003038:	d8f7      	bhi.n	800302a <_printf_i+0x2e>
 800303a:	f7fd f86d 	bl	8000118 <__gnu_thumb1_case_shi>
 800303e:	0016      	.short	0x0016
 8003040:	fff6001f 	.word	0xfff6001f
 8003044:	fff6fff6 	.word	0xfff6fff6
 8003048:	001ffff6 	.word	0x001ffff6
 800304c:	fff6fff6 	.word	0xfff6fff6
 8003050:	fff6fff6 	.word	0xfff6fff6
 8003054:	003600a1 	.word	0x003600a1
 8003058:	fff60080 	.word	0xfff60080
 800305c:	00b2fff6 	.word	0x00b2fff6
 8003060:	0036fff6 	.word	0x0036fff6
 8003064:	fff6fff6 	.word	0xfff6fff6
 8003068:	0084      	.short	0x0084
 800306a:	0025      	movs	r5, r4
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	3542      	adds	r5, #66	@ 0x42
 8003070:	1d11      	adds	r1, r2, #4
 8003072:	6019      	str	r1, [r3, #0]
 8003074:	6813      	ldr	r3, [r2, #0]
 8003076:	702b      	strb	r3, [r5, #0]
 8003078:	2301      	movs	r3, #1
 800307a:	e0a0      	b.n	80031be <_printf_i+0x1c2>
 800307c:	6818      	ldr	r0, [r3, #0]
 800307e:	6809      	ldr	r1, [r1, #0]
 8003080:	1d02      	adds	r2, r0, #4
 8003082:	060d      	lsls	r5, r1, #24
 8003084:	d50b      	bpl.n	800309e <_printf_i+0xa2>
 8003086:	6806      	ldr	r6, [r0, #0]
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	2e00      	cmp	r6, #0
 800308c:	da03      	bge.n	8003096 <_printf_i+0x9a>
 800308e:	232d      	movs	r3, #45	@ 0x2d
 8003090:	9a03      	ldr	r2, [sp, #12]
 8003092:	4276      	negs	r6, r6
 8003094:	7013      	strb	r3, [r2, #0]
 8003096:	4b5e      	ldr	r3, [pc, #376]	@ (8003210 <_printf_i+0x214>)
 8003098:	270a      	movs	r7, #10
 800309a:	9304      	str	r3, [sp, #16]
 800309c:	e018      	b.n	80030d0 <_printf_i+0xd4>
 800309e:	6806      	ldr	r6, [r0, #0]
 80030a0:	601a      	str	r2, [r3, #0]
 80030a2:	0649      	lsls	r1, r1, #25
 80030a4:	d5f1      	bpl.n	800308a <_printf_i+0x8e>
 80030a6:	b236      	sxth	r6, r6
 80030a8:	e7ef      	b.n	800308a <_printf_i+0x8e>
 80030aa:	6808      	ldr	r0, [r1, #0]
 80030ac:	6819      	ldr	r1, [r3, #0]
 80030ae:	c940      	ldmia	r1!, {r6}
 80030b0:	0605      	lsls	r5, r0, #24
 80030b2:	d402      	bmi.n	80030ba <_printf_i+0xbe>
 80030b4:	0640      	lsls	r0, r0, #25
 80030b6:	d500      	bpl.n	80030ba <_printf_i+0xbe>
 80030b8:	b2b6      	uxth	r6, r6
 80030ba:	6019      	str	r1, [r3, #0]
 80030bc:	4b54      	ldr	r3, [pc, #336]	@ (8003210 <_printf_i+0x214>)
 80030be:	270a      	movs	r7, #10
 80030c0:	9304      	str	r3, [sp, #16]
 80030c2:	2a6f      	cmp	r2, #111	@ 0x6f
 80030c4:	d100      	bne.n	80030c8 <_printf_i+0xcc>
 80030c6:	3f02      	subs	r7, #2
 80030c8:	0023      	movs	r3, r4
 80030ca:	2200      	movs	r2, #0
 80030cc:	3343      	adds	r3, #67	@ 0x43
 80030ce:	701a      	strb	r2, [r3, #0]
 80030d0:	6863      	ldr	r3, [r4, #4]
 80030d2:	60a3      	str	r3, [r4, #8]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	db03      	blt.n	80030e0 <_printf_i+0xe4>
 80030d8:	2104      	movs	r1, #4
 80030da:	6822      	ldr	r2, [r4, #0]
 80030dc:	438a      	bics	r2, r1
 80030de:	6022      	str	r2, [r4, #0]
 80030e0:	2e00      	cmp	r6, #0
 80030e2:	d102      	bne.n	80030ea <_printf_i+0xee>
 80030e4:	9d03      	ldr	r5, [sp, #12]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00c      	beq.n	8003104 <_printf_i+0x108>
 80030ea:	9d03      	ldr	r5, [sp, #12]
 80030ec:	0030      	movs	r0, r6
 80030ee:	0039      	movs	r1, r7
 80030f0:	f7fd f8a2 	bl	8000238 <__aeabi_uidivmod>
 80030f4:	9b04      	ldr	r3, [sp, #16]
 80030f6:	3d01      	subs	r5, #1
 80030f8:	5c5b      	ldrb	r3, [r3, r1]
 80030fa:	702b      	strb	r3, [r5, #0]
 80030fc:	0033      	movs	r3, r6
 80030fe:	0006      	movs	r6, r0
 8003100:	429f      	cmp	r7, r3
 8003102:	d9f3      	bls.n	80030ec <_printf_i+0xf0>
 8003104:	2f08      	cmp	r7, #8
 8003106:	d109      	bne.n	800311c <_printf_i+0x120>
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	07db      	lsls	r3, r3, #31
 800310c:	d506      	bpl.n	800311c <_printf_i+0x120>
 800310e:	6862      	ldr	r2, [r4, #4]
 8003110:	6923      	ldr	r3, [r4, #16]
 8003112:	429a      	cmp	r2, r3
 8003114:	dc02      	bgt.n	800311c <_printf_i+0x120>
 8003116:	2330      	movs	r3, #48	@ 0x30
 8003118:	3d01      	subs	r5, #1
 800311a:	702b      	strb	r3, [r5, #0]
 800311c:	9b03      	ldr	r3, [sp, #12]
 800311e:	1b5b      	subs	r3, r3, r5
 8003120:	6123      	str	r3, [r4, #16]
 8003122:	9b07      	ldr	r3, [sp, #28]
 8003124:	0021      	movs	r1, r4
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	9805      	ldr	r0, [sp, #20]
 800312a:	9b06      	ldr	r3, [sp, #24]
 800312c:	aa09      	add	r2, sp, #36	@ 0x24
 800312e:	f7ff fef5 	bl	8002f1c <_printf_common>
 8003132:	3001      	adds	r0, #1
 8003134:	d148      	bne.n	80031c8 <_printf_i+0x1cc>
 8003136:	2001      	movs	r0, #1
 8003138:	4240      	negs	r0, r0
 800313a:	b00b      	add	sp, #44	@ 0x2c
 800313c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800313e:	2220      	movs	r2, #32
 8003140:	6809      	ldr	r1, [r1, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	6022      	str	r2, [r4, #0]
 8003146:	2278      	movs	r2, #120	@ 0x78
 8003148:	4932      	ldr	r1, [pc, #200]	@ (8003214 <_printf_i+0x218>)
 800314a:	9104      	str	r1, [sp, #16]
 800314c:	0021      	movs	r1, r4
 800314e:	3145      	adds	r1, #69	@ 0x45
 8003150:	700a      	strb	r2, [r1, #0]
 8003152:	6819      	ldr	r1, [r3, #0]
 8003154:	6822      	ldr	r2, [r4, #0]
 8003156:	c940      	ldmia	r1!, {r6}
 8003158:	0610      	lsls	r0, r2, #24
 800315a:	d402      	bmi.n	8003162 <_printf_i+0x166>
 800315c:	0650      	lsls	r0, r2, #25
 800315e:	d500      	bpl.n	8003162 <_printf_i+0x166>
 8003160:	b2b6      	uxth	r6, r6
 8003162:	6019      	str	r1, [r3, #0]
 8003164:	07d3      	lsls	r3, r2, #31
 8003166:	d502      	bpl.n	800316e <_printf_i+0x172>
 8003168:	2320      	movs	r3, #32
 800316a:	4313      	orrs	r3, r2
 800316c:	6023      	str	r3, [r4, #0]
 800316e:	2e00      	cmp	r6, #0
 8003170:	d001      	beq.n	8003176 <_printf_i+0x17a>
 8003172:	2710      	movs	r7, #16
 8003174:	e7a8      	b.n	80030c8 <_printf_i+0xcc>
 8003176:	2220      	movs	r2, #32
 8003178:	6823      	ldr	r3, [r4, #0]
 800317a:	4393      	bics	r3, r2
 800317c:	6023      	str	r3, [r4, #0]
 800317e:	e7f8      	b.n	8003172 <_printf_i+0x176>
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	680d      	ldr	r5, [r1, #0]
 8003184:	1d10      	adds	r0, r2, #4
 8003186:	6949      	ldr	r1, [r1, #20]
 8003188:	6018      	str	r0, [r3, #0]
 800318a:	6813      	ldr	r3, [r2, #0]
 800318c:	062e      	lsls	r6, r5, #24
 800318e:	d501      	bpl.n	8003194 <_printf_i+0x198>
 8003190:	6019      	str	r1, [r3, #0]
 8003192:	e002      	b.n	800319a <_printf_i+0x19e>
 8003194:	066d      	lsls	r5, r5, #25
 8003196:	d5fb      	bpl.n	8003190 <_printf_i+0x194>
 8003198:	8019      	strh	r1, [r3, #0]
 800319a:	2300      	movs	r3, #0
 800319c:	9d03      	ldr	r5, [sp, #12]
 800319e:	6123      	str	r3, [r4, #16]
 80031a0:	e7bf      	b.n	8003122 <_printf_i+0x126>
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	1d11      	adds	r1, r2, #4
 80031a6:	6019      	str	r1, [r3, #0]
 80031a8:	6815      	ldr	r5, [r2, #0]
 80031aa:	2100      	movs	r1, #0
 80031ac:	0028      	movs	r0, r5
 80031ae:	6862      	ldr	r2, [r4, #4]
 80031b0:	f000 f858 	bl	8003264 <memchr>
 80031b4:	2800      	cmp	r0, #0
 80031b6:	d001      	beq.n	80031bc <_printf_i+0x1c0>
 80031b8:	1b40      	subs	r0, r0, r5
 80031ba:	6060      	str	r0, [r4, #4]
 80031bc:	6863      	ldr	r3, [r4, #4]
 80031be:	6123      	str	r3, [r4, #16]
 80031c0:	2300      	movs	r3, #0
 80031c2:	9a03      	ldr	r2, [sp, #12]
 80031c4:	7013      	strb	r3, [r2, #0]
 80031c6:	e7ac      	b.n	8003122 <_printf_i+0x126>
 80031c8:	002a      	movs	r2, r5
 80031ca:	6923      	ldr	r3, [r4, #16]
 80031cc:	9906      	ldr	r1, [sp, #24]
 80031ce:	9805      	ldr	r0, [sp, #20]
 80031d0:	9d07      	ldr	r5, [sp, #28]
 80031d2:	47a8      	blx	r5
 80031d4:	3001      	adds	r0, #1
 80031d6:	d0ae      	beq.n	8003136 <_printf_i+0x13a>
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	079b      	lsls	r3, r3, #30
 80031dc:	d415      	bmi.n	800320a <_printf_i+0x20e>
 80031de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80031e0:	68e0      	ldr	r0, [r4, #12]
 80031e2:	4298      	cmp	r0, r3
 80031e4:	daa9      	bge.n	800313a <_printf_i+0x13e>
 80031e6:	0018      	movs	r0, r3
 80031e8:	e7a7      	b.n	800313a <_printf_i+0x13e>
 80031ea:	0022      	movs	r2, r4
 80031ec:	2301      	movs	r3, #1
 80031ee:	9906      	ldr	r1, [sp, #24]
 80031f0:	9805      	ldr	r0, [sp, #20]
 80031f2:	9e07      	ldr	r6, [sp, #28]
 80031f4:	3219      	adds	r2, #25
 80031f6:	47b0      	blx	r6
 80031f8:	3001      	adds	r0, #1
 80031fa:	d09c      	beq.n	8003136 <_printf_i+0x13a>
 80031fc:	3501      	adds	r5, #1
 80031fe:	68e3      	ldr	r3, [r4, #12]
 8003200:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003202:	1a9b      	subs	r3, r3, r2
 8003204:	42ab      	cmp	r3, r5
 8003206:	dcf0      	bgt.n	80031ea <_printf_i+0x1ee>
 8003208:	e7e9      	b.n	80031de <_printf_i+0x1e2>
 800320a:	2500      	movs	r5, #0
 800320c:	e7f7      	b.n	80031fe <_printf_i+0x202>
 800320e:	46c0      	nop			@ (mov r8, r8)
 8003210:	080033c9 	.word	0x080033c9
 8003214:	080033da 	.word	0x080033da

08003218 <memmove>:
 8003218:	b510      	push	{r4, lr}
 800321a:	4288      	cmp	r0, r1
 800321c:	d806      	bhi.n	800322c <memmove+0x14>
 800321e:	2300      	movs	r3, #0
 8003220:	429a      	cmp	r2, r3
 8003222:	d008      	beq.n	8003236 <memmove+0x1e>
 8003224:	5ccc      	ldrb	r4, [r1, r3]
 8003226:	54c4      	strb	r4, [r0, r3]
 8003228:	3301      	adds	r3, #1
 800322a:	e7f9      	b.n	8003220 <memmove+0x8>
 800322c:	188b      	adds	r3, r1, r2
 800322e:	4298      	cmp	r0, r3
 8003230:	d2f5      	bcs.n	800321e <memmove+0x6>
 8003232:	3a01      	subs	r2, #1
 8003234:	d200      	bcs.n	8003238 <memmove+0x20>
 8003236:	bd10      	pop	{r4, pc}
 8003238:	5c8b      	ldrb	r3, [r1, r2]
 800323a:	5483      	strb	r3, [r0, r2]
 800323c:	e7f9      	b.n	8003232 <memmove+0x1a>
	...

08003240 <_sbrk_r>:
 8003240:	2300      	movs	r3, #0
 8003242:	b570      	push	{r4, r5, r6, lr}
 8003244:	4d06      	ldr	r5, [pc, #24]	@ (8003260 <_sbrk_r+0x20>)
 8003246:	0004      	movs	r4, r0
 8003248:	0008      	movs	r0, r1
 800324a:	602b      	str	r3, [r5, #0]
 800324c:	f7fd fb8a 	bl	8000964 <_sbrk>
 8003250:	1c43      	adds	r3, r0, #1
 8003252:	d103      	bne.n	800325c <_sbrk_r+0x1c>
 8003254:	682b      	ldr	r3, [r5, #0]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d000      	beq.n	800325c <_sbrk_r+0x1c>
 800325a:	6023      	str	r3, [r4, #0]
 800325c:	bd70      	pop	{r4, r5, r6, pc}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	20000298 	.word	0x20000298

08003264 <memchr>:
 8003264:	b2c9      	uxtb	r1, r1
 8003266:	1882      	adds	r2, r0, r2
 8003268:	4290      	cmp	r0, r2
 800326a:	d101      	bne.n	8003270 <memchr+0xc>
 800326c:	2000      	movs	r0, #0
 800326e:	4770      	bx	lr
 8003270:	7803      	ldrb	r3, [r0, #0]
 8003272:	428b      	cmp	r3, r1
 8003274:	d0fb      	beq.n	800326e <memchr+0xa>
 8003276:	3001      	adds	r0, #1
 8003278:	e7f6      	b.n	8003268 <memchr+0x4>

0800327a <memcpy>:
 800327a:	2300      	movs	r3, #0
 800327c:	b510      	push	{r4, lr}
 800327e:	429a      	cmp	r2, r3
 8003280:	d100      	bne.n	8003284 <memcpy+0xa>
 8003282:	bd10      	pop	{r4, pc}
 8003284:	5ccc      	ldrb	r4, [r1, r3]
 8003286:	54c4      	strb	r4, [r0, r3]
 8003288:	3301      	adds	r3, #1
 800328a:	e7f8      	b.n	800327e <memcpy+0x4>

0800328c <_realloc_r>:
 800328c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800328e:	0006      	movs	r6, r0
 8003290:	000c      	movs	r4, r1
 8003292:	0015      	movs	r5, r2
 8003294:	2900      	cmp	r1, #0
 8003296:	d105      	bne.n	80032a4 <_realloc_r+0x18>
 8003298:	0011      	movs	r1, r2
 800329a:	f7ff fc51 	bl	8002b40 <_malloc_r>
 800329e:	0004      	movs	r4, r0
 80032a0:	0020      	movs	r0, r4
 80032a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80032a4:	2a00      	cmp	r2, #0
 80032a6:	d103      	bne.n	80032b0 <_realloc_r+0x24>
 80032a8:	f7ff fbde 	bl	8002a68 <_free_r>
 80032ac:	2400      	movs	r4, #0
 80032ae:	e7f7      	b.n	80032a0 <_realloc_r+0x14>
 80032b0:	f000 f81b 	bl	80032ea <_malloc_usable_size_r>
 80032b4:	0007      	movs	r7, r0
 80032b6:	4285      	cmp	r5, r0
 80032b8:	d802      	bhi.n	80032c0 <_realloc_r+0x34>
 80032ba:	0843      	lsrs	r3, r0, #1
 80032bc:	42ab      	cmp	r3, r5
 80032be:	d3ef      	bcc.n	80032a0 <_realloc_r+0x14>
 80032c0:	0029      	movs	r1, r5
 80032c2:	0030      	movs	r0, r6
 80032c4:	f7ff fc3c 	bl	8002b40 <_malloc_r>
 80032c8:	9001      	str	r0, [sp, #4]
 80032ca:	2800      	cmp	r0, #0
 80032cc:	d0ee      	beq.n	80032ac <_realloc_r+0x20>
 80032ce:	002a      	movs	r2, r5
 80032d0:	42bd      	cmp	r5, r7
 80032d2:	d900      	bls.n	80032d6 <_realloc_r+0x4a>
 80032d4:	003a      	movs	r2, r7
 80032d6:	0021      	movs	r1, r4
 80032d8:	9801      	ldr	r0, [sp, #4]
 80032da:	f7ff ffce 	bl	800327a <memcpy>
 80032de:	0021      	movs	r1, r4
 80032e0:	0030      	movs	r0, r6
 80032e2:	f7ff fbc1 	bl	8002a68 <_free_r>
 80032e6:	9c01      	ldr	r4, [sp, #4]
 80032e8:	e7da      	b.n	80032a0 <_realloc_r+0x14>

080032ea <_malloc_usable_size_r>:
 80032ea:	1f0b      	subs	r3, r1, #4
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	1f18      	subs	r0, r3, #4
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	da01      	bge.n	80032f8 <_malloc_usable_size_r+0xe>
 80032f4:	580b      	ldr	r3, [r1, r0]
 80032f6:	18c0      	adds	r0, r0, r3
 80032f8:	4770      	bx	lr
	...

080032fc <_init>:
 80032fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032fe:	46c0      	nop			@ (mov r8, r8)
 8003300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003302:	bc08      	pop	{r3}
 8003304:	469e      	mov	lr, r3
 8003306:	4770      	bx	lr

08003308 <_fini>:
 8003308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800330a:	46c0      	nop			@ (mov r8, r8)
 800330c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800330e:	bc08      	pop	{r3}
 8003310:	469e      	mov	lr, r3
 8003312:	4770      	bx	lr
