# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/top {D:/intelFPGA_lite/top/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/top" D:/intelFPGA_lite/top/top.v 
# -- Compiling module mult
# -- Compiling module add
# -- Compiling module mat_mult
# -- Compiling module top
# ** Warning: D:/intelFPGA_lite/top/top.v(216): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/intelFPGA_lite/top/top.v(217): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/intelFPGA_lite/top/top.v(362): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/intelFPGA_lite/top/top.v(363): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/intelFPGA_lite/top/top.v(508): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/intelFPGA_lite/top/top.v(509): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/intelFPGA_lite/top/top.v(644): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/intelFPGA_lite/top/top.v(645): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	top
# End time: 03:22:48 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/top {D:/intelFPGA_lite/top/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:22:48 on Apr 14,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/top" D:/intelFPGA_lite/top/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 03:22:48 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1/quartus/eda/sim_lib/altera_mf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:23:04 on Apr 14,2020
# vlog -reportprogress 300 -work work D:/intelFPGA_lite/18.1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 03:23:05 on Apr 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 03:23:08 on Apr 14,2020
# Loading work.top
# Loading work.mat_mult
# Loading work.mult
# Loading work.add
# Loading work.ram
# Loading work.altsyncram
# Loading work.altsyncram_body
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint  \
sim:/top/NS \
sim:/top/S \
sim:/top/a \
sim:/top/address_a \
sim:/top/address_b \
sim:/top/b \
sim:/top/c \
sim:/top/c1 \
sim:/top/c2 \
sim:/top/clock \
sim:/top/data_a \
sim:/top/data_b \
sim:/top/e \
sim:/top/i \
sim:/top/o \
sim:/top/p \
sim:/top/q \
sim:/top/q_a \
sim:/top/q_b \
sim:/top/r \
sim:/top/reset \
sim:/top/u \
sim:/top/w \
sim:/top/wren_a \
sim:/top/wren_b
force -freeze sim:/top/clock 0 0, 1 {50 ps} -r 100
force -freeze sim:/top/reset 1 0
run
force -freeze sim:/top/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 03:26:25 on Apr 14,2020, Elapsed time: 0:03:17
# Errors: 0, Warnings: 0
