TimeQuest Timing Analyzer report for LCD_Driver
Fri Jul 10 20:38:28 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'dotClock'
 14. Slow 1200mV 85C Model Hold: 'dotClock'
 15. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'dotClock'
 32. Slow 1200mV 0C Model Hold: 'dotClock'
 33. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'dotClock'
 49. Fast 1200mV 0C Model Hold: 'dotClock'
 50. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Report TCCS
 72. Report RSKM
 73. Unconstrained Paths
 74. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LCD_Driver                                         ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE6E22C8                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; clock_50                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { clock_50 }                                       ;
; dotClock                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { dotClock }                                       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.928  ; 112.01 MHz ; 0.000 ; 4.464  ; 50.00      ; 25        ; 56          ;       ;        ;           ;            ; false    ; clock_50 ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 93.63 MHz  ; 93.63 MHz       ; u1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 275.03 MHz ; 250.0 MHz       ; dotClock                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -4.555 ; -142.572      ;
; dotClock                                       ; -2.636 ; -48.912       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; dotClock                                       ; 0.453 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; dotClock                                       ; -3.000 ; -43.149       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.163  ; 0.000         ;
; clock_50                                       ; 9.934  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.555 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.250     ; 2.301      ;
; -4.555 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.250     ; 2.301      ;
; -4.554 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.243     ; 2.307      ;
; -4.546 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.247     ; 2.295      ;
; -4.546 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.247     ; 2.295      ;
; -4.545 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.240     ; 2.301      ;
; -4.525 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.239     ; 2.282      ;
; -4.525 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.239     ; 2.282      ;
; -4.524 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.232     ; 2.288      ;
; -4.522 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.240     ; 2.278      ;
; -4.522 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.240     ; 2.278      ;
; -4.521 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.233     ; 2.284      ;
; -4.521 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.245     ; 2.272      ;
; -4.521 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.245     ; 2.272      ;
; -4.519 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 2.277      ;
; -4.519 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.247     ; 2.268      ;
; -4.519 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.247     ; 2.268      ;
; -4.519 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.244     ; 2.271      ;
; -4.519 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.244     ; 2.271      ;
; -4.517 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.240     ; 2.273      ;
; -4.517 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.237     ; 2.276      ;
; -4.508 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.239     ; 2.265      ;
; -4.508 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.239     ; 2.265      ;
; -4.507 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.232     ; 2.271      ;
; -4.355 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.115      ;
; -4.351 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.111      ;
; -4.338 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.098      ;
; -4.326 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.235     ; 2.087      ;
; -4.320 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 2.078      ;
; -4.319 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.237     ; 2.078      ;
; -4.317 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.077      ;
; -4.304 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.064      ;
; -4.301 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.061      ;
; -4.292 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.232     ; 2.056      ;
; -4.283 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.043      ;
; -4.280 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.040      ;
; -4.277 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 2.035      ;
; -4.271 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 2.029      ;
; -4.257 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 2.017      ;
; -4.237 ; dataIn[6]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 1.997      ;
; -4.231 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.240     ; 1.987      ;
; -4.202 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.968      ;
; -3.984 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.243     ; 1.737      ;
; -3.980 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.232     ; 1.744      ;
; -3.971 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.737      ;
; -3.954 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.235     ; 1.715      ;
; -3.949 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 1.707      ;
; -3.949 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.231     ; 1.714      ;
; -3.948 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.714      ;
; -3.946 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.231     ; 1.711      ;
; -3.943 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.709      ;
; -3.941 ; writeAddress[4]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.236     ; 1.701      ;
; -3.938 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.704      ;
; -3.936 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.243     ; 1.689      ;
; -3.936 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.702      ;
; -3.935 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.235     ; 1.696      ;
; -3.935 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.701      ;
; -3.934 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.231     ; 1.699      ;
; -3.933 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.699      ;
; -3.926 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.231     ; 1.691      ;
; -3.925 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 1.683      ;
; -3.925 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.235     ; 1.686      ;
; -3.924 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.233     ; 1.687      ;
; -3.922 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 1.680      ;
; -3.921 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.687      ;
; -3.920 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.686      ;
; -3.919 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.241     ; 1.674      ;
; -3.918 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.235     ; 1.679      ;
; -3.917 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.235     ; 1.678      ;
; -3.912 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.231     ; 1.677      ;
; -3.911 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.237     ; 1.670      ;
; -3.910 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.240     ; 1.666      ;
; -3.910 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.676      ;
; -3.908 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.232     ; 1.672      ;
; -3.906 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.672      ;
; -3.906 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.233     ; 1.669      ;
; -3.905 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.237     ; 1.664      ;
; -3.899 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.241     ; 1.654      ;
; -3.899 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.232     ; 1.663      ;
; -3.898 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.241     ; 1.653      ;
; -3.897 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.232     ; 1.661      ;
; -3.896 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.243     ; 1.649      ;
; -3.895 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.661      ;
; -3.893 ; dataIn[3]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.235     ; 1.654      ;
; -3.891 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.241     ; 1.646      ;
; -3.891 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.235     ; 1.652      ;
; -3.890 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.241     ; 1.645      ;
; -3.890 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.656      ;
; -3.888 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.654      ;
; -3.886 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.652      ;
; -3.884 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 1.642      ;
; -3.884 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.232     ; 1.648      ;
; -3.876 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.240     ; 1.632      ;
; -3.876 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 1.634      ;
; -3.873 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.241     ; 1.628      ;
; -3.873 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.231     ; 1.638      ;
; -3.869 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.233     ; 1.632      ;
; -3.856 ; dataIn[1]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.230     ; 1.622      ;
; -3.853 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.238     ; 1.611      ;
; -3.852 ; dataIn[0]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.231     ; 1.617      ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dotClock'                                                                            ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -2.636 ; writeAddress[1]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.557      ;
; -2.589 ; writeAddress[1]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.510      ;
; -2.510 ; writeAddress[0]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.431      ;
; -2.484 ; writeAddress[3]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.405      ;
; -2.463 ; writeAddress[0]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.384      ;
; -2.437 ; writeAddress[3]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.358      ;
; -2.375 ; writeAddress[0]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.296      ;
; -2.360 ; byteBitIn[2]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.086     ; 3.275      ;
; -2.360 ; byteBitIn[2]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.086     ; 3.275      ;
; -2.360 ; byteBitIn[2]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.086     ; 3.275      ;
; -2.328 ; writeAddress[5]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.249      ;
; -2.289 ; writeAddress[0]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 3.211      ;
; -2.281 ; writeAddress[5]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.202      ;
; -2.263 ; writeAddress[1]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.184      ;
; -2.251 ; writeAddress[1]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 3.173      ;
; -2.232 ; writeAddress[0]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.153      ;
; -2.222 ; writeAddress[4]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.143      ;
; -2.211 ; writeAddress[0]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.132      ;
; -2.211 ; writeAddress[7]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.132      ;
; -2.197 ; writeAddress[1]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 3.119      ;
; -2.193 ; writeAddress[2]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.082     ; 3.112      ;
; -2.184 ; byteBitIn[2]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.085     ; 3.100      ;
; -2.175 ; writeAddress[4]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.096      ;
; -2.164 ; writeAddress[7]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.085      ;
; -2.155 ; writeAddress[1]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.076      ;
; -2.155 ; byteBitIn[2]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.081     ; 3.075      ;
; -2.146 ; writeAddress[2]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.082     ; 3.065      ;
; -2.132 ; writeAddress[6]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.053      ;
; -2.131 ; writeAddress[0]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 3.053      ;
; -2.120 ; writeAddress[1]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.041      ;
; -2.106 ; writeAddress[3]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.027      ;
; -2.104 ; writeAddress[1]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.025      ;
; -2.099 ; writeAddress[3]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 3.021      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[1]  ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.095 ; byteBitIn[2]     ; writeAddress[0]  ; dotClock     ; dotClock    ; 1.000        ; -0.087     ; 3.009      ;
; -2.092 ; writeAddress[4]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.013      ;
; -2.085 ; writeAddress[6]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 3.006      ;
; -2.045 ; writeAddress[3]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.967      ;
; -2.033 ; byteBitIn[3]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.955      ;
; -2.033 ; byteBitIn[3]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.955      ;
; -2.033 ; byteBitIn[3]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.955      ;
; -2.029 ; writeAddress[0]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.950      ;
; -2.020 ; byteBitIn[0]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.942      ;
; -2.020 ; byteBitIn[0]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.942      ;
; -2.020 ; byteBitIn[0]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.942      ;
; -2.019 ; writeAddress[2]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.082     ; 2.938      ;
; -2.018 ; writeAddress[1]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.939      ;
; -2.013 ; writeAddress[6]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.934      ;
; -2.009 ; writeAddress[9]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.930      ;
; -2.006 ; writeAddress[4]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.928      ;
; -2.003 ; writeAddress[3]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.924      ;
; -1.963 ; writeAddress[3]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.884      ;
; -1.962 ; writeAddress[9]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.883      ;
; -1.952 ; writeAddress[3]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.873      ;
; -1.949 ; writeAddress[4]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.870      ;
; -1.947 ; writeAddress[5]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.868      ;
; -1.943 ; writeAddress[5]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.865      ;
; -1.934 ; writeAddress[0]  ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.855      ;
; -1.933 ; writeAddress[2]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.081     ; 2.853      ;
; -1.928 ; writeAddress[4]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.849      ;
; -1.927 ; writeAddress[6]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.849      ;
; -1.892 ; writeAddress[0]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.813      ;
; -1.889 ; writeAddress[5]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.811      ;
; -1.876 ; writeAddress[2]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.082     ; 2.795      ;
; -1.870 ; writeAddress[6]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.791      ;
; -1.866 ; writeAddress[3]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.787      ;
; -1.857 ; byteBitIn[3]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.078     ; 2.780      ;
; -1.855 ; writeAddress[2]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.082     ; 2.774      ;
; -1.848 ; writeAddress[4]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.770      ;
; -1.847 ; writeAddress[5]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.768      ;
; -1.830 ; writeAddress[7]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.751      ;
; -1.828 ; byteBitIn[3]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.074     ; 2.755      ;
; -1.826 ; writeAddress[7]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.748      ;
; -1.822 ; writeAddress[1]  ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.743      ;
; -1.812 ; byteBitIn[0]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.078     ; 2.735      ;
; -1.808 ; writeAddress[2]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.081     ; 2.728      ;
; -1.804 ; writeAddress[5]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.725      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[1]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.792 ; byteBitIn[0]     ; writeAddress[0]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.713      ;
; -1.783 ; writeAddress[10] ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.704      ;
; -1.778 ; byteBitIn[0]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.074     ; 2.705      ;
; -1.772 ; writeAddress[7]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.694      ;
; -1.769 ; writeAddress[6]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.079     ; 2.691      ;
; -1.768 ; byteBitIn[3]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.689      ;
; -1.768 ; byteBitIn[3]     ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.689      ;
; -1.768 ; byteBitIn[3]     ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.080     ; 2.689      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dotClock'                                                                                                          ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; dataIn[7]                       ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dataIn[5]                       ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dataIn[6]                       ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dataIn[4]                       ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dataIn[3]                       ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dataIn[2]                       ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dataIn[1]                       ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dataIn[0]                       ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; byteBitIn[2]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; startingRaster.0001000000000000 ; startingRaster.0001000000000000 ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; writeAddress[12]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; byteBitIn[1]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; byteBitIn[0]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 0.758      ;
; 0.897 ; byteBitIn[1]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.189      ;
; 0.964 ; byteBitIn[1]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.256      ;
; 0.995 ; byteBitIn[0]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.287      ;
; 1.162 ; writeAddress[2]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.455      ;
; 1.166 ; writeAddress[11]                ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.459      ;
; 1.172 ; byteBitIn[3]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.464      ;
; 1.194 ; byteBitIn[0]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.486      ;
; 1.207 ; byteBitIn[2]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.500      ;
; 1.226 ; byteBitIn[2]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.519      ;
; 1.233 ; byteBitIn[1]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.525      ;
; 1.293 ; byteBitIn[1]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 1.592      ;
; 1.305 ; byteBitIn[3]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.597      ;
; 1.306 ; byteBitIn[3]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.598      ;
; 1.307 ; writeAddress[8]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.600      ;
; 1.363 ; byteBitIn[0]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 1.662      ;
; 1.436 ; byteBitIn[2]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.729      ;
; 1.437 ; byteBitIn[2]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.730      ;
; 1.454 ; byteBitIn[1]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 1.753      ;
; 1.477 ; byteBitIn[1]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 1.776      ;
; 1.484 ; byteBitIn[2]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.777      ;
; 1.495 ; byteBitIn[2]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.788      ;
; 1.495 ; byteBitIn[0]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 1.794      ;
; 1.496 ; byteBitIn[0]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 1.795      ;
; 1.516 ; writeAddress[4]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.808      ;
; 1.533 ; byteBitIn[0]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.825      ;
; 1.536 ; writeAddress[9]                 ; writeAddress[9]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.828      ;
; 1.544 ; byteBitIn[2]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.837      ;
; 1.549 ; byteBitIn[2]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.842      ;
; 1.554 ; writeAddress[1]                 ; writeAddress[1]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.846      ;
; 1.564 ; writeAddress[3]                 ; writeAddress[3]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.856      ;
; 1.577 ; writeAddress[6]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.869      ;
; 1.589 ; byteBitIn[3]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.881      ;
; 1.593 ; writeAddress[7]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.885      ;
; 1.596 ; byteBitIn[3]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 1.895      ;
; 1.597 ; byteBitIn[2]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.074      ; 1.883      ;
; 1.597 ; byteBitIn[3]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 1.896      ;
; 1.649 ; byteBitIn[2]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.074      ; 1.935      ;
; 1.649 ; writeAddress[8]                 ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.942      ;
; 1.650 ; byteBitIn[2]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.074      ; 1.936      ;
; 1.675 ; writeAddress[11]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 1.966      ;
; 1.678 ; writeAddress[2]                 ; writeAddress[3]                 ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 1.969      ;
; 1.687 ; writeAddress[0]                 ; writeAddress[0]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 1.979      ;
; 1.689 ; writeAddress[2]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 1.980      ;
; 1.689 ; writeAddress[8]                 ; writeAddress[9]                 ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 1.980      ;
; 1.692 ; startingRaster.0001000000000000 ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 1.985      ;
; 1.712 ; writeAddress[5]                 ; writeAddress[5]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.004      ;
; 1.732 ; byteBitIn[1]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.031      ;
; 1.733 ; byteBitIn[1]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.032      ;
; 1.735 ; byteBitIn[1]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.034      ;
; 1.736 ; writeAddress[0]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.082      ; 2.030      ;
; 1.742 ; byteBitIn[1]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.041      ;
; 1.744 ; byteBitIn[1]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.043      ;
; 1.752 ; byteBitIn[1]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.051      ;
; 1.755 ; byteBitIn[0]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.054      ;
; 1.758 ; byteBitIn[0]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.057      ;
; 1.765 ; writeAddress[10]                ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.082      ; 2.059      ;
; 1.768 ; byteBitIn[0]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.067      ;
; 1.769 ; writeAddress[10]                ; writeAddress[10]                ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.061      ;
; 1.769 ; byteBitIn[0]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.068      ;
; 1.771 ; byteBitIn[0]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.070      ;
; 1.772 ; byteBitIn[0]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.071      ;
; 1.782 ; writeAddress[1]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.082      ; 2.076      ;
; 1.804 ; writeAddress[9]                 ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.082      ; 2.098      ;
; 1.832 ; writeAddress[8]                 ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 2.123      ;
; 1.835 ; writeAddress[2]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 2.126      ;
; 1.846 ; byteBitIn[3]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.145      ;
; 1.847 ; byteBitIn[3]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.146      ;
; 1.849 ; byteBitIn[3]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.148      ;
; 1.850 ; byteBitIn[3]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.149      ;
; 1.854 ; writeAddress[0]                 ; writeAddress[1]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.146      ;
; 1.856 ; byteBitIn[3]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.155      ;
; 1.859 ; byteBitIn[3]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.087      ; 2.158      ;
; 1.897 ; writeAddress[5]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.189      ;
; 1.899 ; writeAddress[8]                 ; writeAddress[10]                ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 2.190      ;
; 1.906 ; writeAddress[4]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.198      ;
; 1.922 ; writeAddress[7]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.082      ; 2.216      ;
; 1.924 ; byteBitIn[1]                    ; writeEnable                     ; dotClock     ; dotClock    ; 0.000        ; 0.095      ; 2.231      ;
; 1.927 ; writeAddress[3]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.219      ;
; 1.933 ; byteBitIn[2]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.074      ; 2.219      ;
; 1.950 ; writeAddress[6]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.082      ; 2.244      ;
; 1.954 ; writeAddress[2]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.081      ; 2.247      ;
; 1.957 ; writeAddress[6]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.249      ;
; 1.959 ; writeAddress[10]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.251      ;
; 1.969 ; writeAddress[2]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 2.260      ;
; 1.977 ; writeAddress[2]                 ; writeAddress[5]                 ; dotClock     ; dotClock    ; 0.000        ; 0.079      ; 2.268      ;
; 1.998 ; writeAddress[7]                 ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.082      ; 2.292      ;
; 1.999 ; writeAddress[9]                 ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.080      ; 2.291      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                    ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.453 ; which_bit[3]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[2]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; which_bit[1]    ; which_bit[1]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; which_bit[0]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.509 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.164      ;
; 0.511 ; readAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.165      ;
; 0.517 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.171      ;
; 0.543 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.198      ;
; 0.559 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.210      ;
; 0.566 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.221      ;
; 0.570 ; readAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.224      ;
; 0.574 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.223      ;
; 0.580 ; which_bit[1]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.873      ;
; 0.583 ; which_bit[1]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.583 ; which_bit[1]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.584 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.239      ;
; 0.585 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.235      ;
; 0.590 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.245      ;
; 0.593 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.244      ;
; 0.597 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.250      ;
; 0.599 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.254      ;
; 0.600 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.251      ;
; 0.602 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.252      ;
; 0.604 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.248      ;
; 0.608 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.261      ;
; 0.615 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.262      ;
; 0.617 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.268      ;
; 0.621 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.268      ;
; 0.628 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.278      ;
; 0.629 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.280      ;
; 0.635 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.288      ;
; 0.707 ; currentPixel[6] ; readAddress[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; currentPixel[4] ; readAddress[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.710 ; currentPixel[0] ; readAddress[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.730 ; currentPixel[9] ; readAddress[9]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.732 ; currentPixel[5] ; readAddress[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.024      ;
; 0.737 ; pixelYcount[3]  ; pixelYcount[3]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; pixelYcount[1]  ; pixelYcount[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.740 ; pixelYcount[2]  ; pixelYcount[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; currentPixel[1] ; readAddress[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; pixelYcount[4]  ; pixelYcount[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.747 ; pixelY[6]       ; pixelY[6]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.060      ;
; 0.752 ; which_bit[3]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.761 ; vCurrent[1]     ; vsync                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.052      ;
; 0.761 ; hCurrent[5]     ; hCurrent[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hCurrent[3]     ; hCurrent[3]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; hCurrent[1]     ; hCurrent[1]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; pixelYcount[0]  ; pixelYcount[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; vCurrent[5]     ; vCurrent[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; vCurrent[1]     ; vCurrent[1]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; hCurrent[13]    ; hCurrent[13]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; hCurrent[11]    ; hCurrent[11]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; pixelYcount[13] ; pixelYcount[13]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; pixelYcount[11] ; pixelYcount[11]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; pixelYcount[5]  ; pixelYcount[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vCurrent[13]    ; vCurrent[13]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; vCurrent[11]    ; vCurrent[11]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; hCurrent[15]    ; hCurrent[15]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[9]     ; hCurrent[9]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[7]     ; hCurrent[7]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; hCurrent[6]     ; hCurrent[6]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; pixelYcount[15] ; pixelYcount[15]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; vCurrent[15]    ; vCurrent[15]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; vCurrent[9]     ; vCurrent[9]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; vCurrent[7]     ; vCurrent[7]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; hCurrent[2]     ; hCurrent[2]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; pixelYcount[9]  ; pixelYcount[9]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; pixelYcount[7]  ; pixelYcount[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; pixelYcount[6]  ; pixelYcount[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; vCurrent[2]     ; vCurrent[2]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; hCurrent[14]    ; hCurrent[14]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; hCurrent[8]     ; hCurrent[8]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; pixelYcount[14] ; pixelYcount[14]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vCurrent[14]    ; vCurrent[14]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; vCurrent[8]     ; vCurrent[8]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; hCurrent[12]    ; hCurrent[12]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; pixelYcount[12] ; pixelYcount[12]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; pixelYcount[10] ; pixelYcount[10]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; pixelYcount[8]  ; pixelYcount[8]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; pixelX[7]       ; pixelX[7]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; vCurrent[12]    ; vCurrent[12]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.782 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.427      ;
; 0.786 ; hCurrent[0]     ; hCurrent[0]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; vCurrent[0]     ; vCurrent[0]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.806 ; readAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.460      ;
; 0.831 ; which_bit[0]    ; which_bit[1]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.124      ;
; 0.832 ; pixelX[4]       ; pixelX[4]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.125      ;
; 0.833 ; pixelX[2]       ; pixelX[2]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.126      ;
; 0.835 ; which_bit[0]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.128      ;
; 0.836 ; which_bit[0]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.129      ;
; 0.837 ; pixelX[1]       ; pixelX[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.130      ;
; 0.839 ; which_bit[2]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.132      ;
; 0.841 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.495      ;
; 0.844 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.498      ;
; 0.848 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.498      ;
; 0.851 ; readAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.506      ;
; 0.853 ; readAddress[4]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.505      ;
; 0.853 ; which_bit[2]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.146      ;
; 0.855 ; readAddress[4]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.505      ;
; 0.859 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 1.504      ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'dotClock'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; byteBitIn[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; byteBitIn[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; byteBitIn[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; byteBitIn[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[4]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[5]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[6]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[7]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; startingRaster.0001000000000000 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[10]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[11]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[12]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[4]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[5]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[6]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[7]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[8]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[9]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeEnable                     ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[2]                    ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; dataIn[0]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; dataIn[1]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; dataIn[2]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; dataIn[3]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; dataIn[4]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; dataIn[5]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; dataIn[6]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; dataIn[7]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeEnable                     ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; startingRaster.0001000000000000 ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[11]                ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[2]                 ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[8]                 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[0]                    ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[1]                    ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[3]                    ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[0]                 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[10]                ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[12]                ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[1]                 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[3]                 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[4]                 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[5]                 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[6]                 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[7]                 ;
; 0.289  ; 0.509        ; 0.220          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[9]                 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[0]                    ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[1]                    ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[3]                    ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[0]                 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[10]                ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[12]                ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[1]                 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[3]                 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[4]                 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[5]                 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[6]                 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[7]                 ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[9]                 ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[2]                    ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[0]                       ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[1]                       ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[2]                       ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[3]                       ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[4]                       ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[5]                       ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[6]                       ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[7]                       ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; startingRaster.0001000000000000 ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[11]                ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[2]                 ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[8]                 ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; dotClock ; Rise       ; writeEnable                     ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[0]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[1]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[3]|clk                ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[0]|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[10]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[12]|clk            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[1]|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[3]|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[4]|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[5]|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[6]|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[7]|clk             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[9]|clk             ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[2]|clk                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[0]|clk                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[1]|clk                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[2]|clk                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[3]|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------+
; 4.163 ; 4.383        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]        ;
; 4.163 ; 4.383        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]        ;
; 4.163 ; 4.383        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]        ;
; 4.163 ; 4.383        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]        ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]         ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]        ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]        ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]        ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]        ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]          ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]          ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]          ;
; 4.164 ; 4.384        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]          ;
; 4.165 ; 4.385        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]   ;
; 4.167 ; 4.387        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]          ;
; 4.167 ; 4.387        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]          ;
; 4.167 ; 4.387        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]          ;
; 4.167 ; 4.387        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]          ;
; 4.172 ; 4.392        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]        ;
; 4.173 ; 4.393        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]         ;
; 4.173 ; 4.393        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]         ;
; 4.173 ; 4.393        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]         ;
; 4.173 ; 4.393        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]         ;
; 4.175 ; 4.395        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]         ;
; 4.175 ; 4.395        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]         ;
; 4.175 ; 4.395        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]         ;
; 4.175 ; 4.395        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]         ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[10] ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[11] ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[7]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[8]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[9]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]     ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]     ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]     ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]     ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]     ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]      ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hsync            ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[10]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[11]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[12]  ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[3]   ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[4]   ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[6]   ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[8]   ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[9]   ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[0]     ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[1]     ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[2]     ;
; 4.182 ; 4.402        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; which_bit[3]     ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable       ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]     ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[1]        ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[2]        ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[3]        ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[4]        ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[5]        ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[6]        ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[7]        ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[0]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[10]     ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[11]     ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[12]     ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[13]     ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[14]     ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[15]     ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[1]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[2]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[3]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[4]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[5]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[6]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[7]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[8]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[9]      ;
; 4.183 ; 4.403        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vsync            ;
; 4.184 ; 4.404        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[0]         ;
; 4.184 ; 4.404        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]        ;
; 4.184 ; 4.404        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]        ;
; 4.184 ; 4.404        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]        ;
; 4.184 ; 4.404        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]        ;
; 4.184 ; 4.404        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]        ;
; 4.184 ; 4.404        ; 0.220          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]        ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dotLatch  ; dotClock   ; 4.105 ; 4.418 ; Rise       ; dotClock        ;
; dotMOSI   ; dotClock   ; 2.579 ; 2.867 ; Rise       ; dotClock        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dotLatch  ; dotClock   ; -1.979 ; -2.201 ; Rise       ; dotClock        ;
; dotMOSI   ; dotClock   ; -1.854 ; -2.057 ; Rise       ; dotClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; pairE0    ; clock_50   ; 9.035  ; 8.864  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1    ; clock_50   ; 10.294 ; 10.086 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2    ; clock_50   ; 8.835  ; 8.668  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK  ; clock_50   ; 6.118  ; 6.249  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0    ; clock_50   ; 9.162  ; 8.962  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1    ; clock_50   ; 10.337 ; 10.147 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2    ; clock_50   ; 10.164 ; 9.834  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK  ; clock_50   ; 6.012  ; 6.159  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; pairE0    ; clock_50   ; 5.205 ; 5.115 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1    ; clock_50   ; 4.938 ; 4.765 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2    ; clock_50   ; 5.525 ; 5.444 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK  ; clock_50   ; 5.039 ; 5.223 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0    ; clock_50   ; 5.986 ; 5.791 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1    ; clock_50   ; 5.229 ; 4.997 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2    ; clock_50   ; 5.208 ; 5.162 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK  ; clock_50   ; 4.933 ; 5.133 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 100.05 MHz ; 100.05 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 303.21 MHz ; 250.0 MHz       ; dotClock                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -4.074 ; -114.701      ;
; dotClock                                       ; -2.298 ; -43.930       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; dotClock                                       ; 0.401 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; dotClock                                       ; -3.000 ; -43.149       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.126  ; 0.000         ;
; clock_50                                       ; 9.943  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.074 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.947     ; 2.114      ;
; -4.073 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.952     ; 2.108      ;
; -4.073 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.952     ; 2.108      ;
; -4.068 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.946     ; 2.109      ;
; -4.067 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.951     ; 2.103      ;
; -4.067 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.951     ; 2.103      ;
; -4.051 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.938     ; 2.100      ;
; -4.050 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 2.094      ;
; -4.050 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 2.094      ;
; -4.045 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.939     ; 2.093      ;
; -4.044 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.944     ; 2.087      ;
; -4.044 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.944     ; 2.087      ;
; -4.041 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.946     ; 2.082      ;
; -4.041 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.941     ; 2.087      ;
; -4.040 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.951     ; 2.076      ;
; -4.040 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.951     ; 2.076      ;
; -4.040 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.946     ; 2.081      ;
; -4.040 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.946     ; 2.081      ;
; -4.039 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.940     ; 2.086      ;
; -4.038 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.945     ; 2.080      ;
; -4.038 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.945     ; 2.080      ;
; -4.031 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.938     ; 2.080      ;
; -4.030 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 2.074      ;
; -4.030 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 2.074      ;
; -3.963 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 2.013      ;
; -3.963 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 2.013      ;
; -3.948 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.998      ;
; -3.936 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.987      ;
; -3.921 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.972      ;
; -3.919 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.969      ;
; -3.919 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.971      ;
; -3.913 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.963      ;
; -3.908 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.958      ;
; -3.896 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.933     ; 1.950      ;
; -3.892 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.942      ;
; -3.887 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.937      ;
; -3.883 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.934      ;
; -3.876 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.927      ;
; -3.870 ; dataIn[6]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.920      ;
; -3.865 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.941     ; 1.911      ;
; -3.858 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.908      ;
; -3.830 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.883      ;
; -3.614 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.659      ;
; -3.609 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.933     ; 1.663      ;
; -3.594 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.647      ;
; -3.578 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.623      ;
; -3.578 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.630      ;
; -3.577 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.630      ;
; -3.573 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.624      ;
; -3.573 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.626      ;
; -3.571 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.623      ;
; -3.570 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.623      ;
; -3.569 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.622      ;
; -3.563 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.608      ;
; -3.561 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.614      ;
; -3.561 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.613      ;
; -3.560 ; writeAddress[4]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.937     ; 1.610      ;
; -3.560 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.611      ;
; -3.559 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.612      ;
; -3.558 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.603      ;
; -3.555 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.607      ;
; -3.554 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.599      ;
; -3.552 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.605      ;
; -3.547 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 1.591      ;
; -3.546 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.599      ;
; -3.544 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.595      ;
; -3.544 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.595      ;
; -3.544 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.597      ;
; -3.538 ; dataIn[3]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.589      ;
; -3.538 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.589      ;
; -3.537 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.941     ; 1.583      ;
; -3.537 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.590      ;
; -3.536 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.933     ; 1.590      ;
; -3.536 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.588      ;
; -3.534 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.587      ;
; -3.531 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.583      ;
; -3.530 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.582      ;
; -3.529 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.582      ;
; -3.527 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 1.571      ;
; -3.525 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.933     ; 1.579      ;
; -3.524 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.569      ;
; -3.523 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.576      ;
; -3.522 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 1.566      ;
; -3.522 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 1.566      ;
; -3.521 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.933     ; 1.575      ;
; -3.519 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.572      ;
; -3.516 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 1.560      ;
; -3.516 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.936     ; 1.567      ;
; -3.516 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.569      ;
; -3.514 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.567      ;
; -3.513 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.941     ; 1.559      ;
; -3.510 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.555      ;
; -3.510 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.942     ; 1.555      ;
; -3.507 ; dataIn[1]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.560      ;
; -3.507 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.933     ; 1.561      ;
; -3.504 ; dataIn[0]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.556      ;
; -3.500 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.935     ; 1.552      ;
; -3.497 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.943     ; 1.541      ;
; -3.497 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.550      ;
; -3.490 ; dataIn[2]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.934     ; 1.543      ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dotClock'                                                                             ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -2.298 ; writeAddress[1]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 3.228      ;
; -2.241 ; writeAddress[1]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 3.171      ;
; -2.187 ; writeAddress[0]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 3.117      ;
; -2.181 ; byteBitIn[2]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.078     ; 3.105      ;
; -2.181 ; byteBitIn[2]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.078     ; 3.105      ;
; -2.181 ; byteBitIn[2]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.078     ; 3.105      ;
; -2.168 ; writeAddress[3]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 3.098      ;
; -2.130 ; writeAddress[0]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 3.060      ;
; -2.111 ; writeAddress[3]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 3.041      ;
; -2.110 ; writeAddress[0]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 3.040      ;
; -2.035 ; writeAddress[5]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.965      ;
; -2.029 ; byteBitIn[2]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.074     ; 2.957      ;
; -2.022 ; writeAddress[1]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.952      ;
; -1.999 ; writeAddress[0]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.928      ;
; -1.995 ; byteBitIn[2]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.924      ;
; -1.986 ; writeAddress[0]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.916      ;
; -1.978 ; writeAddress[5]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.908      ;
; -1.969 ; writeAddress[0]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.899      ;
; -1.940 ; writeAddress[4]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.870      ;
; -1.930 ; writeAddress[7]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.860      ;
; -1.926 ; writeAddress[1]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.855      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[1]  ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.915 ; byteBitIn[2]     ; writeAddress[0]  ; dotClock     ; dotClock    ; 1.000        ; -0.077     ; 2.840      ;
; -1.911 ; writeAddress[1]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.840      ;
; -1.906 ; writeAddress[2]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.071     ; 2.837      ;
; -1.898 ; writeAddress[1]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.828      ;
; -1.889 ; writeAddress[3]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.819      ;
; -1.883 ; writeAddress[4]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.813      ;
; -1.881 ; writeAddress[6]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; writeAddress[1]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.811      ;
; -1.873 ; writeAddress[7]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.803      ;
; -1.867 ; writeAddress[4]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.797      ;
; -1.866 ; writeAddress[1]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.796      ;
; -1.849 ; writeAddress[2]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.071     ; 2.780      ;
; -1.840 ; writeAddress[0]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.769      ;
; -1.824 ; writeAddress[6]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.754      ;
; -1.814 ; byteBitIn[3]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.743      ;
; -1.814 ; byteBitIn[3]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.743      ;
; -1.814 ; byteBitIn[3]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.743      ;
; -1.808 ; writeAddress[6]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.738      ;
; -1.796 ; writeAddress[3]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.725      ;
; -1.778 ; writeAddress[3]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.707      ;
; -1.771 ; writeAddress[2]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.071     ; 2.702      ;
; -1.765 ; writeAddress[3]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.695      ;
; -1.760 ; byteBitIn[0]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.689      ;
; -1.760 ; byteBitIn[0]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.689      ;
; -1.760 ; byteBitIn[0]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.689      ;
; -1.758 ; writeAddress[9]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.688      ;
; -1.756 ; writeAddress[4]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.685      ;
; -1.755 ; writeAddress[0]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.685      ;
; -1.748 ; writeAddress[3]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.678      ;
; -1.746 ; writeAddress[1]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.676      ;
; -1.743 ; writeAddress[4]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.673      ;
; -1.736 ; writeAddress[3]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.666      ;
; -1.729 ; writeAddress[0]  ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.659      ;
; -1.726 ; writeAddress[4]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.656      ;
; -1.716 ; writeAddress[5]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.646      ;
; -1.701 ; writeAddress[9]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.631      ;
; -1.697 ; writeAddress[6]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.626      ;
; -1.684 ; writeAddress[6]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.614      ;
; -1.663 ; writeAddress[5]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.592      ;
; -1.662 ; byteBitIn[3]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.069     ; 2.595      ;
; -1.660 ; writeAddress[2]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.590      ;
; -1.647 ; writeAddress[2]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.071     ; 2.578      ;
; -1.644 ; writeAddress[7]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.574      ;
; -1.641 ; writeAddress[1]  ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.571      ;
; -1.635 ; writeAddress[0]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.565      ;
; -1.630 ; writeAddress[2]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.071     ; 2.561      ;
; -1.628 ; byteBitIn[3]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.068     ; 2.562      ;
; -1.616 ; writeAddress[3]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.546      ;
; -1.608 ; byteBitIn[0]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.069     ; 2.541      ;
; -1.605 ; writeAddress[5]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.534      ;
; -1.603 ; writeAddress[5]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.533      ;
; -1.597 ; writeAddress[4]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.526      ;
; -1.592 ; writeAddress[5]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.522      ;
; -1.574 ; byteBitIn[0]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.068     ; 2.508      ;
; -1.567 ; writeAddress[0]  ; writeAddress[1]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.497      ;
; -1.564 ; writeAddress[10] ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.494      ;
; -1.558 ; writeAddress[7]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.487      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[1]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.548 ; byteBitIn[3]     ; writeAddress[0]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.478      ;
; -1.538 ; writeAddress[6]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.073     ; 2.467      ;
; -1.535 ; byteBitIn[0]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.465      ;
; -1.535 ; byteBitIn[0]     ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.465      ;
; -1.535 ; byteBitIn[0]     ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.465      ;
; -1.535 ; byteBitIn[0]     ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.072     ; 2.465      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dotClock'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; dataIn[7]                       ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dataIn[5]                       ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dataIn[6]                       ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dataIn[4]                       ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dataIn[3]                       ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dataIn[2]                       ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dataIn[1]                       ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; dataIn[0]                       ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; byteBitIn[2]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; writeAddress[12]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; byteBitIn[1]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; startingRaster.0001000000000000 ; startingRaster.0001000000000000 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; byteBitIn[0]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 0.684      ;
; 0.818 ; byteBitIn[1]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.085      ;
; 0.888 ; byteBitIn[0]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.155      ;
; 0.895 ; byteBitIn[1]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.162      ;
; 1.074 ; writeAddress[2]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.341      ;
; 1.082 ; writeAddress[11]                ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.349      ;
; 1.087 ; byteBitIn[3]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.354      ;
; 1.096 ; byteBitIn[0]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.363      ;
; 1.115 ; byteBitIn[2]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.383      ;
; 1.144 ; byteBitIn[2]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.412      ;
; 1.151 ; byteBitIn[1]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.418      ;
; 1.158 ; byteBitIn[1]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.430      ;
; 1.199 ; byteBitIn[3]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.466      ;
; 1.200 ; byteBitIn[3]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.467      ;
; 1.213 ; byteBitIn[0]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.485      ;
; 1.222 ; writeAddress[8]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.489      ;
; 1.297 ; byteBitIn[1]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.569      ;
; 1.338 ; byteBitIn[1]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.610      ;
; 1.344 ; byteBitIn[2]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.612      ;
; 1.345 ; byteBitIn[2]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.613      ;
; 1.348 ; writeAddress[4]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.615      ;
; 1.354 ; byteBitIn[0]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.626      ;
; 1.356 ; byteBitIn[0]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.628      ;
; 1.363 ; writeAddress[9]                 ; writeAddress[9]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.630      ;
; 1.372 ; byteBitIn[2]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.640      ;
; 1.378 ; writeAddress[1]                 ; writeAddress[1]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.645      ;
; 1.385 ; byteBitIn[2]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.653      ;
; 1.387 ; writeAddress[3]                 ; writeAddress[3]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.654      ;
; 1.397 ; writeAddress[6]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.664      ;
; 1.410 ; writeAddress[7]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.677      ;
; 1.422 ; byteBitIn[2]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.690      ;
; 1.422 ; byteBitIn[2]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.690      ;
; 1.427 ; byteBitIn[0]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.694      ;
; 1.437 ; byteBitIn[2]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.068      ; 1.700      ;
; 1.455 ; byteBitIn[3]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.722      ;
; 1.456 ; byteBitIn[3]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.728      ;
; 1.458 ; byteBitIn[3]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.730      ;
; 1.476 ; byteBitIn[2]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.068      ; 1.739      ;
; 1.477 ; byteBitIn[2]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.068      ; 1.740      ;
; 1.497 ; writeAddress[8]                 ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.764      ;
; 1.513 ; writeAddress[2]                 ; writeAddress[3]                 ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.781      ;
; 1.517 ; writeAddress[11]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.785      ;
; 1.521 ; writeAddress[8]                 ; writeAddress[9]                 ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.789      ;
; 1.526 ; writeAddress[2]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.794      ;
; 1.533 ; startingRaster.0001000000000000 ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.071      ; 1.799      ;
; 1.540 ; writeAddress[5]                 ; writeAddress[5]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.807      ;
; 1.550 ; writeAddress[0]                 ; writeAddress[0]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.817      ;
; 1.554 ; byteBitIn[1]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.826      ;
; 1.559 ; byteBitIn[1]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.831      ;
; 1.563 ; byteBitIn[1]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.835      ;
; 1.572 ; writeAddress[10]                ; writeAddress[10]                ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.839      ;
; 1.578 ; byteBitIn[1]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.850      ;
; 1.579 ; byteBitIn[1]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.851      ;
; 1.579 ; byteBitIn[1]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.851      ;
; 1.583 ; writeAddress[10]                ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.071      ; 1.849      ;
; 1.598 ; byteBitIn[0]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.870      ;
; 1.599 ; byteBitIn[0]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.871      ;
; 1.599 ; byteBitIn[0]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.871      ;
; 1.601 ; byteBitIn[0]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.873      ;
; 1.602 ; byteBitIn[0]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.874      ;
; 1.603 ; byteBitIn[0]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.875      ;
; 1.607 ; writeAddress[0]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.071      ; 1.873      ;
; 1.619 ; writeAddress[1]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.071      ; 1.885      ;
; 1.620 ; writeAddress[9]                 ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.071      ; 1.886      ;
; 1.650 ; writeAddress[8]                 ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.918      ;
; 1.652 ; writeAddress[2]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.920      ;
; 1.660 ; writeAddress[0]                 ; writeAddress[1]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.927      ;
; 1.694 ; byteBitIn[3]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.966      ;
; 1.694 ; byteBitIn[3]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.966      ;
; 1.697 ; byteBitIn[3]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.969      ;
; 1.698 ; byteBitIn[3]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.970      ;
; 1.700 ; byteBitIn[3]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.972      ;
; 1.703 ; byteBitIn[3]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.077      ; 1.975      ;
; 1.715 ; writeAddress[8]                 ; writeAddress[10]                ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 1.983      ;
; 1.717 ; byteBitIn[1]                    ; writeEnable                     ; dotClock     ; dotClock    ; 0.000        ; 0.086      ; 1.998      ;
; 1.732 ; byteBitIn[2]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.068      ; 1.995      ;
; 1.732 ; writeAddress[6]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.999      ;
; 1.732 ; writeAddress[5]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 1.999      ;
; 1.741 ; writeAddress[3]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 2.008      ;
; 1.742 ; writeAddress[4]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 2.009      ;
; 1.766 ; writeAddress[2]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 2.034      ;
; 1.785 ; writeAddress[2]                 ; writeAddress[5]                 ; dotClock     ; dotClock    ; 0.000        ; 0.073      ; 2.053      ;
; 1.786 ; writeAddress[7]                 ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.071      ; 2.052      ;
; 1.790 ; writeAddress[5]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 2.057      ;
; 1.792 ; writeAddress[1]                 ; writeAddress[3]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 2.059      ;
; 1.795 ; writeAddress[7]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.071      ; 2.061      ;
; 1.796 ; writeAddress[10]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 2.063      ;
; 1.798 ; writeAddress[2]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.072      ; 2.065      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.402 ; which_bit[3]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; which_bit[2]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; which_bit[1]    ; which_bit[1]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; which_bit[0]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.480 ; readAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.063      ;
; 0.480 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.061      ;
; 0.484 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.067      ;
; 0.511 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.092      ;
; 0.526 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.106      ;
; 0.530 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.111      ;
; 0.534 ; readAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.117      ;
; 0.539 ; which_bit[1]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.806      ;
; 0.541 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.118      ;
; 0.542 ; which_bit[1]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.809      ;
; 0.542 ; which_bit[1]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.809      ;
; 0.550 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.131      ;
; 0.554 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.133      ;
; 0.557 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.138      ;
; 0.558 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.138      ;
; 0.564 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.144      ;
; 0.565 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.146      ;
; 0.566 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.144      ;
; 0.566 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.145      ;
; 0.566 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.141      ;
; 0.578 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.156      ;
; 0.583 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.161      ;
; 0.585 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.159      ;
; 0.586 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.165      ;
; 0.592 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.166      ;
; 0.596 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.174      ;
; 0.597 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.175      ;
; 0.626 ; currentPixel[0] ; readAddress[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.896      ;
; 0.644 ; currentPixel[5] ; readAddress[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.914      ;
; 0.652 ; currentPixel[1] ; readAddress[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.922      ;
; 0.654 ; currentPixel[6] ; readAddress[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.655 ; currentPixel[4] ; readAddress[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.674 ; currentPixel[9] ; readAddress[9]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.941      ;
; 0.685 ; pixelYcount[3]  ; pixelYcount[3]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; pixelYcount[1]  ; pixelYcount[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.690 ; pixelYcount[2]  ; pixelYcount[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; pixelYcount[4]  ; pixelYcount[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.958      ;
; 0.694 ; pixelY[6]       ; pixelY[6]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.980      ;
; 0.700 ; which_bit[3]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.705 ; hCurrent[3]     ; hCurrent[3]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; pixelYcount[13] ; pixelYcount[13]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; pixelYcount[5]  ; pixelYcount[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vCurrent[13]    ; vCurrent[13]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; vCurrent[5]     ; vCurrent[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; hCurrent[13]    ; hCurrent[13]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; hCurrent[5]     ; hCurrent[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; pixelYcount[11] ; pixelYcount[11]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; vCurrent[11]    ; vCurrent[11]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; vCurrent[1]     ; vCurrent[1]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; hCurrent[11]    ; hCurrent[11]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; hCurrent[1]     ; hCurrent[1]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; pixelYcount[15] ; pixelYcount[15]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; pixelYcount[6]  ; pixelYcount[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; vCurrent[15]    ; vCurrent[15]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; hCurrent[15]    ; hCurrent[15]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; hCurrent[6]     ; hCurrent[6]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; pixelYcount[9]  ; pixelYcount[9]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; pixelYcount[7]  ; pixelYcount[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vCurrent[9]     ; vCurrent[9]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; vCurrent[7]     ; vCurrent[7]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; hCurrent[9]     ; hCurrent[9]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; hCurrent[7]     ; hCurrent[7]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; hCurrent[2]     ; hCurrent[2]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; pixelX[7]       ; pixelX[7]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; vCurrent[2]     ; vCurrent[2]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; pixelYcount[14] ; pixelYcount[14]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; pixelYcount[12] ; pixelYcount[12]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; pixelYcount[10] ; pixelYcount[10]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vCurrent[14]    ; vCurrent[14]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vCurrent[12]    ; vCurrent[12]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; vCurrent[8]     ; vCurrent[8]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; hCurrent[14]    ; hCurrent[14]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; hCurrent[12]    ; hCurrent[12]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; hCurrent[8]     ; hCurrent[8]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; pixelYcount[8]  ; pixelYcount[8]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; pixelYcount[0]  ; pixelYcount[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.718 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.294      ;
; 0.718 ; vCurrent[1]     ; vsync                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.983      ;
; 0.734 ; vCurrent[0]     ; vCurrent[0]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.734 ; hCurrent[0]     ; hCurrent[0]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.736 ; readAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.319      ;
; 0.768 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.351      ;
; 0.770 ; pixelX[2]       ; pixelX[2]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.037      ;
; 0.771 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.354      ;
; 0.772 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.354      ;
; 0.778 ; pixelX[4]       ; pixelX[4]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.045      ;
; 0.780 ; which_bit[0]    ; which_bit[1]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.047      ;
; 0.785 ; which_bit[0]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.052      ;
; 0.785 ; which_bit[0]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.052      ;
; 0.786 ; readAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.367      ;
; 0.788 ; pixelX[1]       ; pixelX[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.055      ;
; 0.789 ; readAddress[4]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.369      ;
; 0.789 ; readAddress[4]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.369      ;
; 0.793 ; readAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.376      ;
; 0.793 ; which_bit[2]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.060      ;
; 0.794 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 1.368      ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; byteBitIn[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; byteBitIn[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; byteBitIn[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; byteBitIn[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[4]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[5]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[6]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; dataIn[7]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; startingRaster.0001000000000000 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[0]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[10]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[11]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[12]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[1]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[2]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[3]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[4]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[5]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[6]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[7]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[8]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeAddress[9]                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; dotClock ; Rise       ; writeEnable                     ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeEnable                     ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; startingRaster.0001000000000000 ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[2]                    ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; dataIn[0]                       ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; dataIn[1]                       ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; dataIn[2]                       ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; dataIn[3]                       ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; dataIn[4]                       ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; dataIn[5]                       ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; dataIn[6]                       ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; dataIn[7]                       ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[0]                    ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[1]                    ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[3]                    ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[0]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[10]                ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[11]                ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[12]                ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[1]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[2]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[3]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[4]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[5]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[6]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[7]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[8]                 ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[9]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[0]                    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[1]                    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[2]                    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[3]                    ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[0]                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[1]                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[2]                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[3]                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[4]                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[5]                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[6]                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[7]                       ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[0]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[10]                ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[11]                ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[12]                ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[1]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[2]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[3]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[4]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[5]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[6]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[7]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[8]                 ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[9]                 ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeEnable                     ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; startingRaster.0001000000000000 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[0]|clk                ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[1]|clk                ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[3]|clk                ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[0]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[10]|clk            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[11]|clk            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[12]|clk            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[1]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[2]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[3]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[4]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[5]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[6]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[7]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[8]|clk             ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[9]|clk             ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[2]|clk                ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[0]|clk                   ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------+
; 4.126 ; 4.342        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]         ;
; 4.126 ; 4.342        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]        ;
; 4.126 ; 4.342        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]        ;
; 4.126 ; 4.342        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]        ;
; 4.126 ; 4.342        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]        ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]        ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]        ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]        ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]        ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]          ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]          ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]          ;
; 4.134 ; 4.350        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]          ;
; 4.136 ; 4.352        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]         ;
; 4.136 ; 4.352        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]         ;
; 4.136 ; 4.352        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]         ;
; 4.136 ; 4.352        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]         ;
; 4.136 ; 4.352        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]        ;
; 4.137 ; 4.353        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]         ;
; 4.137 ; 4.353        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]         ;
; 4.137 ; 4.353        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]         ;
; 4.137 ; 4.353        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]         ;
; 4.138 ; 4.354        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]   ;
; 4.139 ; 4.355        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]          ;
; 4.139 ; 4.355        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]          ;
; 4.139 ; 4.355        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]          ;
; 4.139 ; 4.355        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]          ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable       ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]     ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]      ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[0]      ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[11]     ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[12]     ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[13]     ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[14]     ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[15]     ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[1]      ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[2]      ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[5]      ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[7]      ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[8]      ;
; 4.180 ; 4.396        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[9]      ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]        ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[0]   ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[1]   ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[2]   ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[5]   ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[10]     ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[3]      ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[4]      ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vCurrent[6]      ;
; 4.181 ; 4.397        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vsync            ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[0]         ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[1]         ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[0]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[12] ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[1]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[2]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[3]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[4]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[5]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; currentPixel[6]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[1]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]     ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]     ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]     ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]     ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]     ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[6]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[7]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[8]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[9]      ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hsync            ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[1]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[2]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[3]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[4]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[5]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[6]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelX[7]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[0]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[1]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[2]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[3]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[4]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[5]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[7]        ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[0]   ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[10]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[11]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[12]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[13]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[14]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[15]  ;
; 4.182 ; 4.398        ; 0.216          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[1]   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dotLatch  ; dotClock   ; 3.722 ; 3.873 ; Rise       ; dotClock        ;
; dotMOSI   ; dotClock   ; 2.303 ; 2.415 ; Rise       ; dotClock        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dotLatch  ; dotClock   ; -1.749 ; -1.815 ; Rise       ; dotClock        ;
; dotMOSI   ; dotClock   ; -1.650 ; -1.697 ; Rise       ; dotClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; pairE0    ; clock_50   ; 8.524 ; 8.224 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1    ; clock_50   ; 9.774 ; 9.453 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2    ; clock_50   ; 8.303 ; 7.893 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK  ; clock_50   ; 5.569 ; 5.803 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0    ; clock_50   ; 8.678 ; 8.327 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1    ; clock_50   ; 9.805 ; 9.512 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2    ; clock_50   ; 9.648 ; 9.137 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK  ; clock_50   ; 5.483 ; 5.701 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; pairE0    ; clock_50   ; 4.886 ; 4.669 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1    ; clock_50   ; 4.638 ; 4.366 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2    ; clock_50   ; 5.176 ; 4.979 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK  ; clock_50   ; 4.619 ; 4.909 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0    ; clock_50   ; 5.525 ; 5.263 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1    ; clock_50   ; 4.928 ; 4.566 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2    ; clock_50   ; 4.878 ; 4.719 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK  ; clock_50   ; 4.533 ; 4.806 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[0] ; -2.211 ; -54.374       ;
; dotClock                                       ; -0.586 ; -7.041        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; dotClock                                       ; 0.186 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; dotClock                                       ; -3.000 ; -31.753       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.198  ; 0.000         ;
; clock_50                                       ; 9.594  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.211 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.146     ; 1.022      ;
; -2.211 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.146     ; 1.022      ;
; -2.209 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 1.023      ;
; -2.205 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.146     ; 1.016      ;
; -2.205 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.146     ; 1.016      ;
; -2.203 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 1.017      ;
; -2.193 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.144     ; 1.006      ;
; -2.193 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.144     ; 1.006      ;
; -2.192 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 1.008      ;
; -2.191 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 1.007      ;
; -2.191 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 1.005      ;
; -2.191 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 1.005      ;
; -2.189 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 1.006      ;
; -2.189 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 1.005      ;
; -2.189 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 1.003      ;
; -2.189 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 1.003      ;
; -2.188 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 1.004      ;
; -2.187 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 1.004      ;
; -2.187 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.146     ; 0.998      ;
; -2.187 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.146     ; 0.998      ;
; -2.186 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 1.000      ;
; -2.186 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 1.000      ;
; -2.185 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.999      ;
; -2.184 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 1.001      ;
; -2.178 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.994      ;
; -2.177 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.994      ;
; -2.177 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_we_reg       ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.991      ;
; -2.177 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.991      ;
; -2.175 ; writeEnable      ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.992      ;
; -2.173 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.990      ;
; -2.171 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.989      ;
; -2.166 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.982      ;
; -2.164 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.980      ;
; -2.163 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.979      ;
; -2.151 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.968      ;
; -2.150 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.968      ;
; -2.149 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.965      ;
; -2.142 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.959      ;
; -2.128 ; dataIn[6]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.142     ; 0.943      ;
; -2.111 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.927      ;
; -2.092 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.909      ;
; -2.090 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.142     ; 0.905      ;
; -2.012 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.829      ;
; -2.010 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.828      ;
; -2.007 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.824      ;
; -2.007 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.824      ;
; -2.006 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.823      ;
; -2.004 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.821      ;
; -2.001 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.142     ; 0.816      ;
; -2.001 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.818      ;
; -2.001 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.818      ;
; -2.000 ; writeAddress[4]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.816      ;
; -1.999 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.816      ;
; -1.998 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.815      ;
; -1.997 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.814      ;
; -1.996 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.813      ;
; -1.992 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.809      ;
; -1.992 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.809      ;
; -1.989 ; writeAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.806      ;
; -1.989 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.806      ;
; -1.988 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.806      ;
; -1.987 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.804      ;
; -1.987 ; writeAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.804      ;
; -1.987 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.804      ;
; -1.982 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.800      ;
; -1.982 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.799      ;
; -1.981 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.798      ;
; -1.981 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.799      ;
; -1.978 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.792      ;
; -1.975 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.792      ;
; -1.974 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.788      ;
; -1.973 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.142     ; 0.788      ;
; -1.973 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.791      ;
; -1.972 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.786      ;
; -1.972 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.789      ;
; -1.971 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.789      ;
; -1.970 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.788      ;
; -1.969 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.786      ;
; -1.967 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.781      ;
; -1.966 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.780      ;
; -1.965 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.783      ;
; -1.963 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.777      ;
; -1.963 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.777      ;
; -1.963 ; writeAddress[9]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.780      ;
; -1.962 ; dataIn[3]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.778      ;
; -1.961 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.778      ;
; -1.960 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.777      ;
; -1.959 ; writeAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.142     ; 0.774      ;
; -1.959 ; writeAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.776      ;
; -1.959 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.777      ;
; -1.958 ; writeAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.142     ; 0.773      ;
; -1.957 ; writeAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.139     ; 0.775      ;
; -1.956 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.770      ;
; -1.954 ; writeAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.768      ;
; -1.953 ; writeAddress[7]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.767      ;
; -1.953 ; writeAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.767      ;
; -1.949 ; dataIn[0]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.765      ;
; -1.943 ; writeAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.140     ; 0.760      ;
; -1.942 ; writeAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.143     ; 0.756      ;
; -1.940 ; dataIn[2]        ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_datain_reg0  ; dotClock     ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.141     ; 0.756      ;
+--------+------------------+------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dotClock'                                                                             ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.586 ; writeAddress[1]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.537      ;
; -0.566 ; writeAddress[1]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.517      ;
; -0.524 ; writeAddress[0]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.475      ;
; -0.517 ; writeAddress[3]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.468      ;
; -0.504 ; writeAddress[0]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.455      ;
; -0.497 ; writeAddress[3]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.448      ;
; -0.485 ; byteBitIn[2]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.041     ; 1.431      ;
; -0.485 ; byteBitIn[2]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.041     ; 1.431      ;
; -0.485 ; byteBitIn[2]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.041     ; 1.431      ;
; -0.448 ; writeAddress[1]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.399      ;
; -0.446 ; writeAddress[5]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.397      ;
; -0.431 ; writeAddress[1]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.381      ;
; -0.431 ; byteBitIn[2]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.041     ; 1.377      ;
; -0.430 ; writeAddress[1]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.380      ;
; -0.426 ; writeAddress[5]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.377      ;
; -0.418 ; byteBitIn[2]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.368      ;
; -0.411 ; writeAddress[0]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.362      ;
; -0.396 ; writeAddress[4]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.347      ;
; -0.393 ; writeAddress[0]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.343      ;
; -0.391 ; writeAddress[7]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.342      ;
; -0.382 ; writeAddress[1]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.333      ;
; -0.379 ; writeAddress[3]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.330      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[1]  ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; byteBitIn[2]     ; writeAddress[0]  ; dotClock     ; dotClock    ; 1.000        ; -0.040     ; 1.323      ;
; -0.376 ; writeAddress[2]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.035     ; 1.328      ;
; -0.376 ; writeAddress[4]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.327      ;
; -0.374 ; writeAddress[1]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.325      ;
; -0.371 ; writeAddress[7]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.322      ;
; -0.369 ; writeAddress[0]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.319      ;
; -0.365 ; writeAddress[1]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.316      ;
; -0.362 ; writeAddress[3]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.312      ;
; -0.361 ; writeAddress[3]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.311      ;
; -0.356 ; writeAddress[2]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.035     ; 1.308      ;
; -0.354 ; writeAddress[6]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.305      ;
; -0.345 ; writeAddress[0]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.296      ;
; -0.337 ; writeAddress[0]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.288      ;
; -0.334 ; writeAddress[6]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.285      ;
; -0.326 ; byteBitIn[0]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.276      ;
; -0.326 ; byteBitIn[0]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.276      ;
; -0.326 ; byteBitIn[0]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.276      ;
; -0.313 ; writeAddress[3]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.264      ;
; -0.308 ; writeAddress[5]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.259      ;
; -0.305 ; writeAddress[3]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.256      ;
; -0.303 ; writeAddress[0]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.254      ;
; -0.300 ; writeAddress[9]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.251      ;
; -0.296 ; writeAddress[3]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.247      ;
; -0.295 ; writeAddress[1]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.246      ;
; -0.291 ; writeAddress[5]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.241      ;
; -0.290 ; writeAddress[5]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.240      ;
; -0.280 ; writeAddress[9]  ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.231      ;
; -0.280 ; writeAddress[4]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.231      ;
; -0.272 ; byteBitIn[0]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.222      ;
; -0.271 ; writeAddress[2]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.035     ; 1.223      ;
; -0.265 ; byteBitIn[3]     ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.215      ;
; -0.265 ; byteBitIn[3]     ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.215      ;
; -0.265 ; byteBitIn[3]     ; writeAddress[2]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.215      ;
; -0.262 ; writeAddress[4]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.212      ;
; -0.259 ; byteBitIn[0]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.033     ; 1.213      ;
; -0.253 ; writeAddress[7]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.204      ;
; -0.253 ; writeAddress[2]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.204      ;
; -0.242 ; writeAddress[1]  ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.193      ;
; -0.242 ; writeAddress[5]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.193      ;
; -0.241 ; writeAddress[4]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.191      ;
; -0.236 ; writeAddress[7]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.186      ;
; -0.235 ; writeAddress[7]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.185      ;
; -0.234 ; writeAddress[6]  ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.185      ;
; -0.233 ; writeAddress[0]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.184      ;
; -0.226 ; writeAddress[3]  ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.177      ;
; -0.225 ; writeAddress[5]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.176      ;
; -0.221 ; writeAddress[2]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.172      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[9]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[4]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[1]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.217 ; byteBitIn[0]     ; writeAddress[0]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.168      ;
; -0.216 ; writeAddress[6]  ; writeAddress[11] ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.166      ;
; -0.214 ; writeAddress[4]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.165      ;
; -0.211 ; byteBitIn[3]     ; writeEnable      ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.161      ;
; -0.206 ; writeAddress[4]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.157      ;
; -0.205 ; writeAddress[2]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.035     ; 1.157      ;
; -0.205 ; writeAddress[0]  ; writeAddress[3]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.156      ;
; -0.199 ; writeAddress[6]  ; writeAddress[8]  ; dotClock     ; dotClock    ; 1.000        ; -0.037     ; 1.149      ;
; -0.198 ; byteBitIn[3]     ; byteBitIn[2]     ; dotClock     ; dotClock    ; 1.000        ; -0.033     ; 1.152      ;
; -0.197 ; writeAddress[2]  ; writeAddress[5]  ; dotClock     ; dotClock    ; 1.000        ; -0.035     ; 1.149      ;
; -0.186 ; writeAddress[10] ; writeAddress[12] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.137      ;
; -0.175 ; writeAddress[4]  ; writeAddress[6]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.126      ;
; -0.174 ; writeAddress[8]  ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.035     ; 1.126      ;
; -0.168 ; writeAddress[6]  ; writeAddress[7]  ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.119      ;
; -0.167 ; byteBitIn[3]     ; writeAddress[10] ; dotClock     ; dotClock    ; 1.000        ; -0.036     ; 1.118      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dotClock'                                                                                                           ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; dataIn[7]                       ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dataIn[5]                       ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dataIn[6]                       ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dataIn[4]                       ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dataIn[3]                       ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dataIn[2]                       ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dataIn[1]                       ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dataIn[0]                       ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; byteBitIn[2]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; startingRaster.0001000000000000 ; startingRaster.0001000000000000 ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; writeAddress[12]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; byteBitIn[1]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; byteBitIn[0]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.314      ;
; 0.362 ; byteBitIn[1]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.482      ;
; 0.377 ; byteBitIn[1]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.497      ;
; 0.384 ; byteBitIn[0]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.504      ;
; 0.459 ; writeAddress[2]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; writeAddress[11]                ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; byteBitIn[3]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.583      ;
; 0.472 ; byteBitIn[0]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.592      ;
; 0.492 ; byteBitIn[1]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.612      ;
; 0.498 ; byteBitIn[2]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.619      ;
; 0.503 ; byteBitIn[2]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.624      ;
; 0.513 ; byteBitIn[1]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.637      ;
; 0.522 ; writeAddress[8]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.642      ;
; 0.541 ; byteBitIn[3]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.661      ;
; 0.541 ; byteBitIn[3]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.661      ;
; 0.542 ; byteBitIn[0]                    ; byteBitIn[2]                    ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.666      ;
; 0.581 ; byteBitIn[2]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.702      ;
; 0.582 ; byteBitIn[2]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.703      ;
; 0.589 ; byteBitIn[1]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.713      ;
; 0.597 ; writeAddress[9]                 ; writeAddress[9]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.717      ;
; 0.601 ; writeAddress[4]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.721      ;
; 0.601 ; byteBitIn[2]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.722      ;
; 0.609 ; writeAddress[1]                 ; writeAddress[1]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.729      ;
; 0.610 ; byteBitIn[1]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.734      ;
; 0.614 ; writeAddress[3]                 ; writeAddress[3]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.734      ;
; 0.621 ; writeAddress[6]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.741      ;
; 0.621 ; byteBitIn[0]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.745      ;
; 0.622 ; byteBitIn[0]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.746      ;
; 0.622 ; byteBitIn[0]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.742      ;
; 0.623 ; writeAddress[7]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.743      ;
; 0.632 ; byteBitIn[2]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.753      ;
; 0.643 ; byteBitIn[2]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.764      ;
; 0.645 ; byteBitIn[2]                    ; byteBitIn[3]                    ; dotClock     ; dotClock    ; 0.000        ; 0.033      ; 0.762      ;
; 0.654 ; byteBitIn[2]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.775      ;
; 0.659 ; byteBitIn[2]                    ; byteBitIn[1]                    ; dotClock     ; dotClock    ; 0.000        ; 0.033      ; 0.776      ;
; 0.659 ; byteBitIn[2]                    ; byteBitIn[0]                    ; dotClock     ; dotClock    ; 0.000        ; 0.033      ; 0.776      ;
; 0.661 ; byteBitIn[3]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.781      ;
; 0.662 ; writeAddress[5]                 ; writeAddress[5]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.782      ;
; 0.671 ; byteBitIn[3]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.795      ;
; 0.672 ; byteBitIn[3]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.796      ;
; 0.673 ; writeAddress[11]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.794      ;
; 0.674 ; writeAddress[0]                 ; writeAddress[0]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.794      ;
; 0.683 ; writeAddress[10]                ; writeAddress[10]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.803      ;
; 0.687 ; writeAddress[8]                 ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.807      ;
; 0.688 ; writeAddress[2]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.809      ;
; 0.688 ; startingRaster.0001000000000000 ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.039      ; 0.811      ;
; 0.689 ; writeAddress[0]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.035      ; 0.808      ;
; 0.690 ; writeAddress[2]                 ; writeAddress[3]                 ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.811      ;
; 0.690 ; byteBitIn[1]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.814      ;
; 0.693 ; writeAddress[8]                 ; writeAddress[9]                 ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.814      ;
; 0.695 ; writeAddress[1]                 ; writeAddress[2]                 ; dotClock     ; dotClock    ; 0.000        ; 0.035      ; 0.814      ;
; 0.696 ; byteBitIn[1]                    ; dataIn[6]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.820      ;
; 0.697 ; byteBitIn[1]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.821      ;
; 0.703 ; byteBitIn[0]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.827      ;
; 0.704 ; byteBitIn[0]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.828      ;
; 0.706 ; byteBitIn[0]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.830      ;
; 0.707 ; byteBitIn[0]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.831      ;
; 0.709 ; writeAddress[10]                ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.035      ; 0.828      ;
; 0.729 ; byteBitIn[1]                    ; dataIn[0]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.853      ;
; 0.737 ; writeAddress[9]                 ; writeAddress[11]                ; dotClock     ; dotClock    ; 0.000        ; 0.035      ; 0.856      ;
; 0.740 ; byteBitIn[1]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.864      ;
; 0.742 ; byteBitIn[1]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.866      ;
; 0.744 ; byteBitIn[0]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.868      ;
; 0.745 ; byteBitIn[0]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.869      ;
; 0.749 ; writeAddress[0]                 ; writeAddress[1]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.869      ;
; 0.750 ; writeAddress[5]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.870      ;
; 0.751 ; writeAddress[8]                 ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.872      ;
; 0.752 ; writeAddress[2]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.873      ;
; 0.756 ; writeAddress[8]                 ; writeAddress[10]                ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.877      ;
; 0.758 ; writeAddress[7]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.035      ; 0.877      ;
; 0.758 ; writeAddress[3]                 ; writeAddress[4]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.878      ;
; 0.760 ; writeAddress[4]                 ; writeAddress[6]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.880      ;
; 0.770 ; byteBitIn[1]                    ; writeEnable                     ; dotClock     ; dotClock    ; 0.000        ; 0.043      ; 0.897      ;
; 0.773 ; writeAddress[10]                ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.893      ;
; 0.774 ; byteBitIn[2]                    ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.033      ; 0.891      ;
; 0.777 ; writeAddress[6]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.035      ; 0.896      ;
; 0.788 ; writeAddress[6]                 ; writeAddress[7]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.908      ;
; 0.794 ; byteBitIn[3]                    ; dataIn[2]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.918      ;
; 0.795 ; byteBitIn[3]                    ; dataIn[4]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.919      ;
; 0.801 ; writeAddress[9]                 ; writeAddress[12]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.921      ;
; 0.803 ; byteBitIn[3]                    ; dataIn[5]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.927      ;
; 0.804 ; byteBitIn[3]                    ; dataIn[1]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.928      ;
; 0.806 ; byteBitIn[3]                    ; dataIn[3]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.930      ;
; 0.806 ; writeAddress[9]                 ; writeAddress[10]                ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.926      ;
; 0.807 ; byteBitIn[3]                    ; dataIn[7]                       ; dotClock     ; dotClock    ; 0.000        ; 0.040      ; 0.931      ;
; 0.810 ; writeAddress[2]                 ; writeAddress[5]                 ; dotClock     ; dotClock    ; 0.000        ; 0.037      ; 0.931      ;
; 0.811 ; writeAddress[5]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.035      ; 0.930      ;
; 0.813 ; writeAddress[2]                 ; writeAddress[8]                 ; dotClock     ; dotClock    ; 0.000        ; 0.036      ; 0.933      ;
+-------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; which_bit[3]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; which_bit[2]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; which_bit[1]    ; which_bit[1]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; which_bit[0]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.480      ;
; 0.194 ; readAddress[8]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.480      ;
; 0.196 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.481      ;
; 0.208 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.493      ;
; 0.209 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.494      ;
; 0.209 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.491      ;
; 0.212 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.497      ;
; 0.214 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.499      ;
; 0.218 ; readAddress[6]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.504      ;
; 0.219 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.504      ;
; 0.220 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.506      ;
; 0.220 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.505      ;
; 0.221 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.506      ;
; 0.224 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.508      ;
; 0.227 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.508      ;
; 0.227 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.512      ;
; 0.229 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.513      ;
; 0.230 ; readAddress[2]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.516      ;
; 0.232 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.515      ;
; 0.236 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.520      ;
; 0.236 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.522      ;
; 0.238 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.521      ;
; 0.242 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.528      ;
; 0.243 ; which_bit[1]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.364      ;
; 0.245 ; which_bit[1]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.366      ;
; 0.246 ; which_bit[1]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.367      ;
; 0.247 ; readAddress[0]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.533      ;
; 0.270 ; currentPixel[0] ; readAddress[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.273 ; currentPixel[6] ; readAddress[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; currentPixel[4] ; readAddress[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.277 ; currentPixel[5] ; readAddress[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.281 ; currentPixel[1] ; readAddress[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; currentPixel[9] ; readAddress[9]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.293 ; pixelYcount[3]  ; pixelYcount[3]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; pixelYcount[1]  ; pixelYcount[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; pixelYcount[2]  ; pixelYcount[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; pixelYcount[4]  ; pixelYcount[4]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; pixelY[6]       ; pixelY[6]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.301 ; vCurrent[1]     ; vsync                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.419      ;
; 0.301 ; which_bit[3]    ; which_bit[0]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.304 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.586      ;
; 0.304 ; pixelYcount[15] ; pixelYcount[15]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vCurrent[15]    ; vCurrent[15]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; hCurrent[15]    ; hCurrent[15]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; hCurrent[3]     ; hCurrent[3]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; pixelYcount[13] ; pixelYcount[13]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[11] ; pixelYcount[11]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[5]  ; pixelYcount[5]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; pixelYcount[0]  ; pixelYcount[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vCurrent[13]    ; vCurrent[13]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vCurrent[11]    ; vCurrent[11]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vCurrent[5]     ; vCurrent[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; vCurrent[1]     ; vCurrent[1]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[13]    ; hCurrent[13]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[11]    ; hCurrent[11]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[5]     ; hCurrent[5]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hCurrent[1]     ; hCurrent[1]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; pixelYcount[9]  ; pixelYcount[9]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelYcount[7]  ; pixelYcount[7]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelYcount[6]  ; pixelYcount[6]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; pixelX[7]       ; pixelX[7]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vCurrent[9]     ; vCurrent[9]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vCurrent[7]     ; vCurrent[7]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vCurrent[2]     ; vCurrent[2]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[9]     ; hCurrent[9]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[7]     ; hCurrent[7]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[6]     ; hCurrent[6]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; hCurrent[2]     ; hCurrent[2]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; pixelYcount[14] ; pixelYcount[14]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; pixelYcount[8]  ; pixelYcount[8]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vCurrent[14]    ; vCurrent[14]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vCurrent[8]     ; vCurrent[8]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hCurrent[14]    ; hCurrent[14]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hCurrent[8]     ; hCurrent[8]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; pixelYcount[12] ; pixelYcount[12]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; pixelYcount[10] ; pixelYcount[10]                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; vCurrent[12]    ; vCurrent[12]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; hCurrent[12]    ; hCurrent[12]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; readAddress[11] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.597      ;
; 0.316 ; hCurrent[0]     ; hCurrent[0]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; vCurrent[0]     ; vCurrent[0]                                                                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.322 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.608      ;
; 0.326 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.612      ;
; 0.337 ; readAddress[12] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.620      ;
; 0.338 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.624      ;
; 0.339 ; pixelX[2]       ; pixelX[2]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.343 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.628      ;
; 0.344 ; pixelX[1]       ; pixelX[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.344 ; pixelX[4]       ; pixelX[4]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.345 ; which_bit[0]    ; which_bit[1]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.346 ; readAddress[5]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.631      ;
; 0.347 ; readAddress[10] ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.633      ;
; 0.348 ; readAddress[3]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.635      ;
; 0.348 ; which_bit[0]    ; which_bit[3]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.349 ; readAddress[1]  ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.635      ;
; 0.349 ; which_bit[0]    ; which_bit[2]                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
+-------+-----------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'dotClock'                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; dotClock ; Rise       ; dotClock                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; byteBitIn[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; byteBitIn[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; byteBitIn[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; byteBitIn[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; dataIn[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; dataIn[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; dataIn[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; dataIn[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; dataIn[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; dataIn[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; dataIn[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; dataIn[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; startingRaster.0001000000000000     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[11]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[12]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[8]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeAddress[9]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; dotClock ; Rise       ; writeEnable                         ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[0]                        ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[1]                        ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[2]                        ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[3]                        ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[0]                           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[1]                           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[2]                           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[3]                           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[4]                           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[5]                           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[6]                           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[7]                           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[0]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[10]                    ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[11]                    ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[12]                    ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[1]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[2]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[3]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[4]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[5]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[6]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[7]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[8]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[9]                     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; writeEnable                         ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; dotClock ; Rise       ; startingRaster.0001000000000000     ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[0]|clk                    ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[1]|clk                    ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[2]|clk                    ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; byteBitIn[3]|clk                    ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[0]|clk                       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[1]|clk                       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[2]|clk                       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[3]|clk                       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[4]|clk                       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[5]|clk                       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[6]|clk                       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dataIn[7]|clk                       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[0]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[10]|clk                ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[11]|clk                ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[12]|clk                ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[1]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[2]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[3]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[4]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[5]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[6]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[7]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[8]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeAddress[9]|clk                 ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; writeEnable|clk                     ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; startingRaster.0001000000000000|clk ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|o                    ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~inputclkctrl|inclk[0]      ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~inputclkctrl|outclk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; dotClock ; Rise       ; dotClock~input|i                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; dotClock ; Rise       ; dotClock~input|i                    ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; startingRaster.0001000000000000     ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[0]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[1]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; byteBitIn[3]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[0]                     ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[10]                    ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[11]                    ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[12]                    ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[1]                     ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[2]                     ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[3]                     ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[4]                     ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; dotClock ; Rise       ; writeAddress[5]                     ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_we_reg       ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_address_reg0 ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_we_reg       ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_we_reg       ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_we_reg       ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.198 ; 4.428        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.199 ; 4.429        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[7]                          ;
; 4.199 ; 4.429        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_address_reg0 ;
; 4.199 ; 4.429        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_we_reg       ;
; 4.199 ; 4.429        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[0]                          ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[1]                          ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[2]                          ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[4]                          ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[5]                          ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~porta_datain_reg0  ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a1~portb_address_reg0 ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a2~portb_address_reg0 ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a4~portb_address_reg0 ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~porta_datain_reg0  ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a5~portb_address_reg0 ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_we_reg       ;
; 4.200 ; 4.430        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.201 ; 4.431        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[3]                          ;
; 4.201 ; 4.431        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[6]                          ;
; 4.201 ; 4.431        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; 4.201 ; 4.431        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a3~portb_address_reg0 ;
; 4.201 ; 4.431        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 4.202 ; 4.432        ; 0.230          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~porta_datain_reg0  ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[1]                                                                                                   ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[2]                                                                                                   ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[3]                                                                                                   ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[4]                                                                                                   ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueE[5]                                                                                                   ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[2]                                                                                                  ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[3]                                                                                                  ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[4]                                                                                                  ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[5]                                                                                                  ;
; 4.233 ; 4.417        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelY[6]                                                                                                  ;
; 4.234 ; 4.418        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[2]                                                                                                   ;
; 4.234 ; 4.418        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[3]                                                                                                   ;
; 4.234 ; 4.418        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[4]                                                                                                   ;
; 4.234 ; 4.418        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blueO[5]                                                                                                   ;
; 4.237 ; 4.421        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[2]                                                                                                    ;
; 4.237 ; 4.421        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[3]                                                                                                    ;
; 4.237 ; 4.421        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[4]                                                                                                    ;
; 4.237 ; 4.421        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redO[5]                                                                                                    ;
; 4.238 ; 4.422        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[2]                                                                                                    ;
; 4.238 ; 4.422        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[3]                                                                                                    ;
; 4.238 ; 4.422        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[4]                                                                                                    ;
; 4.238 ; 4.422        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; redE[5]                                                                                                    ;
; 4.239 ; 4.423        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[2]                                                                                                  ;
; 4.239 ; 4.423        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[3]                                                                                                  ;
; 4.239 ; 4.423        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[4]                                                                                                  ;
; 4.239 ; 4.423        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenO[5]                                                                                                  ;
; 4.243 ; 4.427        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; readAddress[7]                                                                                             ;
; 4.260 ; 4.490        ; 0.230          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[6]                          ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[0]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[10]                                                                                            ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[11]                                                                                            ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[12]                                                                                            ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[13]                                                                                            ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[14]                                                                                            ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[15]                                                                                            ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[1]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[2]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[3]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[4]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[5]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[6]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[7]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[8]                                                                                             ;
; 4.260 ; 4.444        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pixelYcount[9]                                                                                             ;
; 4.261 ; 4.491        ; 0.230          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|q_b[3]                          ;
; 4.261 ; 4.491        ; 0.230          ; High Pulse Width ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; RAM2port:u2|altsyncram:altsyncram_component|altsyncram_bsp1:auto_generated|ram_block1a6~portb_address_reg0 ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dataEnable                                                                                                 ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; greenE[1]                                                                                                  ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[0]                                                                                                ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[10]                                                                                               ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[11]                                                                                               ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[12]                                                                                               ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[13]                                                                                               ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[14]                                                                                               ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[15]                                                                                               ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[1]                                                                                                ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[2]                                                                                                ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[3]                                                                                                ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[4]                                                                                                ;
; 4.261 ; 4.445        ; 0.184          ; Low Pulse Width  ; u1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hCurrent[5]                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock_50 ; Rise       ; clock_50~input|i                                         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; clock_50~input|o                                         ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clock_50 ; Rise       ; u1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock_50 ; Rise       ; clock_50                                                 ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dotLatch  ; dotClock   ; 1.861 ; 2.461 ; Rise       ; dotClock        ;
; dotMOSI   ; dotClock   ; 1.190 ; 1.823 ; Rise       ; dotClock        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dotLatch  ; dotClock   ; -0.925 ; -1.513 ; Rise       ; dotClock        ;
; dotMOSI   ; dotClock   ; -0.875 ; -1.462 ; Rise       ; dotClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; pairE0    ; clock_50   ; 3.981 ; 4.125 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1    ; clock_50   ; 4.627 ; 4.713 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2    ; clock_50   ; 3.838 ; 4.114 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK  ; clock_50   ; 2.915 ; 2.804 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0    ; clock_50   ; 4.011 ; 4.146 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1    ; clock_50   ; 4.672 ; 4.738 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2    ; clock_50   ; 4.499 ; 4.649 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK  ; clock_50   ; 2.841 ; 2.750 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; pairE0    ; clock_50   ; 2.318 ; 2.455 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1    ; clock_50   ; 2.171 ; 2.251 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2    ; clock_50   ; 2.466 ; 2.593 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK  ; clock_50   ; 2.416 ; 2.324 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0    ; clock_50   ; 2.597 ; 2.658 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1    ; clock_50   ; 2.268 ; 2.364 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2    ; clock_50   ; 2.322 ; 2.444 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK  ; clock_50   ; 2.342 ; 2.270 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; -4.555   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clock_50                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  dotClock                                       ; -2.636   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -4.555   ; 0.186 ; N/A      ; N/A     ; 4.126               ;
; Design-wide TNS                                 ; -191.484 ; 0.0   ; 0.0      ; 0.0     ; -43.149             ;
;  clock_50                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  dotClock                                       ; -48.912  ; 0.000 ; N/A      ; N/A     ; -43.149             ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -142.572 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; dotLatch  ; dotClock   ; 4.105 ; 4.418 ; Rise       ; dotClock        ;
; dotMOSI   ; dotClock   ; 2.579 ; 2.867 ; Rise       ; dotClock        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; dotLatch  ; dotClock   ; -0.925 ; -1.513 ; Rise       ; dotClock        ;
; dotMOSI   ; dotClock   ; -0.875 ; -1.462 ; Rise       ; dotClock        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; pairE0    ; clock_50   ; 9.035  ; 8.864  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1    ; clock_50   ; 10.294 ; 10.086 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2    ; clock_50   ; 8.835  ; 8.668  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK  ; clock_50   ; 6.118  ; 6.249  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0    ; clock_50   ; 9.162  ; 8.962  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1    ; clock_50   ; 10.337 ; 10.147 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2    ; clock_50   ; 10.164 ; 9.834  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK  ; clock_50   ; 6.012  ; 6.159  ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; pairE0    ; clock_50   ; 2.318 ; 2.455 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE1    ; clock_50   ; 2.171 ; 2.251 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairE2    ; clock_50   ; 2.466 ; 2.593 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairECLK  ; clock_50   ; 2.416 ; 2.324 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO0    ; clock_50   ; 2.597 ; 2.658 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO1    ; clock_50   ; 2.268 ; 2.364 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairO2    ; clock_50   ; 2.322 ; 2.444 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
; pairOCLK  ; clock_50   ; 2.342 ; 2.270 ; Rise       ; u1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pairECLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairE2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairE1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairE0        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairOCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairO2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairO1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pairO0        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; backlight_en  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; backlight_pwm ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dotReg0                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotReg1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotReg2                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotEnable               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotLatch                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotClock                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dotMOSI                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pairO2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; backlight_en  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; backlight_pwm ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; pairE2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; pairOCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; backlight_en  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; backlight_pwm ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pairECLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pairE2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pairE1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pairE0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pairOCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pairO2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pairO1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pairO0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; backlight_en  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; backlight_pwm ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; dotClock                                       ; dotClock                                       ; 216      ; 0        ; 0        ; 0        ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 100579   ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; dotClock                                       ; dotClock                                       ; 216      ; 0        ; 0        ; 0        ;
; dotClock                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 100579   ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jul 10 20:38:25 2015
Info: Command: quartus_sta LCD_Driver -c LCD_Driver
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LCD_Driver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50 clock_50
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 56 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name dotClock dotClock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.555            -142.572 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.636             -48.912 dotClock 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 dotClock 
    Info (332119):     0.453               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.149 dotClock 
    Info (332119):     4.163               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clock_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.074            -114.701 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.298             -43.930 dotClock 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 dotClock 
    Info (332119):     0.402               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.149 dotClock 
    Info (332119):     4.126               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clock_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.211             -54.374 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.586              -7.041 dotClock 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 dotClock 
    Info (332119):     0.186               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.753 dotClock 
    Info (332119):     4.198               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594               0.000 clock_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 472 megabytes
    Info: Processing ended: Fri Jul 10 20:38:28 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


