hi, while studying cpu.hh in m5/build/ALPHA_SE/cpu/o3, I came across the following    /** Translates instruction requestion. */    Fault translateInstReq(RequestPtr &req, Thread *thread)    {        return this->itb->translate(req, thread->getTC());
    }    /** Translates data read request. */    Fault translateDataReadReq(RequestPtr &req, Thread *thread)    {        return this->dtb->translate(req, thread->getTC(), false);    }
    /** Translates data write request. */    Fault translateDataWriteReq(RequestPtr &req, Thread *thread)    {        return this->dtb->translate(req, thread->getTC(), true);    }
What exactly does the Fault class do, and what is it for?
_______________________________________________
m5-users mailing list
m5-users@m5sim.org
http://m5sim.org/cgi-bin/mailman/listinfo/m5-users
