#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 22 17:06:32 2024
# Process ID: 1802238
# Current directory: /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532
# Command line: vivado
# Log file: /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/vivado.log
# Journal file: /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.xpr
update_compile_order -fileset sources_1
open_bd_design {/nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_clk_wiz_1_0 design_1_rst_clk_wiz_1_100M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_clk_wiz_1_0 design_1_rst_clk_wiz_1_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/ug/homes-1/h/huanga49/ECE/ece532/ECE532/group_demo/group_demo.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IP} Slave {/microblaze_0_axi_intc/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/microblaze_0_axi_intc/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/microblaze_0_axi_intc/s_axi} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port (100 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
report_ip_status -name ip_status 
close_bd_design [get_bd_designs design_1]
close_project
