
AVRASM ver. 2.1.42  D:\KubX\Dropbox\dev\AVR_Tetris\main.asm Fri Dec 30 01:25:54 2011

D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(1): Including file 'd:\app\Atmel\AVR Tools\AvrAssembler2\Appnotes\m8def.inc'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(2): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\macros.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(19): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Video.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(20): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Initialization.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(933): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Random.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(934): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Pad.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(935): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Uart.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(937): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm'
                 
                 
                 
                 ;***** Created: 2010-08-20 14:22 ******* Source: ATmega8.xml *************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m8def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega8
                 ;* Date              : 2010-08-20
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega8
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M8DEF_INC_
                 #define _M8DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega8
                 #pragma AVRPART ADMIN PART_NAME ATmega8
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x93
                 .equ	SIGNATURE_002	= 0x07
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	GICR	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK	= 0x39
                 .equ	TIFR	= 0x38
                 .equ	SPMCR	= 0x37
                 .equ	TWCR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	SFIOR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	ASSR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	UBRRH	= 0x20
                 .equ	UCSRC	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR	= 0x0c
                 .equ	UCSRA	= 0x0b
                 .equ	UCSRB	= 0x0a
                 .equ	UBRRL	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCL	= 0x04
                 .equ	ADCH	= 0x05
                 .equ	TWDR	= 0x03
                 .equ	TWAR	= 0x02
                 .equ	TWSR	= 0x01
                 .equ	TWBR	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; GICR - General Interrupt Control Register
                 .equ	GIMSK	= GICR	; For compatibility
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                 
                 ; GIFR - General Interrupt Flag Register
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 .equ	INTF1	= 7	; External Interrupt Flag 1
                 
                 ; MCUCR - MCU Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 
                 ; TCCR0 - Timer/Counter0 Control Register
                 .equ	CS00	= 0	; Clock Select0 bit 0
                 .equ	CS01	= 1	; Clock Select0 bit 1
                 .equ	CS02	= 2	; Clock Select0 bit 2
                 
                 ; TCNT0 - Timer Counter 0
                 .equ	TCNT00	= 0	; Timer Counter 0 bit 0
                 .equ	TCNT01	= 1	; Timer Counter 0 bit 1
                 .equ	TCNT02	= 2	; Timer Counter 0 bit 2
                 .equ	TCNT03	= 3	; Timer Counter 0 bit 3
                 .equ	TCNT04	= 4	; Timer Counter 0 bit 4
                 .equ	TCNT05	= 5	; Timer Counter 0 bit 5
                 .equ	TCNT06	= 6	; Timer Counter 0 bit 6
                 .equ	TCNT07	= 7	; Timer Counter 0 bit 7
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	FOC1B	= 2	; Force Output Compare 1B
                 .equ	FOC1A	= 3	; Force Output Compare 1A
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 ; TCCR2 - Timer/Counter2 Control Register
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Output Mode bit 0
                 .equ	COM21	= 5	; Compare Output Mode bit 1
                 .equ	WGM20	= 6	; Waveform Genration Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2 - Timer/Counter2 Output Compare Register
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                 
                 
                 ; ***** USART ************************
                 ; UDR - USART I/O Data Register
                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSRA - USART Control and Status Register A
                 .equ	USR	= UCSRA	; For compatibility
                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                 .equ	U2X	= 1	; Double the USART transmission speed
                 .equ	UPE	= 2	; Parity Error
                 .equ	PE	= UPE	; For compatibility
                 .equ	DOR	= 3	; Data overRun
                 .equ	FE	= 4	; Framing Error
                 .equ	UDRE	= 5	; USART Data Register Empty
                 .equ	TXC	= 6	; USART Transmitt Complete
                 .equ	RXC	= 7	; USART Receive Complete
                 
                 ; UCSRB - USART Control and Status Register B
                 .equ	UCR	= UCSRB	; For compatibility
                 .equ	TXB8	= 0	; Transmit Data Bit 8
                 .equ	RXB8	= 1	; Receive Data Bit 8
                 .equ	UCSZ2	= 2	; Character Size
                 .equ	CHR9	= UCSZ2	; For compatibility
                 .equ	TXEN	= 3	; Transmitter Enable
                 .equ	RXEN	= 4	; Receiver Enable
                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSRC - USART Control and Status Register C
                 .equ	UCPOL	= 0	; Clock Polarity
                 .equ	UCSZ0	= 1	; Character Size
                 .equ	UCSZ1	= 2	; Character Size
                 .equ	USBS	= 3	; Stop Bit Select
                 .equ	UPM0	= 4	; Parity Mode Bit 0
                 .equ	UPM1	= 5	; Parity Mode Bit 1
                 .equ	UMSEL	= 6	; USART Mode Select
                 .equ	URSEL	= 7	; Register Select
                 
                 .equ	UBRRHI	= UBRRH	; For compatibility
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EEWEE	= EEMWE	; For compatibility
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 .equ	SM0	= 4	; Sleep Mode Select
                 .equ	SM1	= 5	; Sleep Mode Select
                 .equ	SM2	= 6	; Sleep Mode Select
                 .equ	SE	= 7	; Sleep Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	MCUSR	= MCUCSR	; For compatibility
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SPMCR - Store Program Memory Control Register
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write Section Read Enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PUD	= 2	; Pull-up Disable
                 .equ	ADHSM	= 4	; ADC High Speed Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	WTDON	= 6	; Enable watchdog
                 .equ	RSTDISBL	= 7	; Disable reset
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x045f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 8192
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xc00
                 .equ	NRWW_STOP_ADDR	= 0xfff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xbff
                 .equ	PAGESIZE	= 32
                 .equ	FIRSTBOOTSTART	= 0xf80
                 .equ	SECONDBOOTSTART	= 0xf00
                 .equ	THIRDBOOTSTART	= 0xe00
                 .equ	FOURTHBOOTSTART	= 0xc00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                 .equ	OC2addr	= 0x0003	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0004	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0005	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0006	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0007	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x0008	; Timer/Counter1 Overflow
                 .equ	OVF0addr	= 0x0009	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x000a	; Serial Transfer Complete
                 .equ	URXCaddr	= 0x000b	; USART, Rx Complete
                 .equ	UDREaddr	= 0x000c	; USART Data Register Empty
                 .equ	UTXCaddr	= 0x000d	; USART, Tx Complete
                 .equ	ADCCaddr	= 0x000e	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x000f	; EEPROM Ready
                 .equ	ACIaddr	= 0x0010	; Analog Comparator
                 .equ	TWIaddr	= 0x0011	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0012	; Store Program Memory Ready
                 
                 .equ	INT_VECTORS_SIZE	= 19	; size in words
                 
                 #pragma AVRPART CORE INSTRUCTIONS_NOT_SUPPORTED break
                 
                 #endif  /* _M8DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 .include "macros.asm"
                 
                 .equ RESET=0x00
                 
                 .equ F_CPU=20000000
                 .equ F_UART=57600
                 
                 .equ PAD_LATCH=2
                 .equ PAD_DATA=3
                 .equ PAD_CLK=4
                 .equ PAD_PORT=PORTD
                 .equ PAD_PIN=PIND
                 .equ PAD_DDR=DDRD
                 
                 .equ VIDEO_SYNC_PORT = PORTD
                 .equ VIDEO_SYNC_DDR = DDRD
                 .equ VIDEO_HSYNC = 5
                 .equ VIDEO_VSYNC = 6
                 
                 .equ X_DELTA = 4
                 
                 .equ SCREEN_WIDTH = 26
                 .equ SCREEN_HEIGHT = 30
                 
                 .equ MAP_X = 5
                 
                 .def VSYNC=r23
                 .def LINEl=r24
                 .def LINEh=r25
                 
                 .MACRO NOP10
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 .ENDMACRO
                 
                 ; 1st argument - x, x*200ns
                 ; x = 5 = 1us
                 ; Uses r16!
                 .MACRO delay200ns
                 	ldi r16, @0
                 
                 	delay_loop:
                 		dec r16
                 		breq end
                 		rjmp delay_loop
                 	end:
                 .ENDMACRO
                 
                 .dseg
                 .org SRAM_START+960
000420           block_y: .BYTE 1
000421           block_x: .BYTE 1
000422           block_color: .BYTE 1
000423           block_type: .BYTE 1
000424           block_rotation: .BYTE 1
                 
                 .cseg
                 
                 .org RESET
000000 c1cb      	rjmp START
                 .org OC1Aaddr
000006 c00c      	rjmp VIDEO_isr
                 
                 .include "Video.asm"
                 
                 /*
                 .MACRO DRAWTILE
                 
                 		ld Zl, Y+ ;2
                 		mul Zl, r7 ;2
                 		movw Z, r0 ;1
                 		add Zl, r22 ;1
                 		bld Zh, 4 ;1
                 
                 		lpm r21, Z+     ;3
                 		out PORTC, r21  ;1
                 		swap r21        ;1
                 		out PORTC, r21  ;1
                 
                 		lpm r20, Z+     ;3
                 		out PORTC, r20  ;1
                 		swap r20        ;1
                 		out PORTC, r20  ;1
                 .ENDMACRO*/
                 .MACRO DRAWTILE
                 
                 		ld Zl, Y+ ;2
                 
                 
                 		mul Zl, r7 ;2
                 		out PORTC, r20  ;1
                 		movw Z, r0 ;1
                 
                 		swap r20        ;1
                 
                 		add Zl, r22 ;1
                 		out PORTC, r20  ;1
                 		bld Zh, 4 ;1
                 
                 		lpm r21, Z+     ;3
                 		out PORTC, r21  ;1
                 		swap r21        ;1
                 
                 		lpm r20, Z+     ;3
                 		out PORTC, r21  ;1
                 
                 .ENDMACRO
                 /*
                  Main interrupt
                 
                  4 ticks - enter
                  4 ticks - reti
                  Leaves 636-8 = 628
                 
                  Registers used:
                 
                  r21 - Used internally by ISR
                  r22 - Used internally by ISR
                  r23 - VSYNC (tells if you can render graphics)
                  r24 - LINEl 
                  r25 - LINEh
                  r28 Yl - Graphics pointer
                  r29 Yh - Graphics pointer
                 */
                 VIDEO_isr:
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; Cykle policzone, dziala
                 	; HFP 12-4 = 8 cycles
                 
000013 b76f      	in r22, sreg ;1
000014 936f      	push r22     ;2
                 
                 
                 	; Timer siê waha o 1 jednostke, to powoduje zygzaki na ekranie
                 	; Trzeba to wykryæ i skorygowaæ
000015 306b      	cpi r22, 11   ;1
000016 f000      	brlo delay2     ;1/2
                 delay2:
000017 306c      	cpi r22, 12   ;1
000018 f000      	brlo delay3     ;1/2
                 delay3:
                 	
                 
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; Cyke policzone, dziala
                 	; HSP, 76 cycles
000019 9895      	cbi VIDEO_SYNC_PORT, VIDEO_HSYNC  ;2
                 
00001a 9583      	inc LINEl  ;1
00001b f009      	breq inc_lineh  ;1/2   if overflow
                 
00001c c001      	rjmp _inc_lineh ;2
                 
                 inc_lineh:
00001d 9593      	inc LINEh ;1
                 _inc_lineh:
                 
                 	; if ( line>524 ) line = 0
00001e e062      	ldi r22, HIGH(524); ;1
00001f 308c      	cpi LINEl, LOW(524) ;1
000020 0796      	cpc LINEh, r22      ;1
000021 f011      	breq line_ovf       ;1/2
                 
000022 0000      	nop
000023 c002      	rjmp _line_ovf      ;2
                 
                 
                 line_ovf:
000024 2799      	clr LINEh  ;1
000025 2788      	clr LINEl  ;1
                 _line_ovf:
                 
000026 2f60      	mov r22, r16
000027 e00e
000028 950a
000029 f009
00002a cffd      	delay200ns 14
00002b 2f06      	mov r16, r22
                 
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; HBP, 36 cycles
00002c 9a95      	sbi VIDEO_SYNC_PORT, VIDEO_HSYNC  ;2
                 
00002d e061      	ldi r22, HIGH( 480 )  ;1
00002e 3e80      	cpi LINEl, LOW( 480 ) ;1
00002f 0796      	cpc LINEh, r22        ;1
                 
000030 f408      	brsh DRAW_BLANK       ;1/2
                 
000031 c015      	rjmp DRAW_LINE        ;2
                 DRAW_BLANK: 
                 	; Reset data pointer
000032 27dd      	clr Yh
000033 e0c1      	ldi Yl, 1
                 
000034 e061      	ldi r22, HIGH( 491 )  ;1
000035 3e8b      	cpi LINEl, LOW( 491 ) ;1
000036 0796      	cpc LINEh, r22        ;1
                 
000037 f031      	breq SET_VSYNC        ;1/2
                 
000038 e061      	ldi r22, HIGH( 492 )  ;1
000039 3e8c      	cpi LINEl, LOW( 492 ) ;1
00003a 0796      	cpc LINEh, r22        ;1
                 
00003b f029      	breq CLEAR_VSYNC      ;1/2
00003c 0000      	nop
                 
00003d c006      	rjmp _VSYNC           ;2
                 
                 SET_VSYNC:
00003e 9896      	cbi VIDEO_SYNC_PORT, VIDEO_VSYNC          ;2   
00003f ef7f      	ser VSYNC 
000040 c003      	rjmp _VSYNC           ;2
                 
                 CLEAR_VSYNC:	
000041 9a96      	sbi VIDEO_SYNC_PORT, VIDEO_VSYNC          ;2 
000042 2777      	clr VSYNC 
000043 c000      	rjmp _VSYNC           ;2
                 
                 
                 _VSYNC:
000044 916f      	pop r22               ;2
000045 bf6f      	out sreg, r22         ;1
000046 9518      	reti                  ;4
                 
                 
                 DRAW_LINE:
                 
                 		; 28 cycles left
                 
000047 2f58      		mov r21, LINEl    ;1 ; wystarczy sprawdzic 0bxxxxx, to dowiemy sie x%32
000048 705f      		andi r21, 0b1111  ;1 
                 
000049 f011      		breq inc_pointer  ;1/2 ; jezeli zero to
                 
00004a 0000      		nop               ;1
00004b c001      		rjmp _inc_pointer ;2
                 
                 	inc_pointer:
00004c 966a      		adiw Y, SCREEN_WIDTH	  ;2
                 	_inc_pointer:
                 
00004d 93cf      		push Yl
00004e 93df      		push Yh
                 
                 		;; Begining of SRAM
00004f 96e0      		adiw Y, 0x30
000050 9665      		adiw Y, 15+6
                 		
000051 93ef      		push Zl
000052 93ff      		push Zh
                 
000053 934f      		push r20
                 
000054 2f68      		mov r22, LINEl
000055 706c      		andi r22, 0b01100
000056 9566      		lsr r22
                 		;lsr r22
                 		;andi r22, 0b0110
                 				
000057 e048      		ldi r20, 8
000058 2e74      		mov r7, r20
                 		
000059 9468      		SET
                 
                 		; Fix sharping
                 		;nop
00005a 0000      		nop
00005b 0000      		nop
                 ;;;;;;;;;;;;;;;;;
00005c 91e9
00005d 9de7
00005e bb45
00005f 01f0
000060 9542
000061 0fe6
000062 bb45
000063 f9f4
000064 9155
000065 bb55
000066 9552
000067 9145
000068 bb55      	DRAWTILE
000069 91e9
00006a 9de7
00006b bb45
00006c 01f0
00006d 9542
00006e 0fe6
00006f bb45
000070 f9f4
000071 9155
000072 bb55
000073 9552
000074 9145
000075 bb55      	DRAWTILE
000076 91e9
000077 9de7
000078 bb45
000079 01f0
00007a 9542
00007b 0fe6
00007c bb45
00007d f9f4
00007e 9155
00007f bb55
000080 9552
000081 9145
000082 bb55      	DRAWTILE
000083 91e9
000084 9de7
000085 bb45
000086 01f0
000087 9542
000088 0fe6
000089 bb45
00008a f9f4
00008b 9155
00008c bb55
00008d 9552
00008e 9145
00008f bb55      	DRAWTILE
                 	
000090 91e9
000091 9de7
000092 bb45
000093 01f0
000094 9542
000095 0fe6
000096 bb45
000097 f9f4
000098 9155
000099 bb55
00009a 9552
00009b 9145
00009c bb55      	DRAWTILE
00009d 91e9
00009e 9de7
00009f bb45
0000a0 01f0
0000a1 9542
0000a2 0fe6
0000a3 bb45
0000a4 f9f4
0000a5 9155
0000a6 bb55
0000a7 9552
0000a8 9145
0000a9 bb55      	DRAWTILE
0000aa 91e9
0000ab 9de7
0000ac bb45
0000ad 01f0
0000ae 9542
0000af 0fe6
0000b0 bb45
0000b1 f9f4
0000b2 9155
0000b3 bb55
0000b4 9552
0000b5 9145
0000b6 bb55      	DRAWTILE
0000b7 91e9
0000b8 9de7
0000b9 bb45
0000ba 01f0
0000bb 9542
0000bc 0fe6
0000bd bb45
0000be f9f4
0000bf 9155
0000c0 bb55
0000c1 9552
0000c2 9145
0000c3 bb55      	DRAWTILE
                 	
0000c4 91e9
0000c5 9de7
0000c6 bb45
0000c7 01f0
0000c8 9542
0000c9 0fe6
0000ca bb45
0000cb f9f4
0000cc 9155
0000cd bb55
0000ce 9552
0000cf 9145
0000d0 bb55      	DRAWTILE
0000d1 91e9
0000d2 9de7
0000d3 bb45
0000d4 01f0
0000d5 9542
0000d6 0fe6
0000d7 bb45
0000d8 f9f4
0000d9 9155
0000da bb55
0000db 9552
0000dc 9145
0000dd bb55      	DRAWTILE
0000de 91e9
0000df 9de7
0000e0 bb45
0000e1 01f0
0000e2 9542
0000e3 0fe6
0000e4 bb45
0000e5 f9f4
0000e6 9155
0000e7 bb55
0000e8 9552
0000e9 9145
0000ea bb55      	DRAWTILE
0000eb 91e9
0000ec 9de7
0000ed bb45
0000ee 01f0
0000ef 9542
0000f0 0fe6
0000f1 bb45
0000f2 f9f4
0000f3 9155
0000f4 bb55
0000f5 9552
0000f6 9145
0000f7 bb55      	DRAWTILE
                 	
0000f8 91e9
0000f9 9de7
0000fa bb45
0000fb 01f0
0000fc 9542
0000fd 0fe6
0000fe bb45
0000ff f9f4
000100 9155
000101 bb55
000102 9552
000103 9145
000104 bb55      	DRAWTILE
000105 91e9
000106 9de7
000107 bb45
000108 01f0
000109 9542
00010a 0fe6
00010b bb45
00010c f9f4
00010d 9155
00010e bb55
00010f 9552
000110 9145
000111 bb55      	DRAWTILE
000112 91e9
000113 9de7
000114 bb45
000115 01f0
000116 9542
000117 0fe6
000118 bb45
000119 f9f4
00011a 9155
00011b bb55
00011c 9552
00011d 9145
00011e bb55      	DRAWTILE
00011f 91e9
000120 9de7
000121 bb45
000122 01f0
000123 9542
000124 0fe6
000125 bb45
000126 f9f4
000127 9155
000128 bb55
000129 9552
00012a 9145
00012b bb55      	DRAWTILE
                 
00012c 91e9
00012d 9de7
00012e bb45
00012f 01f0
000130 9542
000131 0fe6
000132 bb45
000133 f9f4
000134 9155
000135 bb55
000136 9552
000137 9145
000138 bb55      	DRAWTILE
000139 91e9
00013a 9de7
00013b bb45
00013c 01f0
00013d 9542
00013e 0fe6
00013f bb45
000140 f9f4
000141 9155
000142 bb55
000143 9552
000144 9145
000145 bb55      	DRAWTILE
000146 91e9
000147 9de7
000148 bb45
000149 01f0
00014a 9542
00014b 0fe6
00014c bb45
00014d f9f4
00014e 9155
00014f bb55
000150 9552
000151 9145
000152 bb55      	DRAWTILE
000153 91e9
000154 9de7
000155 bb45
000156 01f0
000157 9542
000158 0fe6
000159 bb45
00015a f9f4
00015b 9155
00015c bb55
00015d 9552
00015e 9145
00015f bb55      	DRAWTILE
                 	
000160 91e9
000161 9de7
000162 bb45
000163 01f0
000164 9542
000165 0fe6
000166 bb45
000167 f9f4
000168 9155
000169 bb55
00016a 9552
00016b 9145
00016c bb55      	DRAWTILE
00016d 91e9
00016e 9de7
00016f bb45
000170 01f0
000171 9542
000172 0fe6
000173 bb45
000174 f9f4
000175 9155
000176 bb55
000177 9552
000178 9145
000179 bb55      	DRAWTILE
00017a 91e9
00017b 9de7
00017c bb45
00017d 01f0
00017e 9542
00017f 0fe6
000180 bb45
000181 f9f4
000182 9155
000183 bb55
000184 9552
000185 9145
000186 bb55      	DRAWTILE
000187 91e9
000188 9de7
000189 bb45
00018a 01f0
00018b 9542
00018c 0fe6
00018d bb45
00018e f9f4
00018f 9155
000190 bb55
000191 9552
000192 9145
000193 bb55      	DRAWTILE
                 	
000194 91e9
000195 9de7
000196 bb45
000197 01f0
000198 9542
000199 0fe6
00019a bb45
00019b f9f4
00019c 9155
00019d bb55
00019e 9552
00019f 9145
0001a0 bb55      	DRAWTILE
0001a1 91e9
0001a2 9de7
0001a3 bb45
0001a4 01f0
0001a5 9542
0001a6 0fe6
0001a7 bb45
0001a8 f9f4
0001a9 9155
0001aa bb55
0001ab 9552
0001ac 9145
0001ad bb55      	DRAWTILE
                 	;DRAWTILE
                 	;DRAWTILE
                 	
                 
                 
0001ae 914f      		pop r20
                 
0001af 91ff      		pop Zh
0001b0 91ef      		pop Zl
0001b1 ba25      		out PORTC, r2 ;1	
                 
0001b2 91df      		pop Yh ;2
0001b3 91cf      		pop Yl ;2
                 	
0001b4 916f      		pop r22 ;2
0001b5 bf6f      		out sreg, r22 ;1
0001b6 9518      reti
                 
                 ; Video
                 ; Uses PORTC for color data (whole!)
                 ; and PORTB for vsync and hsync  (only 2 pins)
                 VIDEO_init:
0001b7 27dd      	clr Yh
0001b8 27cc      	clr Yl
                 
                 	;RGB 
0001b9 e00f      	ldi r16, 0b001111
0001ba bb04      	out DDRC, r16
                 
                 	; VSYNC HSYNC
0001bb 9a8d      	sbi VIDEO_SYNC_DDR, VIDEO_HSYNC
0001bc 9a8e      	sbi VIDEO_SYNC_DDR, VIDEO_VSYNC
                 
                 	; RGB
0001bd e006      	ldi r16, 0b110
0001be bb05      	out PORTC, r16
                 
                 	; HIGH, HSYNC, VSYNC
0001bf 9895      	cbi VIDEO_SYNC_PORT, VIDEO_HSYNC
0001c0 9896      	cbi VIDEO_SYNC_PORT, VIDEO_VSYNC
                 
                 
                 	;;;;;;;;;;;;;;;;;
                 	; Timer1, HBLANK
                 	; CTC, clk/1
0001c1 e000      	ldi r16, 0
0001c2 bd0f      	out TCCR1A, r16
                 
0001c3 e009      	ldi r16, (1<<WGM12)|(1<<CS10)
0001c4 bd0e      	out TCCR1B, r16
                 
                 	; 636 ticks
0001c5 e002      	ldi r16, HIGH(HLINE_CLOCKS)
0001c6 bd0b      	out OCR1AH, r16
0001c7 e70c      	ldi r16, LOW(HLINE_CLOCKS)
0001c8 bd0a      	out OCR1AL, r16
                 
                 	; Enable CTC interrupt
0001c9 e100      	ldi r16, (1<<OCIE1A)
0001ca bf09      	out TIMSK, r16
                 
0001cb 9508      	ret
                 .include "Initialization.asm"
                 
                 ;Just to be sure
0001cc 94f8      cli
                 
                 ; Stack, MUST BE INITIALIZED
                 ; for interrupts, rcalls, etc
0001cd e004      ldi r16, high(RAMEND)
0001ce bf0e      out SPH, r16
0001cf e50f      ldi r16, low(RAMEND)
0001d0 bf0d      out SPL, r16
                 
                 ; Because r0:r1 is used in multiplication
                 
                 ; R2 is always 0
0001d1 2422      clr r2
                 
                 ; R3 is always 0xff
0001d2 ef0f      ser r16
0001d3 2e30      mov r3, r16
                 
                 
                 ; Init UART at 57600bps
0001d4 d1fb      rcall UART_init
                 
                 ; Initialize pad
0001d5 d1d1      rcall PAD_init
                 
0001d6 d1c5      rcall RANDOM_init
                 
                 ; Init Video
0001d7 dfdf      rcall VIDEO_init
                 
                 
                 ; Init sound
                 ; Timer2 as PWM
0001d8 e609      ldi r16, (1<<WGM21) | (1<<WGM20) | (1<<COM21) | (1<<CS20)
0001d9 bd05      out TCCR2, r16
                 
0001da e000      ldi r16, 0
0001db bd03      out OCR2, r16
                 
0001dc 9abb      sbi DDRB, 3
                 
                 ; Variables
0001dd e000      ldi r16, 0
0001de 9300 0420 sts block_y, r16
0001e0 e009      ldi r16, 5+X_DELTA
0001e1 9300 0421 sts block_x, r16
                 
0001e3 e001      ldi r16,0b1
0001e4 9300 0422 sts block_color, r16
                 
0001e6 9478      sei
                 
                 /* Main program  */
                 
0001e7 d15e      	rcall ClearScreen
0001e8 d14c      	rcall DebugDrawCorners
0001e9 d131      	rcall DrawMap
                 
                 InfinityLoop:
0001ea 3f7f      	cpi VSYNC, 0xff
0001eb f7f1      	brne InfinityLoop
0001ec 2777      	clr VSYNC
                 
0001ed b503      	in r16, OCR2
0001ee 3f0f      	cpi r16, 0xff
0001ef f019      	breq changeto0
                 
0001f0 ef0f      	ldi r16, 0xff
0001f1 bd03      	out OCR2, r16
                 
0001f2 c002      	rjmp asdasdasDAS
                 
                 	changeto0:
0001f3 e000      	ldi r16, 0
0001f4 bd03      	out OCR2, r16
                 
                 
                 asdasdasDAS:
                 	; Input
                 
0001f5 d1b8      	rcall PAD_GetState
                 
                 
0001f6 fca4      	sbrc r10, 4 ; Start
0001f7 d159      	rcall ClearMap
                 	;sbrc r10, 5 ; Select
                 	;rcall RandomBlock
0001f8 fca0      	sbrc r10, 0 ; Right
0001f9 d0d0      	rcall MoveRight
0001fa fca1      	sbrc r10, 1 ; Left
0001fb d0e8      	rcall MoveLeft
0001fc fca2      	sbrc r10, 2 ; Down
0001fd d102      	rcall MoveDown
0001fe fca7      	sbrc r10, 7 ; B
0001ff d090      	rcall RotateRight
000200 fca6      	sbrc r10, 6 ; A
000201 d0ab      	rcall RotateLeft
                 
000202 2cba      	mov r11, r10
                 
                 
000203 2466       	clr r6 ;  No new frame
                 	; 500ms between block moves
000204 2d05      	mov r16, r5
000205 9503      	inc r16
000206 310e      	cpi r16, 30
000207 2e50      	mov r5, r16
000208 f009      	breq update_block
                 
000209 cfe0      	rjmp InfinityLoop
                 
                 	update_block:
00020a 2c63      		mov r6, r3 ;  New frame
00020b 2c52      		mov r5, r2 ; reset counter
                 
                 		;; Check for collision below
                 
00020c e000      		ldi r16, 0
00020d d034      		rcall SetBlock
                 
00020e 9100 0421 		lds r16, block_x
000210 9110 0420 		lds r17, block_y
000212 9513      		inc r17
                 
000213 d155      		rcall check_collision
                 
000214 3000      		cpi r16, 0
                 
000215 f0e1      		breq block_clear; We can go further
                 
                 
000216 9100 0422 		lds r16, block_color
000218 d029      		rcall SetBlock
                 
                 	/*	push r0
                 		push r1
                 
                 			lds r16, block_y
                 			inc r16
                 
                 			ldi r17, 32
                 
                 			mul r16, r17
                 
                 			ldi Xl, LOW( 96+10 + (32*5) )
                 			ldi Xh, HIGH( 96+10 + (32*5) )
                 			add r0, Xl
                 			adc r1, Xh
                 
                 
                 			mov Xh, r1
                 			mov Xl, r0
                 
                 		pop r1
                 		pop r0
                 
                 
                 
                 			lds r16, block_x
                 			ldi r17, 0
                 			add Xl, r16
                 			adc Xh, r17
                 
                 		ld r17, X
                 		cp r17, r0
                 
                 		breq block_clear; We can go further*/
                 
                 	; Collision
                 
                 	; We just reset position
                 
000219 9220 0420 	sts block_y, r2
                 
00021b e009      	ldi r16, 5+X_DELTA
00021c 9300 0421 	sts block_x, r16
                 
00021e 9220 0424 	sts block_rotation, r2
                 
                 	; And random new color
000220 d181      	rcall RANDOM_get
                 
000221 3007      	cpi r16, 7
000222 f450      	brsh LimitBlock
                 
                 	LimitBlock_:
000223 9300 0423 	sts block_type, r16
                 
000225 e3ee      	ldi Zl, LOW(2*COLORS)
000226 e0f8      	ldi Zh, HIGH(2*COLORS)
                 
000227 0fe0      	add Zl, r16
000228 1df2      	adc Zh, r2
                 
000229 9104      	lpm r16, Z
                 
00022a 9300 0422 	sts block_color, r16
00022c c011      	rjmp MainLoop_Redraw
                 
                 LimitBlock:
00022d 7007      andi r16, 0b111
00022e f009      breq LimitBlock_dec
00022f cff3      rjmp LimitBlock_
                 
                 LimitBlock_dec:
000230 9506      lsr r16
000231 cff1      rjmp LimitBlock_
                 
                 block_clear:
                 
000232 9100 0420 	lds r16, block_y
000234 9503      	inc r16
                 
000235 3105      	cpi r16, 21
000236 f418      	brsh LimitBlockY
000237 9300 0420 	sts block_y, r16
000239 c004      	rjmp MainLoop_Redraw
                 
                 LimitBlockY:
00023a e000      	ldi r16, 0
00023b 9300 0420 	sts block_y, r16
00023d c000      	rjmp MainLoop_Redraw
                 	
                 MainLoop_Redraw:
00023e 9100 0422 	lds r16, block_color
000240 d001      	rcall SetBlock
                 
000241 cfa8      rjmp InfinityLoop
                 
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ; r16 - color
                 SetBlock:
                 
000242 930f      	push r16
000243 9100 0420 	lds r16, block_y
000245 eea4      		ldi Xl, LOW( 96+MAP_X+1 + (SCREEN_WIDTH*5) - X_DELTA)
000246 e0b0      		ldi Xh, HIGH( 96+MAP_X+1 + (SCREEN_WIDTH*5) - X_DELTA )
                 
000247 3000      	cpi r16, 0
000248 f021      	breq loop_SetBlock_
                 	
                 	loop_SetBlock:
                 
000249 965a      		adiw X, SCREEN_WIDTH
                 
00024a 950a      		dec r16            ; 1 clk
00024b f009      		breq loop_SetBlock_    ; 1/2 clk
00024c cffc      		rjmp loop_SetBlock     ; 2 clk
                 
                 	loop_SetBlock_:
                 
                 
00024d 9100 0421 		lds r16, block_x
00024f 0fa0      		add Xl, r16
000250 e000      		ldi r16, 0
000251 1fb0      		adc Xh, r16
000252 910f      		pop r16
                 		
                 
000253 ecee      		ldi Zl, LOW(2*BLOCK_START)
000254 e0f7      		ldi Zh, HIGH(2*BLOCK_START)
                 
000255 9110 0423 		lds r17, block_type
                 		; block type * 16
                 		; 4x line
000257 0f11      		lsl r17
000258 0f11      		lsl r17
000259 0f11      		lsl r17
00025a 0f11      		lsl r17
                 
                 		
00025b 9120 0424 		lds r18, block_rotation
00025d 0f22      		lsl r18
00025e 0f22      		lsl r18
00025f 0f12      		add r17, r18
                 
000260 0fe1      		add Zl, r17
000261 1df2      		adc Zh, r2
                 
                 
                 
000262 e014      		ldi r17, 4
                 	loop_DrawBlock:
000263 9125      		lpm r18, Z+
                 
000264 fd23      		sbrc r18, 3
000265 d00e      		rcall SetPixel
000266 9611      		adiw X, 1
                 
000267 fd22      		sbrc r18, 2
000268 d00b      		rcall SetPixel
000269 9611      		adiw X, 1
                 
00026a fd21      		sbrc r18, 1
00026b d008      		rcall SetPixel
00026c 9611      		adiw X, 1
                 
00026d fd20      		sbrc r18, 0
00026e d005      		rcall SetPixel
                 		
00026f 9657      		adiw X, SCREEN_WIDTH-3
                 
000270 951a      		dec r17
000271 f009      		breq SetBlock_End
000272 cff0      		rjmp loop_DrawBlock
                 
                 		SetBlock_End:
000273 9508      		ret
                 
                 
                 SetPixel:
000274 930c      	st X, r16
000275 9508      	ret
                 	
                 /*SetBlock:
                 
                 	push r16
                 	lds r16, block_y
                 		ldi Xl, LOW( 96+10 + (32*5) )
                 		ldi Xh, HIGH( 96+10 + (32*5) )
                 
                 	cpi r16, 0
                 	breq loop_SetBlock
                 	
                 	loop_SetBlock:
                 
                 		adiw X, 32
                 
                 		dec r16            ; 1 clk
                 		breq loop_SetBlock_    ; 1/2 clk
                 		rjmp loop_SetBlock     ; 2 clk
                 
                 	loop_SetBlock_:
                 		lds r16, block_x
                 		add Xl, r16
                 		ldi r16, 0
                 		adc Xh, r16
                 		pop r16
                 		st X, r16
                 
                 		ret
                 */
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 RandomBlock:
000276 feb5      		sbrs r11, 5
000277 c001      		rjmp RandomBlock_Begin
000278 9508      		ret
                 
                 RandomBlock_Begin:
                 
000279 e000      	ldi r16, 0
00027a dfc7      	rcall SetBlock
                 
                 	; And random new color
00027b d126      	rcall RANDOM_get
                 
00027c 9100 0423 	lds r16, block_type
00027e 9503      	inc r16
                 
00027f 3007      	cpi r16, 7
000280 f468      	brsh RandomBlock_Reset
                 
                 	RandomBlock_Continue:
000281 9300 0423 	sts block_type, r16
                 	
000283 e3ee      	ldi Zl, LOW(2*COLORS)
000284 e0f8      	ldi Zh, HIGH(2*COLORS)
                 
000285 0fe0      	add Zl, r16
000286 1df2      	adc Zh, r2
                 
000287 9104      	lpm r16, Z
                 
000288 9220 0424 	sts block_rotation, r2
                 
00028a 9300 0422 	sts block_color, r16
00028c dfb5      	rcall SetBlock
                 
00028d 9508      	ret
                 
                 RandomBlock_Reset:
00028e e000      ldi r16, 0
00028f cff1      rjmp RandomBlock_Continue
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 RotateRight:
000290 feb7      		sbrs r11, 7
000291 c001      		rjmp RotateRight_Begin
000292 9508      		ret
                 
                 RotateRight_Begin:
                 
000293 e000      	ldi r16, 0
000294 dfad      	rcall SetBlock
                 
000295 9100 0424 	lds r16, block_rotation
000297 930f      	push r16
000298 9503      	inc r16
000299 3004      	cpi r16, 4
00029a f480      	brsh RotateRight_Reset
                 
                 RotateRight_Continue:
                 
00029b 9300 0424 	sts block_rotation, r16
                 
                 	
00029d 9100 0421 	lds r16, block_x
00029f 9110 0420 	lds r17, block_y
0002a1 d0c7      	rcall check_collision
                 
0002a2 3000      	cpi r16, 0
0002a3 910f      	pop r16
                 
0002a4 f011      	breq RotateRight_End
                 
0002a5 9300 0424 	sts block_rotation, r16 ;prev rotation
                 
                 RotateRight_End:
0002a7 9100 0422 	lds r16, block_color
0002a9 df98      	rcall SetBlock
0002aa 9508      	ret
                 
                 RotateRight_Reset:
0002ab e000      	ldi r16, 0
0002ac cfee      	rjmp RotateRight_Continue
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 RotateLeft:
0002ad feb6      		sbrs r11, 6
0002ae c001      		rjmp RotateLeft_Begin
0002af 9508      		ret
                 
                 RotateLeft_Begin:
                 
0002b0 e000      	ldi r16, 0
0002b1 df90      	rcall SetBlock
                 	
0002b2 9100 0424 	lds r16, block_rotation
0002b4 930f      	push r16
0002b5 950a      	dec r16
0002b6 3f0f      	cpi r16, 255
0002b7 f480      	brsh RotateLeft_Reset
                 
                 RotateLeft_Continue:
                 
0002b8 9300 0424 	sts block_rotation, r16
                 
                 	
0002ba 9100 0421 	lds r16, block_x
0002bc 9110 0420 	lds r17, block_y
0002be d0aa      	rcall check_collision
                 
0002bf 3000      	cpi r16, 0
0002c0 910f      	pop r16
0002c1 f011      	breq RotateLeft_End
                 
0002c2 9300 0424 	sts block_rotation, r16 ;prev rotation
                 
                 RotateLeft_End:
0002c4 9100 0422 	lds r16, block_color
0002c6 df7b      	rcall SetBlock
0002c7 9508      	ret
                 
                 RotateLeft_Reset:
0002c8 e003      	ldi r16, 3
0002c9 cfd1      	rjmp RotateRight_Continue
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveRight:
0002ca feb0      		sbrs r11, 0 
0002cb c001      		rjmp MoveRight_Begin
0002cc 9508      		ret
                 
                 MoveRight_Begin:
                 
0002cd e000      	ldi r16, 0
0002ce df73      	rcall SetBlock
                 
0002cf 9100 0421 	lds r16, block_x
0002d1 9110 0420 	lds r17, block_y
0002d3 9503      	inc r16
                 
0002d4 d094      	rcall check_collision
                 
                 
0002d5 3000      	cpi r16, 0
0002d6 f021      	breq MoveRightContinue
                 
                 
0002d7 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
0002d9 df68      	rcall SetBlock
                 
0002da 9508      	ret
                 
                 MoveRightContinue:
                 
0002db 9100 0421 	lds r16, block_x
0002dd 9503      	inc r16
0002de 9300 0421 	sts block_x, r16
                 
0002e0 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
0002e2 df5f      	rcall SetBlock
                 
0002e3 9508      	ret
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveLeft:
0002e4 feb1      		sbrs r11, 1 ; A
0002e5 c001      		rjmp MoveLeft_Begin
0002e6 9508      		ret
                 
                 MoveLeft_Begin:
                 
0002e7 e000      	ldi r16, 0
0002e8 df59      	rcall SetBlock
                 
0002e9 9100 0421 	lds r16, block_x
0002eb 9110 0420 	lds r17, block_y
0002ed 950a      	dec r16
                 
0002ee d07a      	rcall check_collision
                 
                 
0002ef 3000      	cpi r16, 0
0002f0 f021      	breq MoveLeftContinue
                 
                 
0002f1 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
0002f3 df4e      	rcall SetBlock
                 
0002f4 9508      	ret
                 	
                 MoveLeftContinue:
                 	
0002f5 e000      	ldi r16, 0  ; Delete prev block
0002f6 df4b      	rcall SetBlock
                 
0002f7 9100 0421 	lds r16, block_x
0002f9 950a      	dec r16
0002fa 9300 0421 	sts block_x, r16
                 
0002fc 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
0002fe df43      	rcall SetBlock
                 
0002ff 9508      	ret
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveDown:
                 		;sbrs r11, 2 
000300 c001      		rjmp MoveDown_Begin
000301 9508      		ret
                 
                 
                 MoveDown_Begin:
                 
000302 e000      	ldi r16, 0
000303 df3e      	rcall SetBlock
                 
000304 9100 0421 	lds r16, block_x
000306 9110 0420 	lds r17, block_y
000308 9513      	inc r17
                 
000309 d05f      	rcall check_collision
                 
                 
00030a 3000      	cpi r16, 0
00030b f031      	breq MoveDownContinue
                 
                 
00030c 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
00030e df33      	rcall SetBlock
                 
00030f e10d      	ldi r16, 29
000310 2e50      	mov r5, r16
                 
000311 9508      	ret
                 
                 MoveDownContinue:
                 
                 	;ldi r16, 0  ; Delete prev block
                 	;rcall SetBlock
                 
000312 9100 0420 	lds r16, block_y
000314 9503      	inc r16
000315 9300 0420 	sts block_y, r16
                 
000317 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
000319 df28      	rcall SetBlock
                 
00031a 9508      	ret
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 /*check_move_down:
                 		sbrs r11, 7 ; A
                 		rcall MoveDown
                 		ret
                 
                 MoveDown:
                 			push r0
                 			push r1
                 
                 
                 
                 			lds r16, block_y
                 			ldi r17, 32
                 			mul r16, r17 ; 32*y ->r0:r1
                 
                 				ldi Xl, LOW( 96+10 + (32*5) )
                 				ldi Xh, HIGH( 96+10 + (32*5) )
                 				
                 			add r0, Xl
                 			adc r1, Xh
                 
                 
                 			mov Xh, r1
                 			mov Xl, r0
                 
                 			lds r16, block_x
                 			ldi r17, 0
                 			add Xl, r16
                 			adc Xh, r17
                 
                 
                 			;; We've got multipled y pos
                 
                 			ldi r18, 21
                 			lds r16, block_y
                 			sub r18, r16
                 
                 			MoveDown_loop:
                 				adiw X, 32
                 				ld r17, X
                 
                 				cpi r17, 0
                 				brne MoveDownStop 
                 
                 		MoveDownStop_:
                 				inc r16            ; 1 clk
                 				cp r16, r19
                 				breq MoveDown_loop_    ; 1/2 clk
                 				rjmp MoveDown_loop     ; 2 clk
                 
                 			MoveDown_loop_:
                 				pop r1
                 				pop r0
                 				ret
                 
                 			MoveDownStop:
                 				push r16
                 				clr r16
                 				rcall SetBlock
                 				pop r16
                 				sts block_y, r16
                 
                 				lds r16, block_color
                 				rcall SetBlock
                 
                 				ldi r16, 0
                 				sts block_y, r16
                 
                 
                 	ldi r16, 6
                 	sts block_x, r16
                 
                 
                 				rjmp MoveDown_loop_
                 
                 
                 
                 */
                 
                 /*
                 		DrawMap
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 DrawMap:
00031b e00f      		ldi r16, 15
00031c ecad      		ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*4 )
00031d e0b0      		ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*4 )
00031e e01f      		ldi r17, 0x0f
                 	hor_loop_1:
                 
00031f 931d      		st X+, r17
000320 950a      		dec r16            ; 1 clk
000321 f009      		breq hor_loop_1_end    ; 1/2 clk
000322 cffc      		rjmp hor_loop_1     ; 2 clk
                 
                 	hor_loop_1_end:
000323 e105      		ldi r16, 21
000324 eea7      		ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*5 )
000325 e0b0      		ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*5 )
                 
                 	ver_loop:
                 
                 
000326 931c      		st X, r17
000327 961e      		adiw X, 14
000328 931c      		st X, r17
000329 961c      		adiw X, SCREEN_WIDTH-14
                 
                 
00032a 950a      		dec r16            ; 1 clk
00032b f009      		breq ver_loop_end    ; 1/2 clk
00032c cff9      		rjmp ver_loop     ; 2 clk
                 
                 	ver_loop_end:
                 
00032d e00f      		ldi r16, 15
00032e e0a9      		ldi Xl, LOW( 96+MAP_X + (SCREEN_WIDTH*26) )
00032f e0b3      		ldi Xh, HIGH( 96+MAP_X + (SCREEN_WIDTH*26) )
                 	hor_loop_2:
                 
000330 931d      		st X+, r17
                 
000331 950a      		dec r16            ; 1 clk
000332 f009      		breq DrawMap_    ; 1/2 clk
000333 cffc      		rjmp hor_loop_2     ; 2 clk
                 
                 DrawMap_:
000334 9508      	ret
                 
                 
                 /*
                 		DebugDrawCorners
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 DebugDrawCorners:
000335 e001      	ldi r16, 0b1
                 
000336 e6a0      	ldi Xl, LOW( 96 )
000337 e0b0      	ldi Xh, HIGH( 96 )
000338 930c      	st X, r16
                 
                 
000339 e002      	ldi r16, 0b10
00033a e7a9      	ldi Xl, LOW( 96+SCREEN_WIDTH-1)
00033b e0b0      	ldi Xh, HIGH( 96+SCREEN_WIDTH-1)
00033c 930c      	st X, r16
                 
                 
00033d e001      	ldi r16, 0b1
00033e e5a2      	ldi Xl, LOW( 96 +(SCREEN_WIDTH*29) )
00033f e0b3      	ldi Xh, HIGH( 96 +(SCREEN_WIDTH*29))
000340 930c      	st X, r16
                 
000341 e002      	ldi r16, 0b10
000342 e6ab      	ldi Xl, LOW( 96 +(SCREEN_WIDTH*29) +SCREEN_WIDTH-1)
000343 e0b3      	ldi Xh, HIGH( 96 +(SCREEN_WIDTH*29)+SCREEN_WIDTH-1)
000344 930c      	st X, r16
                 
000345 9508      	ret
                 
                 /*
                 		ClearScreen
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ClearScreen:
000346 ef00      	ldi r16, 240
000347 27bb      	clr Xh
000348 e6a0      	ldi Xl, 0x60
                 
                 	ClearLoop:
000349 922d      	st X+, r2
00034a 922d      	st X+, r2
00034b 922d      	st X+, r2
00034c 922d      	st X+, r2
00034d 950a      	dec r16            ; 1 clk
00034e f009      	breq ClearLoop_    ; 1/2 clk
00034f cff9      	rjmp ClearLoop     ; 2 clk
                 
                 ClearLoop_:
000350 9508      	ret
                 
                 
                 /*
                 		ClearMap
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ClearMap:
000351 e105      	ldi r16, 21
000352 eea8      	ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*5 +1)
000353 e0b0      	ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*5 +1)
                 
000354 e010      	ldi r17, 0b0000
                 	ClearMapLoop:
000355 931d      	st X+, r17
000356 931d      	st X+, r17
000357 931d      	st X+, r17
000358 931d      	st X+, r17
000359 931d      	st X+, r17
00035a 931d      	st X+, r17
00035b 931d      	st X+, r17
00035c 931d      	st X+, r17
00035d 931d      	st X+, r17
00035e 931d      	st X+, r17
00035f 931d      	st X+, r17
000360 931d      	st X+, r17
000361 931c      	st X, r17
                 
000362 961e      	adiw X, SCREEN_WIDTH-12
                 
000363 950a      	dec r16            ; 1 clk
000364 f009      	breq ClearMapLoop_    ; 1/2 clk
000365 cfef      	rjmp ClearMapLoop     ; 2 clk
                 
                 ClearMapLoop_:
000366 9220 0420 	sts block_y, r2
                 
000368 9508      	ret
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ; r16 - x, r17 - y
                 check_collision:
000369 e12a      	ldi r18, SCREEN_WIDTH
00036a 9f21      	mul r18, r17
                 	
00036b eea4      	ldi Xl, LOW( 96 + MAP_X+ (5*SCREEN_WIDTH)+1  - X_DELTA)
00036c e0b0      	ldi Xh, HIGH( 96 + MAP_X+ (5*SCREEN_WIDTH)+1  - X_DELTA)
                 
00036d 0e0a      	add r0, Xl
00036e 1e1b      	adc r1, Xh
                 
00036f 0e00      	add r0, r16
000370 1c12      	adc r1, r2
                 
                 
000371 2da0      	mov Xl, r0
000372 2db1      	mov Xh, r1
                 
                 	;; Flash pointer of block
                 
                 
000373 ecee      	ldi Zl, LOW(2*BLOCK_START)
000374 e0f7      	ldi Zh, HIGH(2*BLOCK_START)
                 
000375 9110 0423 	lds r17, block_type
                 	; block type * 16
                 	; 4x line
000377 0f11      	lsl r17
000378 0f11      	lsl r17
000379 0f11      	lsl r17
00037a 0f11      	lsl r17
                 
                 	
00037b 9120 0424 	lds r18, block_rotation
00037d 0f22      	lsl r18
00037e 0f22      	lsl r18
00037f 0f12      	add r17, r18
                 
000380 0fe1      	add Zl, r17
000381 1df2      	adc Zh, r2
                 
000382 2733      	clr r19
                 	;;; 
                 	; Temporary version
                 	;;;
                 
                 	; for (y;y<4;y++)
                 	; for (x;x<4;x++)
                 
000383 e014      		ldi r17, 4
                 	loop_CheckBlock:
000384 9125      		lpm r18, Z+
                 
000385 fd23      		sbrc r18, 3
000386 d00f      		rcall CheckPixel
000387 9611      		adiw X, 1
                 
000388 fd22      		sbrc r18, 2
000389 d00c      		rcall CheckPixel
00038a 9611      		adiw X, 1
                 
00038b fd21      		sbrc r18, 1
00038c d009      		rcall CheckPixel
00038d 9611      		adiw X, 1
                 
00038e fd20      		sbrc r18, 0
00038f d006      		rcall CheckPixel
                 		
000390 9657      		adiw X, SCREEN_WIDTH-3
                 
000391 951a      		dec r17
000392 f009      		breq CheckBlock_End
000393 cff0      		rjmp loop_CheckBlock
                 
                 		CheckBlock_End:
000394 2f03      		mov r16, r19
000395 9508      		ret
                 
                 
                 CheckPixel:
000396 910c      	ld r16, X
000397 3000      	cpi r16, 0x00
                 
000398 f011      	breq CheckPixel_no; no collision
                 
                 	; Collision
000399 ef3f      	ldi r19, 0xff
                 
00039a 9508      	ret
                 
                 CheckPixel_no:
00039b 9508      	ret
                 
                 /*check_collision:
                 	push r0
                 	push r1
                 	mov r2, r0
                 	ldi r18, 32
                 	mul r18, r17
                 	
                 	ldi Xl, LOW( 96 + 9+ (5*32)+1 )
                 	ldi Xh, HIGH( 96 + 9+ (5*32)+1 )
                 
                 	add r0, Xl
                 	adc r1, Xh
                 
                 	add r0, r16
                 	adc r1, r2
                 
                 
                 	mov Xl, r0
                 	mov Xh, r1
                 
                 	;;; 
                 	; Temporary version
                 	;;;
                 
                 	ld r17, X
                 	tst r17
                 	; if !0
                 	brne set_collision
                 	
                 	clr r16
                 
                 check_collision_continue:
                 	pop r1
                 	pop r0
                 	ret
                 
                 set_collision:
                 	ser r16
                 	rjmp check_collision_continue*/
                 
                 .include "Random.asm"
                 
                 ; No args.
                 RANDOM_init:
                 
                 	; Initialize ADC (for randomizing), PC5
00039c 98a5      	cbi DDRC, 5
                 
                 	; AREF, ADC5
00039d e005      	ldi r16, 5
00039e b907      	out ADMUX, r16
00039f ee05      	ldi r16, 0b11100101;(1<<ADEN)|(1<<ADSC)|(1<<ADIF)|(1<<ADPS0)
0003a0 b906      	out ADCSRA, r16
                 
0003a1 9508      	ret
                 
                 ; return r16 - 8bit random
                 RANDOM_get:
                 
0003a2 b104      	in r16, ADCL
0003a3 930f      	push r16
0003a4 b105      	in r16, ADCH
0003a5 910f      	pop r16
                 
0003a6 9508      	ret
                 .include "Pad.asm"
                 
                 
                 ; Information about buttons is stored in R10
                 PAD_init:
0003a7 9a8a      	sbi DDRD, PAD_LATCH
0003a8 988b      	cbi DDRD, PAD_DATA
0003a9 9a8c      	sbi DDRD, PAD_CLK
                 
0003aa 9892      	cbi PORTD, PAD_LATCH
0003ab 9a94      	sbi PORTD, PAD_CLK
0003ac 9a93      	sbi PORTD, PAD_DATA
0003ad 9508      	ret
                 
                 ; Reads pad state
                 ; return r10 - pad1_byte
                 ; 0bB A S S U D L R
                 ;       e t p o e i
                 ;       l a   w f g
                 ;       e r   n t h
                 ;       c t       t
                 ;       t
                 PAD_GetState:
0003ae 930f      		push r16
0003af 931f      		push r17
0003b0 932f      		push r18
                 
0003b1 9a92      		sbi PAD_PORT, PAD_LATCH
0003b2 e30c
0003b3 950a
0003b4 f009
0003b5 cffd      		delay200ns 60 ;12us
0003b6 9892      		cbi PAD_PORT, PAD_LATCH
                 
0003b7 e028      		ldi r18, 8
0003b8 2711      		clr r17
                 	; 8bits
                 	GetPadState_loop:
                 
0003b9 e30c
0003ba 950a
0003bb f009
0003bc cffd      		delay200ns 60 ;6us
0003bd 9894      		cbi PAD_PORT, PAD_CLK
                 	
0003be 9b83      		sbis PAD_PIN, PAD_DATA ; pominie, jezeli nienacisniety
0003bf d00e      		rcall button_pressed
                 
0003c0 e30c
0003c1 950a
0003c2 f009
0003c3 cffd      		delay200ns 60 ;6us
0003c4 9a94      		sbi PAD_PORT, PAD_CLK
                 
                 	GetPadState_continue:
                 
0003c5 952a      		dec r18
0003c6 f011      		breq GetPadState_end
0003c7 0f11      		lsl r17 ; xxxxxxx1 -> xxxxxx1y
0003c8 cff0      		rjmp GetPadState_loop
                 
                 	GetPadState_end:
0003c9 2ea1      	mov r10, r17
                 
0003ca 912f      	pop r18
0003cb 911f      	pop r17
0003cc 910f      	pop r16
0003cd 9508      	ret
                 
                 	button_pressed:
0003ce 6011      		ori r17, 1
0003cf 9508      		ret
                 .include "Uart.asm"
                 
                 .endif
                 .ifndef F_CPU
                 .endif
                 
                 
                 ; No args. F_CPU defined required
                 UART_init:
0003d0 e000      	ldi r16, high(F_CPU/16/F_UART-1 )
0003d1 bd00      	out UBRRH, r16
0003d2 e104      	ldi r16, low(F_CPU/16/F_UART-1)
0003d3 b909      	out UBRRL, r16
                 
0003d4 e108      	ldi r16, (1<<RXEN)|(1<<TXEN)
0003d5 b90a      	out UCSRB, r16
                 
                 	; 8N1
0003d6 e806      	ldi r16, (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0); ;8bit
0003d7 bd00      	out UCSRC, r16
                 
0003d8 9508      	ret
                 
                 ; r16 - byte
                 UART_putc:
0003d9 9b5d      	sbis UCSRA, UDRE
0003da cffe      	rjmp UART_putc
                 
0003db b90c      	out UDR, r16
0003dc 9508      	ret
                 
                 ; Z - String address
                 UART_puts:
                 	; Z -> r0
0003dd 9105      	lpm r16, Z+
0003de 3000      	cpi r16, 0
0003df f011      	breq UART_puts_end
                 
0003e0 dff8      	rcall UART_putc
0003e1 cffb      	rjmp UART_puts
                 
                 UART_puts_end:
0003e2 9508      	ret
                 
                 ; r16 - byte
                 UART_getc:
0003e3 9b5f      	sbis UCSRA, RXC
0003e4 cffe      	rjmp UART_getc
                 
0003e5 b10c      	in r16, UDR
0003e6 9508      	ret
                 
                 .include "blocks.asm"
                 
                 BLOCK_START:
                 ;XX
                 ;XX
                 .DB \
                  0b0110, \
                  0b0110, \
0003e7 0606       0b0000, \
                  0b0000, \
                 \
0003e8 0000       0b0110, \
                  0b0110, \
0003e9 0606       0b0000, \
                  0b0000, \
                 \
0003ea 0000       0b0110, \
                  0b0110, \
0003eb 0606       0b0000, \
                  0b0000, \
                 \
0003ec 0000       0b0110, \
                  0b0110, \
0003ed 0606       0b0000, \
0003ee 0000       0b0000
                 
                 ;X
                 ;X
                 ;X
                 ;X
                 .DB \
                  0b0010,\
                  0b0010,\
0003ef 0202       0b0010,\
                  0b0010,\
                 \
0003f0 0202       0b1111, \
                  0b0000, \
0003f1 000f       0b0000, \
                  0b0000, \
                 \
0003f2 0000       0b0010,\
                  0b0010,\
0003f3 0202       0b0010,\
                  0b0010,\
                 \
0003f4 0202       0b1111, \
                  0b0000, \
0003f5 000f       0b0000, \
0003f6 0000       0b0000
                 
                 
                 
                 
                 ; X
                 ;XXX
                 .DB \
                  0b0010, \
                  0b0111, \
0003f7 0702       0b0000, \
                  0b0000, \
                 \
0003f8 0000       0b0010, \
                  0b0011, \
0003f9 0302       0b0010, \
                  0b0000, \
                 \
0003fa 0002       0b0111, \
                  0b0010, \
0003fb 0207       0b0000, \
                  0b0000, \
                 \
0003fc 0000       0b0010, \
                  0b0110, \
0003fd 0602       0b0010, \
0003fe 0002       0b0000
                 
                 
                 
                 
                 ;X
                 ;XX
                 ; X
                 .DB \
                  0b0100, \
                  0b0110, \
0003ff 0604       0b0010, \
                  0b0000, \
                 \
000400 0002       0b0011, \
                  0b0110, \
000401 0603       0b0000, \
                  0b0000, \
                 \
000402 0000       0b0100, \
                  0b0110, \
000403 0604       0b0010, \
                  0b0000, \
                 \
000404 0002       0b0011, \
                  0b0110, \
000405 0603       0b0000, \
000406 0000       0b0000
                 
                 
                 
                 ; X
                 ;XX
                 ;X
                 .DB \
                  0b0010, \
                  0b0110, \
000407 0602       0b0100, \
                  0b0000, \
                 \
000408 0004       0b0110, \
                  0b0011, \
000409 0306       0b0000, \
                  0b0000, \
                 \
00040a 0000       0b0010, \
                  0b0110, \
00040b 0602       0b0100, \
                  0b0000, \
                 \
00040c 0004       0b0110, \
                  0b0011, \
00040d 0306       0b0000, \
00040e 0000       0b0000
                 
                 
                 ;X 
                 ;X 
                 ;XX
                 
                 .DB \
                  0b0010, \
                  0b0010, \
00040f 0202       0b0011, \
                  0b0000, \
                 \
000410 0003       0b0000, \
                  0b0111, \
000411 0700       0b0100, \
                  0b0000, \
                 \
000412 0004       0b0011, \
                  0b0001, \
000413 0103       0b0001, \
                  0b0000, \
                 \
000414 0001       0b0000, \
                  0b0001, \
000415 0100       0b0111, \
000416 0007       0b0000
                 
                 
                 
                 
                 ; X 
                 ; X 
                 ;XX
                 .DB \
                  0b0001, \
                  0b0001, \
000417 0101       0b0011, \
                  0b0000, \
                 \
000418 0003       0b0000, \
                  0b0100, \
000419 0400       0b0111, \
                  0b0000, \
                 \
00041a 0007       0b0011, \
                  0b0010, \
00041b 0203       0b0010, \
                  0b0000, \
                 \
00041c 0002       0b0000, \
                  0b0111, \
00041d 0700       0b0001, \
00041e 0001       0b0000 
                  
                 COLORS:
                 .DB \
                  0b0100, \
                  0b0001, \
00041f 0104       0b0011, \
                  0b1010, \
000420 0a03       0b1101, \
                  0b1100, \
000421 0c0d
D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm(191): warning: .cseg .db misalignment - padding zero byte
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(937): 'D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm' included form here
000422 0009       0b1001
                 
                 
                 
                 ; BRUTE
                 .org 4096/2
                 TILES:
                 ; 0xAB
                 ; BABA
                 
                 .DB 0x00, 0x00,\
000800 0000          0x00, 0x00,\
000801 0000          0x00, 0x00,\
000802 0000
000803 0000          0x00, 0x00
                 
                 .DB 0x99, 0x19,\
000804 1999          0x19, 0x01,\
000805 0119          0x19, 0x01,\
000806 0119
000807 0001          0x01, 0x00
                 
                 .DB 0xaa, 0x2a,\
000808 2aaa          0x2a, 0x02,\
000809 022a          0x2a, 0x02,\
00080a 022a
00080b 0002          0x02, 0x00
                 
                 
                 .DB 0xbb, 0x3b,\
00080c 3bbb          0x3b, 0x03,\
00080d 033b          0x3b, 0x03,\
00080e 033b
00080f 0003          0x03, 0x00
                 
                 .DB 0xcc, 0x4c,\
000810 4ccc          0x4c, 0x04,\
000811 044c          0x4c, 0x04,\
000812 044c
000813 0004          0x04, 0x00
                 
                 .DB 0xdd, 0x5d,\
000814 5ddd          0x5d, 0x05,\
000815 055d          0x5d, 0x05,\
000816 055d
000817 0005          0x05, 0x00
                 
                 .DB 0xee,0x6e,\
000818 6eee          0x6e, 0x06,\
000819 066e          0x6e, 0x06,\
00081a 066e
00081b 0006          0x06, 0x00
                 
                 .DB 0x77, 0x7f,\
00081c 7f77          0x7f, 0x07,\
00081d 077f          0x7f, 0x07,\
00081e 077f
00081f 0007          0x07, 0x00
                 
                 .DB 0x99, 0x19,\
000820 1999          0x19, 0x01,\
000821 0119          0x19, 0x01,\
000822 0119
000823 0001          0x01, 0x00
                 
                 .DB 0xaa, 0x2a,\
000824 2aaa          0x2a, 0x02,\
000825 022a          0x2a, 0x02,\
000826 022a
000827 0002          0x02, 0x00
                 
                 
                 .DB 0xbb, 0x3b,\
000828 3bbb          0x3b, 0x03,\
000829 033b          0x3b, 0x03,\
00082a 033b
00082b 0003          0x03, 0x00
                 
                 .DB 0xcc, 0x4c,\
00082c 4ccc          0x4c, 0x04,\
00082d 044c          0x4c, 0x04,\
00082e 044c
00082f 0004          0x04, 0x00
                 
                 .DB 0xdd, 0x5d,\
000830 5ddd          0x5d, 0x05,\
000831 055d          0x5d, 0x05,\
000832 055d
000833 0005          0x05, 0x00
                 
                 .DB 0xee,0x6e,\
000834 6eee          0x6e, 0x06,\
000835 066e          0x6e, 0x06,\
000836 066e
000837 0006          0x06, 0x00
                 
                 .DB 0x77, 0x7f,\
000838 7f77          0x7f, 0x07,\
000839 077f          0x7f, 0x07,\
00083a 077f
00083b 0007          0x07, 0x00
                 
                 .DB 0xFF, 0x7F,\
00083c 7fff          0x7F, 0x07,\
00083d 077f          0x7F, 0x07,\
00083e 077f
00083f 000f          0x0F, 0x00
                 /*
                 .DB 0x44, 0x44,\
                     0x44, 0x44,\
                     0x44, 0x44,\
                     0x44, 0x44
                 
                 .DB 0x55, 0x55,\
                     0x55, 0x55,\
                     0x55, 0x55,\
                     0x55, 0x55
                 
                 .DB 0x66, 0x66,\
                     0x66, 0x66,\
                     0x66, 0x66,\
                     0x66, 0x66
                 
                 	.DB 0x77, 0x77,\
                     0x77, 0x77,\
                     0x77, 0x77,\
                     0x77, 0x77
                 
                 	.DB 0x88, 0x88,\
                     0x88, 0x88,\
                     0x88, 0x88,\
                     0x88, 0x88
                 
                 	.DB 0x99, 0x99,\
                     0x99, 0x99,\
                     0x99, 0x99,\
                     0x99, 0x99
                 
                 .DB 0xAA, 0xAA,\
                     0xAA, 0xAA,\
                     0xAA, 0xAA,\
                     0xAA, 0xAA
                 
                 	.DB 0xBB, 0xBB,\
                     0xBB, 0xBB,\
                     0xBB, 0xBB,\
                     0xBB, 0xBB
                 
                 	.DB 0xCC, 0xCC,\
                     0xCC, 0xCC,\
                     0xCC, 0xCC,\
                     0xCC, 0xCC
                 
                 	.DB 0xDD, 0xDD,\
                     0xDD, 0xDD,\
                     0xDD, 0xDD,\
                     0xDD, 0xDD
                 
                 	.DB 0xEE, 0xEE,\
                     0xEE, 0xEE,\
                     0xEE, 0xEE,\
                     0xEE, 0xEE
                 
                 	.DB 0xFF, 0xFF,\
                     0xFF, 0xFF,\
                     0xFF, 0xFF,\
                     0xFF, 0xFF*/
                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  29 r1 :   3 r2 :  16 r3 :   2 r4 :   0 r5 :   4 r6 :   2 r7 :  27 
r8 :   0 r9 :   0 r10:   8 r11:   6 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 186 r17:  52 r18:  24 r19:   3 r20: 108 r21: 106 r22:  47 r23:   4 
r24:   8 r25:   6 r26:  14 r27:  14 r28:   4 r29:   4 r30:  88 r31:  36 
x  :  39 y  :  29 z  :  83 
Registers used: 28 out of 35 (80.0%)

ATmega8 instruction use summary:
.lds  :   0 .sts  :   0 adc   :   7 add   :  35 adiw  :  15 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :  26 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 breq  :  30 brge  :   0 brhc  :   0 brhs  :   0 
brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 brne  :   1 
brpl  :   0 brsh  :   6 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 
bset  :   0 bst   :   0 cbi   :   9 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :  12 cls   :   0 clt   :   0 clv   :   0 
clz   :   0 com   :   0 cp    :   0 cpc   :   4 cpi   :  23 cpse  :   0 
dec   :  16 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   5 inc   :  11 ld    :  27 ldd   :   0 ldi   :  92 
lds   :  35 lpm   :  59 lsl   :  13 lsr   :   2 mov   :  16 movw  :  26 
mul   :  27 muls  :   0 mulsu :   0 neg   :   0 nop   :   5 or    :   0 
ori   :   1 out   : 127 pop   :  14 push  :  13 rcall :  51 ret   :  34 
reti  :   2 rjmp  :  42 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  11 sbic  :   0 sbis  :   3 sbiw  :   0 sbr   :   0 sbrc  :  14 
sbrs  :   5 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   2 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  26 std   :   0 sts   :  21 sub   :   0 subi  :   0 swap  :  52 
tst   :   0 wdr   :   0 
Instructions used: 45 out of 110 (40.9%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x001080   1964    248   2212    8192  27.0%
[.dseg] 0x000060 0x000425      0      5      5    1024   0.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 1 warnings
