5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always5.1.vcd -o always5.1.cdd -v always5.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" always5.1.v 1 34 1
2 1 6 1f001f 14 1 c 0 0 c
2 2 6 17001d 0 2a 20000 0 0 1 2 2
2 3 6 17001f 14 28 20008 1 2 1 2 2
2 4 6 140014 f 1 c 0 0 b
2 5 6 c0012 0 2a 20000 0 0 1 2 2
2 6 6 c0014 f 27 20008 4 5 1 2 2
2 7 6 90009 3 1 c 0 0 a
2 8 6 90009 0 2a 20000 0 0 1 2 2
2 9 6 90009 3 29 20008 7 8 1 2 2
2 10 6 90014 11 2b 20008 6 9 1 2 2
2 11 6 9001f 36 2b 2100a 3 10 1 2 2
2 12 6 280028 13 1 c 0 0 d
2 13 6 270027 13 1b 2000c 12 0 1 2 1102
2 14 6 220022 0 1 400 0 0 d
2 15 6 220028 13 38 600e 13 14
1 a 3 30004 1 0 0 0 1 33 1102
1 b 4 30004 1 0 0 0 1 33 1102
1 c 4 30007 1 0 0 0 1 33 1102
1 d 4 3000a 1 0 0 0 1 33 1102
4 15 11 11
4 11 15 0
3 1 main.$u0 "main.$u0" always5.1.v 0 32 1
3 1 main.$u0.$u1 "main.$u0.$u1" always5.1.v 0 26 1
