<html>
<head>
<meta charset="UTF-8">
<title>Vl-endinfo-p</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-ENDINFO-P">Click for Vl-endinfo-p in the Full Manual</a></h3>

<p>Temporary structure created to parse named endings like 
<span class="v">endmodule : foo</span>.</p><p><span class="tt">(vl-endinfo-p x)</span> is a <a href="STD____DEFAGGREGATE.html">defaggregate</a> of the following fields.</p><ul>
<li>
<span class="tt">name</span>  The name we matched after the colon, e.g., <span class="v">foo</span> above.<br><font color="#606060">Invariant <span class="v">(<a href="ACL2____MAYBE-STRINGP.html">maybe-stringp</a> name)</span>.</font>
</li> 
<li>
<span class="tt">loc</span>  The location of this name, for mismatch reporting.<br><font color="#606060">Invariant <span class="v">(<a href="VL____VL-LOCATION-P.html">vl-location-p</a> loc)</span>.</font>
</li> 
</ul><p>Source link: vl-endinfo-p</p><p>SystemVerilog allows many syntactic constructs such as modules, 
user-defined primitives, programs, packages, etc., to optionally be closed 
using a verbose syntax that repeats the name.  For instance, one can write:</p> 
 
<pre class="code">module foo (...);
  ...
endmodule : foo     // &lt;-- named ending</pre> 
 
<p>The ending name must match or it's an error, see "Block Names", Section 
9.3.4 of the SystemVerilog-2012 spec.  Note that these named endings aren't 
allowed in Verilog-2005.</p> 
 
<p>An <span class="v">vl-endinfo-p</span> structure is just a temporary structure used by our 
parser when we encounter such an ending.</p>
</body>
</html>
