<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRABALHO_FINAL_EMBARCADOS: src/ASF/sam0/utils/cmsis/samd21/include/component/dsu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TRABALHO_FINAL_EMBARCADOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_48df721a600249707234158a96c7fafb.html">ASF</a></li><li class="navelem"><a class="el" href="dir_7cfca43fdac2a4c30da32869189975e9.html">sam0</a></li><li class="navelem"><a class="el" href="dir_1acdffdfd67a16295b6d270d65b858e0.html">utils</a></li><li class="navelem"><a class="el" href="dir_908d54dc55adc28dc59e889cd891cf71.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_af279d8ef37147066f46c5173239084c.html">samd21</a></li><li class="navelem"><a class="el" href="dir_d1c0e4a3971422dc242819d65e377d24.html">include</a></li><li class="navelem"><a class="el" href="dir_07c543b2e1bcb1d3a5634ae36d31c54f.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dsu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2dsu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAMD21_DSU_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAMD21_DSU_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DSU_U2209</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REV_DSU                     0x203</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- DSU_CTRL : (DSU Offset: 0x0000) ( /W  8) Control -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a73a94d5d5c3dc5b218c6bc1e4bc6165d">   60</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a73a94d5d5c3dc5b218c6bc1e4bc6165d">SWRST</a>:1;          </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a97980a8d19e1c87006e54c0a0d30972e">   61</a></span>&#160;    uint8_t  :1;               </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a9a351c7d3ed4db72fe199f29441b24e4">   62</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a9a351c7d3ed4db72fe199f29441b24e4">CRC</a>:1;            </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a0b11d4226d2417422ef909e10ed17bc9">   63</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a0b11d4226d2417422ef909e10ed17bc9">MBIST</a>:1;          </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#a197b7e23186112885542ca537e8083ba">   64</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___c_t_r_l___type.html#a197b7e23186112885542ca537e8083ba">CE</a>:1;             </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#aa9101a767b137142f96f342663dd7bab">   65</a></span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  } bit;                       </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="union_d_s_u___c_t_r_l___type.html#aead0ceef9a72bc2e2e07d865be80b89c">   67</a></span>&#160;  uint8_t <a class="code" href="union_d_s_u___c_t_r_l___type.html#aead0ceef9a72bc2e2e07d865be80b89c">reg</a>;                 </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;} <a class="code" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga16d35bf197958eb309724f1d0fd8e842">   71</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_OFFSET             0x0000       </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2d27ac9a8ec8798ed407281b387c2fd0">   72</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_RESETVALUE         0x00ul       </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2d08bbc3f34f53bc95415ac1c3d2ae72">   74</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST_Pos          0            </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST              (0x1ul &lt;&lt; DSU_CTRL_SWRST_Pos)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga3f42a18f629eccf5698c46d591b827bc">   76</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC_Pos            2            </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC                (0x1ul &lt;&lt; DSU_CTRL_CRC_Pos)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae2f8bb8c8fde9739e8e15e76b5a052fc">   78</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST_Pos          3            </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST              (0x1ul &lt;&lt; DSU_CTRL_MBIST_Pos)</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaef5ca1fd2f78e579bae1661fb54ccae7">   80</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_CE_Pos             4            </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DSU_CTRL_CE                 (0x1ul &lt;&lt; DSU_CTRL_CE_Pos)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gad7cc167d8a8791942e3149bd93278134">   82</a></span>&#160;<span class="preprocessor">#define DSU_CTRL_MASK               0x1Dul       </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_STATUSA : (DSU Offset: 0x0001) (R/W  8) Status A -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html">   86</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aff619e1a118784b3e8600a50128db18c">   88</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aff619e1a118784b3e8600a50128db18c">DONE</a>:1;           </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aa8f9dffc31935fc4537884bf167786df">   89</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aa8f9dffc31935fc4537884bf167786df">CRSTEXT</a>:1;        </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a23415dfa2ba81d7e98774bd358c40db8">   90</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a23415dfa2ba81d7e98774bd358c40db8">BERR</a>:1;           </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aba8f270d5cf8d7fee472b5888bea81b8">   91</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#aba8f270d5cf8d7fee472b5888bea81b8">FAIL</a>:1;           </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a8fefe4470a39f6ef4547a501dbf028b0">   92</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a8fefe4470a39f6ef4547a501dbf028b0">PERR</a>:1;           </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#ad940916414d8eba905957b05b8900090">   93</a></span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  } bit;                       </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a6c012a1306fb8f409347e5a8a333998a">   95</a></span>&#160;  uint8_t <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html#a6c012a1306fb8f409347e5a8a333998a">reg</a>;                 </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;} <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga5bbcb19f47173c3bdee8ce58b612eac0">   99</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_OFFSET          0x0001       </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga39ce3f6cadacf2ea11a0e8ab5d6bcd4b">  100</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga608007c6aa3ae0221483e370d9ca999b">  102</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE_Pos        0            </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE            (0x1ul &lt;&lt; DSU_STATUSA_DONE_Pos)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab5c6d644e1ec7f67cf2a9ad97a5262a2">  104</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT_Pos     1            </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT         (0x1ul &lt;&lt; DSU_STATUSA_CRSTEXT_Pos)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gafa02b78e838184c6f5a895f0f16c213a">  106</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR_Pos        2            </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR            (0x1ul &lt;&lt; DSU_STATUSA_BERR_Pos)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga379cd81ca596d64fff4cdf4cd0642e9d">  108</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL_Pos        3            </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL            (0x1ul &lt;&lt; DSU_STATUSA_FAIL_Pos)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2d5f7f64db290d822709d358b9d8baf6">  110</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR_Pos        4            </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR            (0x1ul &lt;&lt; DSU_STATUSA_PERR_Pos)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga054a84324fddaaecb1b58f35c2314bc7">  112</a></span>&#160;<span class="preprocessor">#define DSU_STATUSA_MASK            0x1Ful       </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_STATUSB : (DSU Offset: 0x0002) (R/   8) Status B -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html">  116</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a9db72198105203a1f2a2408e0cea70d9">  118</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a9db72198105203a1f2a2408e0cea70d9">PROT</a>:1;           </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#aad7ae489397e242eeaa42e11e32654ec">  119</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#aad7ae489397e242eeaa42e11e32654ec">DBGPRES</a>:1;        </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#ad3344aa28fed34c08fe7c730282fb40d">  120</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#ad3344aa28fed34c08fe7c730282fb40d">DCCD0</a>:1;          </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a3d465bfe936ba897bb74af320f5cc41a">  121</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a3d465bfe936ba897bb74af320f5cc41a">DCCD1</a>:1;          </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a8d1bbe448ed8ffb57221323c43f585c3">  122</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a8d1bbe448ed8ffb57221323c43f585c3">HPE</a>:1;            </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a204d4c32c3f4708b2e7747717d1645f2">  123</a></span>&#160;    uint8_t  :3;               </div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  } bit;                       </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    uint8_t  :2;               </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a952de07a52a1d8d6e928126ebcbc6d7b">  127</a></span>&#160;    uint8_t  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a952de07a52a1d8d6e928126ebcbc6d7b">DCCD</a>:2;           </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#a7639bdd3ca46a925307b2b86e0066999">  128</a></span>&#160;    uint8_t  :4;               </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  } vec;                       </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="union_d_s_u___s_t_a_t_u_s_b___type.html#aa96f9c8c3695cc1a4535a02983201946">  130</a></span>&#160;  uint8_t <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html#aa96f9c8c3695cc1a4535a02983201946">reg</a>;                 </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;} <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga6633a1098b38470e1cefd46795f0cf93">  134</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_OFFSET          0x0002       </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaef2faaac59541260b63b58569da04dee">  135</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_RESETVALUE      0x10ul       </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gacd0a6b404b8ba52afe784b653e1b4ee7">  137</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT_Pos        0            </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT            (0x1ul &lt;&lt; DSU_STATUSB_PROT_Pos)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga36bd47009661963b8c71c9dc4cb62ecb">  139</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES_Pos     1            </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES         (0x1ul &lt;&lt; DSU_STATUSB_DBGPRES_Pos)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gadc27fc361eacd9fdd30cad6459bdc7c4">  141</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0_Pos       2            </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0           (1 &lt;&lt; DSU_STATUSB_DCCD0_Pos)</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga43c23fdfaa496f809db2e9b7d0bea8a9">  143</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1_Pos       3            </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1           (1 &lt;&lt; DSU_STATUSB_DCCD1_Pos)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga93a180646ddd3ecc99793ef1b5bde5aa">  145</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD_Pos        2            </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD_Msk        (0x3ul &lt;&lt; DSU_STATUSB_DCCD_Pos)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD(value)     (DSU_STATUSB_DCCD_Msk &amp; ((value) &lt;&lt; DSU_STATUSB_DCCD_Pos))</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga99433528b614cd9294b33c828a1a5003">  148</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE_Pos         4            </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE             (0x1ul &lt;&lt; DSU_STATUSB_HPE_Pos)</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga81d42e65d6d856087a32f89cd8ebcc23">  150</a></span>&#160;<span class="preprocessor">#define DSU_STATUSB_MASK            0x1Ful       </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_ADDR : (DSU Offset: 0x0004) (R/W 32) Address -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html">  154</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html#a2291cd2026bf9c9071a749560e500169">  156</a></span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html#af80527c464042fc13266915c73e62ef4">  157</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___a_d_d_r___type.html#af80527c464042fc13266915c73e62ef4">ADDR</a>:30;          </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  } bit;                       </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="union_d_s_u___a_d_d_r___type.html#a21c57af42627a2ac52a4e1599582c241">  159</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___a_d_d_r___type.html#a21c57af42627a2ac52a4e1599582c241">reg</a>;                </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;} <a class="code" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gabf4bde31f974267a5be16e838fb4c385">  163</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_OFFSET             0x0004       </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga20348917b1dead19b4cf118c7470c2e4">  164</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga028619d29a30f3abc4ff67ce0797952c">  166</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR_Pos           2            </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR_Msk           (0x3FFFFFFFul &lt;&lt; DSU_ADDR_ADDR_Pos)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR(value)        (DSU_ADDR_ADDR_Msk &amp; ((value) &lt;&lt; DSU_ADDR_ADDR_Pos))</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gadfb5c4d624bfbe3736315ad712fc3238">  169</a></span>&#160;<span class="preprocessor">#define DSU_ADDR_MASK               0xFFFFFFFCul </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_LENGTH : (DSU Offset: 0x0008) (R/W 32) Length -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="union_d_s_u___l_e_n_g_t_h___type.html">  173</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="union_d_s_u___l_e_n_g_t_h___type.html#a470b7f7a7c53103929dfeb355678b0a2">  175</a></span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="union_d_s_u___l_e_n_g_t_h___type.html#adadf43167c8c012916cd60e1916a93f3">  176</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html#adadf43167c8c012916cd60e1916a93f3">LENGTH</a>:30;        </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  } bit;                       </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="union_d_s_u___l_e_n_g_t_h___type.html#a6c1bdd63165dd29edf1dc8a4d775cffb">  178</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html#a6c1bdd63165dd29edf1dc8a4d775cffb">reg</a>;                </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;} <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa51326ede30d0596a90a8758846527b9">  182</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_OFFSET           0x0008       </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga055ab4dd190617fd309ed8db03c185ac">  183</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_RESETVALUE       0x00000000ul </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga6aa7babac0719eb769c08ca1a945aa57">  185</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH_Pos       2            </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH_Msk       (0x3FFFFFFFul &lt;&lt; DSU_LENGTH_LENGTH_Pos)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH(value)    (DSU_LENGTH_LENGTH_Msk &amp; ((value) &lt;&lt; DSU_LENGTH_LENGTH_Pos))</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1bdb22215616287bf9f8ee6b97e7f803">  188</a></span>&#160;<span class="preprocessor">#define DSU_LENGTH_MASK             0xFFFFFFFCul </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DATA : (DSU Offset: 0x000C) (R/W 32) Data -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="union_d_s_u___d_a_t_a___type.html">  192</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="union_d_s_u___d_a_t_a___type.html#a0793b4370bb1175b9222fa2ec65667b7">  194</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_a_t_a___type.html#a0793b4370bb1175b9222fa2ec65667b7">DATA</a>:32;          </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  } bit;                       </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="union_d_s_u___d_a_t_a___type.html#a951faee0c32af5210e62a071cc0afe96">  196</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___d_a_t_a___type.html#a951faee0c32af5210e62a071cc0afe96">reg</a>;                </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;} <a class="code" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga723e04c18648c402a75cce7e93de351a">  200</a></span>&#160;<span class="preprocessor">#define DSU_DATA_OFFSET             0x000C       </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga3a9b805b6870ba197f179b0c6cc366ab">  201</a></span>&#160;<span class="preprocessor">#define DSU_DATA_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga035409bf73a654618f87c65e2742bc35">  203</a></span>&#160;<span class="preprocessor">#define DSU_DATA_DATA_Pos           0            </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define DSU_DATA_DATA_Msk           (0xFFFFFFFFul &lt;&lt; DSU_DATA_DATA_Pos)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define DSU_DATA_DATA(value)        (DSU_DATA_DATA_Msk &amp; ((value) &lt;&lt; DSU_DATA_DATA_Pos))</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga8ef0cc4d206f8b748482d8f40d4743e5">  206</a></span>&#160;<span class="preprocessor">#define DSU_DATA_MASK               0xFFFFFFFFul </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DCC : (DSU Offset: 0x0010) (R/W 32) Debug Communication Channel n -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_c___type.html">  210</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_c___type.html#a7be3abb1e94c3dae4c10b6a4ce5253de">  212</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_c_c___type.html#a7be3abb1e94c3dae4c10b6a4ce5253de">DATA</a>:32;          </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  } bit;                       </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="union_d_s_u___d_c_c___type.html#ae3e5ccae0e39ab81ad4667dc5dab6f66">  214</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___d_c_c___type.html#ae3e5ccae0e39ab81ad4667dc5dab6f66">reg</a>;                </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;} <a class="code" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga79bf45c7c66b3d6ce28c7c9f9e6b3b89">  218</a></span>&#160;<span class="preprocessor">#define DSU_DCC_OFFSET              0x0010       </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf005efb1f6ed05574d398463365093b8">  219</a></span>&#160;<span class="preprocessor">#define DSU_DCC_RESETVALUE          0x00000000ul </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga5d96d9ba36151557c8211afc631280c6">  221</a></span>&#160;<span class="preprocessor">#define DSU_DCC_DATA_Pos            0            </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define DSU_DCC_DATA_Msk            (0xFFFFFFFFul &lt;&lt; DSU_DCC_DATA_Pos)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define DSU_DCC_DATA(value)         (DSU_DCC_DATA_Msk &amp; ((value) &lt;&lt; DSU_DCC_DATA_Pos))</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga68f123ca6976eeb7b1320d0075b315d2">  224</a></span>&#160;<span class="preprocessor">#define DSU_DCC_MASK                0xFFFFFFFFul </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_DID : (DSU Offset: 0x0018) (R/  32) Device Identification -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html">  228</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a6b84fbd4364f870cc96a9da2fe7fe02b">  230</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a6b84fbd4364f870cc96a9da2fe7fe02b">DEVSEL</a>:8;         </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#aa5a2580fa69f97b349dba6650dfec919">  231</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#aa5a2580fa69f97b349dba6650dfec919">REVISION</a>:4;       </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#aa98a458040daf79582a83e77c0a55a5d">  232</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#aa98a458040daf79582a83e77c0a55a5d">DIE</a>:4;            </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a0705eab15d8481c0a60ae42e3443e260">  233</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a0705eab15d8481c0a60ae42e3443e260">SERIES</a>:6;         </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#ae329ed8257c1c69521338457e471f8c9">  234</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a391b0d47c1bbd48442298eaabe71ca61">  235</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a391b0d47c1bbd48442298eaabe71ca61">FAMILY</a>:5;         </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a090fd5a629b80d2adfcb388b825b8dd8">  236</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a090fd5a629b80d2adfcb388b825b8dd8">PROCESSOR</a>:4;      </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  } bit;                       </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="union_d_s_u___d_i_d___type.html#a56e43c203792644e8b50621c3d1dd7d6">  238</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___d_i_d___type.html#a56e43c203792644e8b50621c3d1dd7d6">reg</a>;                </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;} <a class="code" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1f8a682ec241602def0bb6f06481e4ed">  242</a></span>&#160;<span class="preprocessor">#define DSU_DID_OFFSET              0x0018       </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf7877874825444352e8c546a2e1a2595">  244</a></span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL_Pos          0            </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL_Msk          (0xFFul &lt;&lt; DSU_DID_DEVSEL_Pos)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL(value)       (DSU_DID_DEVSEL_Msk &amp; ((value) &lt;&lt; DSU_DID_DEVSEL_Pos))</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gadf8c7ee986cf2cceec0a4d82efb513a2">  247</a></span>&#160;<span class="preprocessor">#define DSU_DID_REVISION_Pos        8            </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define DSU_DID_REVISION_Msk        (0xFul &lt;&lt; DSU_DID_REVISION_Pos)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define DSU_DID_REVISION(value)     (DSU_DID_REVISION_Msk &amp; ((value) &lt;&lt; DSU_DID_REVISION_Pos))</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gacd344f630eefc7e02ceb5f8210017b8b">  250</a></span>&#160;<span class="preprocessor">#define DSU_DID_DIE_Pos             12           </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define DSU_DID_DIE_Msk             (0xFul &lt;&lt; DSU_DID_DIE_Pos)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define DSU_DID_DIE(value)          (DSU_DID_DIE_Msk &amp; ((value) &lt;&lt; DSU_DID_DIE_Pos))</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7f9f64f65c0ec3d507ba5bc03b1a9b68">  253</a></span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_Pos          16           </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_Msk          (0x3Ful &lt;&lt; DSU_DID_SERIES_Pos)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define DSU_DID_SERIES(value)       (DSU_DID_SERIES_Msk &amp; ((value) &lt;&lt; DSU_DID_SERIES_Pos))</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga738ead915cfef1cb2261b900bc2125e7">  256</a></span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_Pos          23           </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_Msk          (0x1Ful &lt;&lt; DSU_DID_FAMILY_Pos)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY(value)       (DSU_DID_FAMILY_Msk &amp; ((value) &lt;&lt; DSU_DID_FAMILY_Pos))</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf39e8c9b37c218a74228db9507493fa2">  259</a></span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_Pos       28           </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_Msk       (0xFul &lt;&lt; DSU_DID_PROCESSOR_Pos)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR(value)    (DSU_DID_PROCESSOR_Msk &amp; ((value) &lt;&lt; DSU_DID_PROCESSOR_Pos))</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac1403dba443577379c24df9d1bff8cb1">  262</a></span>&#160;<span class="preprocessor">#define DSU_DID_MASK                0xFFBFFFFFul </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_ENTRY : (DSU Offset: 0x1000) (R/  32) Coresight ROM Table Entry n -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html">  266</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#a84ed5d41044da015e6f6a3e1e04141ab">  268</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a84ed5d41044da015e6f6a3e1e04141ab">EPRES</a>:1;          </div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#a0edaf25c914220bee52adf0cc0630058">  269</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a0edaf25c914220bee52adf0cc0630058">FMT</a>:1;            </div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#a3bb7ae6132fd8a3bf0d191ec87e2964c">  270</a></span>&#160;    uint32_t :10;              </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#a67b44f00c68d318dc91ab169dd305275">  271</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#a67b44f00c68d318dc91ab169dd305275">ADDOFF</a>:20;        </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  } bit;                       </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_t_r_y___type.html#ad535114abe667c010c7cc5f4a5d50064">  273</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___e_n_t_r_y___type.html#ad535114abe667c010c7cc5f4a5d50064">reg</a>;                </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;} <a class="code" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gabf579a43c4cd13d6c94af6656ad564fd">  277</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_OFFSET            0x1000       </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac085c78a25a715450028693587be6f33">  278</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_RESETVALUE        0x00000002ul </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga17db89e8a7cdd4950fb0f754cdf91c9e">  280</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_EPRES_Pos         0            </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define DSU_ENTRY_EPRES             (0x1ul &lt;&lt; DSU_ENTRY_EPRES_Pos)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga64b5a6e8e4e1cb7c47f263c9ec0c0eb0">  282</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_FMT_Pos           1            </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DSU_ENTRY_FMT               (0x1ul &lt;&lt; DSU_ENTRY_FMT_Pos)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab71d31f158a348f32e1a357991d598e4">  284</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF_Pos        12           </span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF_Msk        (0xFFFFFul &lt;&lt; DSU_ENTRY_ADDOFF_Pos)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define DSU_ENTRY_ADDOFF(value)     (DSU_ENTRY_ADDOFF_Msk &amp; ((value) &lt;&lt; DSU_ENTRY_ADDOFF_Pos))</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf0cc765a53fad8ea6a66d738de6e1613">  287</a></span>&#160;<span class="preprocessor">#define DSU_ENTRY_MASK              0xFFFFF003ul </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_END : (DSU Offset: 0x1008) (R/  32) Coresight ROM Table End -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_d___type.html">  291</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_d___type.html#a24ad2e64ac7f159c62d9e1d30184432b">  293</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___e_n_d___type.html#a24ad2e64ac7f159c62d9e1d30184432b">END</a>:32;           </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  } bit;                       </div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="union_d_s_u___e_n_d___type.html#a0d914056a7cd5c80c5b2204a15ae09ae">  295</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___e_n_d___type.html#a0d914056a7cd5c80c5b2204a15ae09ae">reg</a>;                </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;} <a class="code" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae6ea9aca4f5434a9e01445fc08782f59">  299</a></span>&#160;<span class="preprocessor">#define DSU_END_OFFSET              0x1008       </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa4380f101e160fd70e41789f57871f63">  300</a></span>&#160;<span class="preprocessor">#define DSU_END_RESETVALUE          0x00000000ul </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga490d2f02762f42681fc4dcaa0db570bb">  302</a></span>&#160;<span class="preprocessor">#define DSU_END_END_Pos             0            </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define DSU_END_END_Msk             (0xFFFFFFFFul &lt;&lt; DSU_END_END_Pos)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define DSU_END_END(value)          (DSU_END_END_Msk &amp; ((value) &lt;&lt; DSU_END_END_Pos))</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gac1fdb41335952f536cc506c75a0f2e5f">  305</a></span>&#160;<span class="preprocessor">#define DSU_END_MASK                0xFFFFFFFFul </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_MEMTYPE : (DSU Offset: 0x1FCC) (R/  32) Coresight ROM Table Memory Type -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="union_d_s_u___m_e_m_t_y_p_e___type.html">  309</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a3dca5becd5a8a8e28fe39180c824eaaf">  311</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a3dca5becd5a8a8e28fe39180c824eaaf">SMEMP</a>:1;          </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="union_d_s_u___m_e_m_t_y_p_e___type.html#ae50d5b66b5ba6364b5117e8628c7579a">  312</a></span>&#160;    uint32_t :31;              </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  } bit;                       </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a9811ad777bc9653aaa34c9c298031513">  314</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html#a9811ad777bc9653aaa34c9c298031513">reg</a>;                </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;} <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga9cfb1a386c96d79aa14d0556e89a9847">  318</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_OFFSET          0x1FCC       </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae696aac50623781af5c363bb4819a651">  319</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_RESETVALUE      0x00000000ul </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf9e3cd3a0a5383eb7790554b6b26b2d3">  321</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP_Pos       0            </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP           (0x1ul &lt;&lt; DSU_MEMTYPE_SMEMP_Pos)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1452bd6135db23612661a14aba71c287">  323</a></span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_MASK            0x00000001ul </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID4 : (DSU Offset: 0x1FD0) (R/  32) Peripheral Identification 4 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html">  327</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html#a351cf48be2b0e2845a7a8987c3c869f8">  329</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d4___type.html#a351cf48be2b0e2845a7a8987c3c869f8">JEPCC</a>:4;          </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html#a6fdd5fe268e92ffe333394c0eb34431a">  330</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d4___type.html#a6fdd5fe268e92ffe333394c0eb34431a">FKBC</a>:4;           </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html#a58c77af3c128eee1075b6306a4b02aea">  331</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  } bit;                       </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d4___type.html#aff254cb82f68cb64e7f09f0e49aff7f6">  333</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d4___type.html#aff254cb82f68cb64e7f09f0e49aff7f6">reg</a>;                </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;} <a class="code" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga9b2486d7ffbc473daa210a53c58ae205">  337</a></span>&#160;<span class="preprocessor">#define DSU_PID4_OFFSET             0x1FD0       </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gabff45dc09472f6ef982d193afd7841cc">  338</a></span>&#160;<span class="preprocessor">#define DSU_PID4_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga09592aca2e0907f95a7a1b7898f77734">  340</a></span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC_Pos          0            </span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC_Msk          (0xFul &lt;&lt; DSU_PID4_JEPCC_Pos)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC(value)       (DSU_PID4_JEPCC_Msk &amp; ((value) &lt;&lt; DSU_PID4_JEPCC_Pos))</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa75dd4a5e3f39a78aacfe256a1db4df9">  343</a></span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC_Pos           4            </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC_Msk           (0xFul &lt;&lt; DSU_PID4_FKBC_Pos)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC(value)        (DSU_PID4_FKBC_Msk &amp; ((value) &lt;&lt; DSU_PID4_FKBC_Pos))</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4d757ce3a91f809a48fe7fbe9a72724e">  346</a></span>&#160;<span class="preprocessor">#define DSU_PID4_MASK               0x000000FFul </span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID0 : (DSU Offset: 0x1FE0) (R/  32) Peripheral Identification 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d0___type.html">  350</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d0___type.html#a2411582de03ec05e573cff798437b9b2">  352</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d0___type.html#a2411582de03ec05e573cff798437b9b2">PARTNBL</a>:8;        </div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d0___type.html#a254b243c9967098727101f115dde15ba">  353</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  } bit;                       </div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d0___type.html#a7db2231c24781271c48df2f5fb7805a6">  355</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d0___type.html#a7db2231c24781271c48df2f5fb7805a6">reg</a>;                </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;} <a class="code" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaea9d171f0922c1d3459cd94571421b57">  359</a></span>&#160;<span class="preprocessor">#define DSU_PID0_OFFSET             0x1FE0       </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gafbf547350eaa735fb153d3b6dcc09408">  360</a></span>&#160;<span class="preprocessor">#define DSU_PID0_RESETVALUE         0x000000D0ul </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaf2273a145c71eec0de2c40ddd80e4283">  362</a></span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL_Pos        0            </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL_Msk        (0xFFul &lt;&lt; DSU_PID0_PARTNBL_Pos)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL(value)     (DSU_PID0_PARTNBL_Msk &amp; ((value) &lt;&lt; DSU_PID0_PARTNBL_Pos))</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae813809af590e3ba3aa212704b194593">  365</a></span>&#160;<span class="preprocessor">#define DSU_PID0_MASK               0x000000FFul </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID1 : (DSU Offset: 0x1FE4) (R/  32) Peripheral Identification 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html">  369</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html#af789ec8a7e1fa2718283e9374643cd10">  371</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d1___type.html#af789ec8a7e1fa2718283e9374643cd10">PARTNBH</a>:4;        </div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html#a00638eca3237e0bfedae6c22418203e5">  372</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d1___type.html#a00638eca3237e0bfedae6c22418203e5">JEPIDCL</a>:4;        </div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html#ad188bd6691a25f5edc20e2364eff096b">  373</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  } bit;                       </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d1___type.html#aae19e346570eb31d8eec6d0a7b093954">  375</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d1___type.html#aae19e346570eb31d8eec6d0a7b093954">reg</a>;                </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;} <a class="code" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1114e2adaab2fe61ed027acf899418de">  379</a></span>&#160;<span class="preprocessor">#define DSU_PID1_OFFSET             0x1FE4       </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga257a59dab5e1bef2c233b637968f2786">  380</a></span>&#160;<span class="preprocessor">#define DSU_PID1_RESETVALUE         0x000000FCul </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga6dff7e586efe49ba2aa268119a27218d">  382</a></span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH_Pos        0            </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH_Msk        (0xFul &lt;&lt; DSU_PID1_PARTNBH_Pos)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH(value)     (DSU_PID1_PARTNBH_Msk &amp; ((value) &lt;&lt; DSU_PID1_PARTNBH_Pos))</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga64528557ce517ad0117a1416e03e0be9">  385</a></span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL_Pos        4            </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL_Msk        (0xFul &lt;&lt; DSU_PID1_JEPIDCL_Pos)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL(value)     (DSU_PID1_JEPIDCL_Msk &amp; ((value) &lt;&lt; DSU_PID1_JEPIDCL_Pos))</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga2398899995a62f2a20b4390051c5d269">  388</a></span>&#160;<span class="preprocessor">#define DSU_PID1_MASK               0x000000FFul </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID2 : (DSU Offset: 0x1FE8) (R/  32) Peripheral Identification 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html">  392</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#a98d6ae81bae471444221dad368417fcb">  394</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#a98d6ae81bae471444221dad368417fcb">JEPIDCH</a>:3;        </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#ae1fa34e088136d567cd1769499c50ab3">  395</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#ae1fa34e088136d567cd1769499c50ab3">JEPU</a>:1;           </div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#ad619ce9aa07fdb32c8d57feebaab130c">  396</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#ad619ce9aa07fdb32c8d57feebaab130c">REVISION</a>:4;       </div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#a51e6f715b4cd6b477dab8f10a8135629">  397</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  } bit;                       </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d2___type.html#aa77daad8160c0503bf4348a988c1580d">  399</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d2___type.html#aa77daad8160c0503bf4348a988c1580d">reg</a>;                </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;} <a class="code" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gae848d742529a04e4fc64065f2bfde2d7">  403</a></span>&#160;<span class="preprocessor">#define DSU_PID2_OFFSET             0x1FE8       </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga34f08ebf29928fc5c95f018abbc6d3a3">  404</a></span>&#160;<span class="preprocessor">#define DSU_PID2_RESETVALUE         0x00000009ul </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4b2aa922b81ecb07b672d813558306fc">  406</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH_Pos        0            </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH_Msk        (0x7ul &lt;&lt; DSU_PID2_JEPIDCH_Pos)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH(value)     (DSU_PID2_JEPIDCH_Msk &amp; ((value) &lt;&lt; DSU_PID2_JEPIDCH_Pos))</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga88346fef117d36aa2dba1ffabc5e908a">  409</a></span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU_Pos           3            </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU               (0x1ul &lt;&lt; DSU_PID2_JEPU_Pos)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gacb24de7b25b93dd1c040ed75899fd545">  411</a></span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION_Pos       4            </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION_Msk       (0xFul &lt;&lt; DSU_PID2_REVISION_Pos)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION(value)    (DSU_PID2_REVISION_Msk &amp; ((value) &lt;&lt; DSU_PID2_REVISION_Pos))</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga4166d965b2c546c98a12d698fd27aa37">  414</a></span>&#160;<span class="preprocessor">#define DSU_PID2_MASK               0x000000FFul </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_PID3 : (DSU Offset: 0x1FEC) (R/  32) Peripheral Identification 3 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html">  418</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html#a04d461de3bfc43fdf0d13ce6bd6568fb">  420</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d3___type.html#a04d461de3bfc43fdf0d13ce6bd6568fb">CUSMOD</a>:4;         </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html#a598eacfd55f65545266573f0a4008e3b">  421</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___p_i_d3___type.html#a598eacfd55f65545266573f0a4008e3b">REVAND</a>:4;         </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html#aade787ffbd28dc9ff6af87a7bcd54e49">  422</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  } bit;                       </div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="union_d_s_u___p_i_d3___type.html#a9f46417b3c6f6f6625067322d6c53e3d">  424</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___p_i_d3___type.html#a9f46417b3c6f6f6625067322d6c53e3d">reg</a>;                </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;} <a class="code" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga0dadf53ca912be72cc37e2eddedbacfa">  428</a></span>&#160;<span class="preprocessor">#define DSU_PID3_OFFSET             0x1FEC       </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaaf4259207024e68a7734aa815f281bb2">  429</a></span>&#160;<span class="preprocessor">#define DSU_PID3_RESETVALUE         0x00000000ul </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab4e2a84699bcb677236554a721bbe8f4">  431</a></span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD_Pos         0            </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD_Msk         (0xFul &lt;&lt; DSU_PID3_CUSMOD_Pos)</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD(value)      (DSU_PID3_CUSMOD_Msk &amp; ((value) &lt;&lt; DSU_PID3_CUSMOD_Pos))</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga10e1892be1ad4ad3d2eb63267999efb9">  434</a></span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND_Pos         4            </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND_Msk         (0xFul &lt;&lt; DSU_PID3_REVAND_Pos)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND(value)      (DSU_PID3_REVAND_Msk &amp; ((value) &lt;&lt; DSU_PID3_REVAND_Pos))</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaeaed416954ecb7d99c60af8c7b68b8bb">  437</a></span>&#160;<span class="preprocessor">#define DSU_PID3_MASK               0x000000FFul </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID0 : (DSU Offset: 0x1FF0) (R/  32) Component Identification 0 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d0___type.html">  441</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d0___type.html#a4f67dbdccd818eacce9caee8184313b6">  443</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d0___type.html#a4f67dbdccd818eacce9caee8184313b6">PREAMBLEB0</a>:8;     </div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d0___type.html#a9fc892dd85fbaabe6cf7ae05e436dc79">  444</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  } bit;                       </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d0___type.html#a8a4e4e66f3ac668edceaa595bea2b403">  446</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___c_i_d0___type.html#a8a4e4e66f3ac668edceaa595bea2b403">reg</a>;                </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;} <a class="code" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga04d4b050a6adad9da4caf0993e010d8f">  450</a></span>&#160;<span class="preprocessor">#define DSU_CID0_OFFSET             0x1FF0       </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga614c4aa7339cc2b804cd773e20ca7bf5">  451</a></span>&#160;<span class="preprocessor">#define DSU_CID0_RESETVALUE         0x0000000Dul </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga684c02c36c7acb7066c55e248c85c44e">  453</a></span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Pos     0            </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Msk     (0xFFul &lt;&lt; DSU_CID0_PREAMBLEB0_Pos)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0(value)  (DSU_CID0_PREAMBLEB0_Msk &amp; ((value) &lt;&lt; DSU_CID0_PREAMBLEB0_Pos))</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7c41f1841c69429dc59c6466b4fc0742">  456</a></span>&#160;<span class="preprocessor">#define DSU_CID0_MASK               0x000000FFul </span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID1 : (DSU Offset: 0x1FF4) (R/  32) Component Identification 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html">  460</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html#a5cbc7c9fca7f9e5bb863a79ea9646a22">  462</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d1___type.html#a5cbc7c9fca7f9e5bb863a79ea9646a22">PREAMBLE</a>:4;       </div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html#a6a434f2ad6ac5cfa07c0b03ca983bf4a">  463</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d1___type.html#a6a434f2ad6ac5cfa07c0b03ca983bf4a">CCLASS</a>:4;         </div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html#a43f1b63bc6afc0b82ced1f70bd30a8d7">  464</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  } bit;                       </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d1___type.html#a16b80bf740c34d6627ab2ede385062bd">  466</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___c_i_d1___type.html#a16b80bf740c34d6627ab2ede385062bd">reg</a>;                </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;} <a class="code" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga1000fee5818fa48da89833ca079a3a5c">  470</a></span>&#160;<span class="preprocessor">#define DSU_CID1_OFFSET             0x1FF4       </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga0ddd2062d17bc1957afe23b2f02a46bd">  471</a></span>&#160;<span class="preprocessor">#define DSU_CID1_RESETVALUE         0x00000010ul </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7496e12eabba3a78eaef45bd496a9c89">  473</a></span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE_Pos       0            </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE_Msk       (0xFul &lt;&lt; DSU_CID1_PREAMBLE_Pos)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE(value)    (DSU_CID1_PREAMBLE_Msk &amp; ((value) &lt;&lt; DSU_CID1_PREAMBLE_Pos))</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaa505d5dbcb38fd84adf608eaaa7948a6">  476</a></span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS_Pos         4            </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS_Msk         (0xFul &lt;&lt; DSU_CID1_CCLASS_Pos)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS(value)      (DSU_CID1_CCLASS_Msk &amp; ((value) &lt;&lt; DSU_CID1_CCLASS_Pos))</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab3c48e6716c2288f0cbecf4a4991dcff">  479</a></span>&#160;<span class="preprocessor">#define DSU_CID1_MASK               0x000000FFul </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID2 : (DSU Offset: 0x1FF8) (R/  32) Component Identification 2 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d2___type.html">  483</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d2___type.html#a0d67e7e8f97e11bd49cc3027552f3982">  485</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d2___type.html#a0d67e7e8f97e11bd49cc3027552f3982">PREAMBLEB2</a>:8;     </div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d2___type.html#ab25c90ecedbc4f5e4029b461e5bcc561">  486</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  } bit;                       </div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d2___type.html#aa92726fca48db414a4835715945680a6">  488</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___c_i_d2___type.html#aa92726fca48db414a4835715945680a6">reg</a>;                </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;} <a class="code" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gab07b638d6710bb917955217815dcd84e">  492</a></span>&#160;<span class="preprocessor">#define DSU_CID2_OFFSET             0x1FF8       </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga0276c33d43081b5c8cd478b611723f36">  493</a></span>&#160;<span class="preprocessor">#define DSU_CID2_RESETVALUE         0x00000005ul </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga755afb0dc289f0eeaaf805636836da72">  495</a></span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Pos     0            </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Msk     (0xFFul &lt;&lt; DSU_CID2_PREAMBLEB2_Pos)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2(value)  (DSU_CID2_PREAMBLEB2_Msk &amp; ((value) &lt;&lt; DSU_CID2_PREAMBLEB2_Pos))</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gaedee750a7bad4de75131402ddea84c91">  498</a></span>&#160;<span class="preprocessor">#define DSU_CID2_MASK               0x000000FFul </span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- DSU_CID3 : (DSU Offset: 0x1FFC) (R/  32) Component Identification 3 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d3___type.html">  502</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d3___type.html#a60cd69bfe21330ce7858e113b8da44ae">  504</a></span>&#160;    uint32_t <a class="code" href="union_d_s_u___c_i_d3___type.html#a60cd69bfe21330ce7858e113b8da44ae">PREAMBLEB3</a>:8;     </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d3___type.html#ab19860ea692b13ae19bf330d41833d94">  505</a></span>&#160;    uint32_t :24;              </div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  } bit;                       </div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="union_d_s_u___c_i_d3___type.html#afeb585a31166086d971e8b8fb779bb9d">  507</a></span>&#160;  uint32_t <a class="code" href="union_d_s_u___c_i_d3___type.html#afeb585a31166086d971e8b8fb779bb9d">reg</a>;                </div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;} <a class="code" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga9863199733ba4498f102f28fc2c40021">  511</a></span>&#160;<span class="preprocessor">#define DSU_CID3_OFFSET             0x1FFC       </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga8cfe3b4da150c87da70eccd4c07280f4">  512</a></span>&#160;<span class="preprocessor">#define DSU_CID3_RESETVALUE         0x000000B1ul </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#gad11a14455b5f888c07616d9c56808b09">  514</a></span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Pos     0            </span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Msk     (0xFFul &lt;&lt; DSU_CID3_PREAMBLEB3_Pos)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3(value)  (DSU_CID3_PREAMBLEB3_Msk &amp; ((value) &lt;&lt; DSU_CID3_PREAMBLEB3_Pos))</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___d_s_u.html#ga7b551efb4b690585f91a21e36b24215f">  517</a></span>&#160;<span class="preprocessor">#define DSU_CID3_MASK               0x000000FFul </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct_dsu.html">  521</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="struct_dsu.html#a37a45b5734e68c25515884abbc7354bc">  522</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a>             <a class="code" href="struct_dsu.html#a37a45b5734e68c25515884abbc7354bc">CTRL</a>;        </div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_dsu.html#af251ab6944603f4ffcc03a04c3a591af">  523</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a>          <a class="code" href="struct_dsu.html#af251ab6944603f4ffcc03a04c3a591af">STATUSA</a>;     </div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct_dsu.html#aff3083b68480ee6d95d4213577136659">  524</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a>          <a class="code" href="struct_dsu.html#aff3083b68480ee6d95d4213577136659">STATUSB</a>;     </div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x1];</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_dsu.html#a453e7beb133d9b05320a24aba312f7f0">  526</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a>             <a class="code" href="struct_dsu.html#a453e7beb133d9b05320a24aba312f7f0">ADDR</a>;        </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct_dsu.html#af13eeff822c0542965939b8a078bc496">  527</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a>           <a class="code" href="struct_dsu.html#af13eeff822c0542965939b8a078bc496">LENGTH</a>;      </div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_dsu.html#a0a0cae05796695f78b4e5536792c8953">  528</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a>             <a class="code" href="struct_dsu.html#a0a0cae05796695f78b4e5536792c8953">DATA</a>;        </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_dsu.html#a8cd3250ce850a65d90af4f8b31c6293c">  529</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a>              DCC[2];      </div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_dsu.html#ae8a2a4525dd77831e3bba601b5eaf924">  530</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a>              <a class="code" href="struct_dsu.html#ae8a2a4525dd77831e3bba601b5eaf924">DID</a>;         </div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0xFE4];</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_dsu.html#a65c51ffb7a16544bb615c96029e4b5eb">  532</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a>            ENTRY[2];    </div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_dsu.html#ae320db89e4b834b02befb5aa2867ce09">  533</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a>              <a class="code" href="struct_dsu.html#ae320db89e4b834b02befb5aa2867ce09">END</a>;         </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0xFC0];</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_dsu.html#a408d8afc257ed78a3169ca958d24a5aa">  535</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a>          <a class="code" href="struct_dsu.html#a408d8afc257ed78a3169ca958d24a5aa">MEMTYPE</a>;     </div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_dsu.html#af1aef1af23b9c04fa51bb38d3d49d980">  536</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a>             <a class="code" href="struct_dsu.html#af1aef1af23b9c04fa51bb38d3d49d980">PID4</a>;        </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0xC];</div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_dsu.html#a60c2a9199ffaae85c76de6c28fc15ec1">  538</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a>             <a class="code" href="struct_dsu.html#a60c2a9199ffaae85c76de6c28fc15ec1">PID0</a>;        </div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct_dsu.html#aeafe6f433e6983dedb1b78efe1508991">  539</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a>             <a class="code" href="struct_dsu.html#aeafe6f433e6983dedb1b78efe1508991">PID1</a>;        </div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_dsu.html#ae7543be9132a30e1a0a3d2585fa74ad7">  540</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a>             <a class="code" href="struct_dsu.html#ae7543be9132a30e1a0a3d2585fa74ad7">PID2</a>;        </div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="struct_dsu.html#a12e3fc61b1f37f213768fded01011226">  541</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a>             <a class="code" href="struct_dsu.html#a12e3fc61b1f37f213768fded01011226">PID3</a>;        </div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_dsu.html#acd4b45b637efcb62b9f67c877dcbb4ce">  542</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a>             <a class="code" href="struct_dsu.html#acd4b45b637efcb62b9f67c877dcbb4ce">CID0</a>;        </div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="struct_dsu.html#afeea7b5b5fee7f91ca2886b616f3d4c3">  543</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a>             <a class="code" href="struct_dsu.html#afeea7b5b5fee7f91ca2886b616f3d4c3">CID1</a>;        </div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="struct_dsu.html#afaa3b33371d8b21883936c53a879d61f">  544</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a>             <a class="code" href="struct_dsu.html#afaa3b33371d8b21883936c53a879d61f">CID2</a>;        </div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="struct_dsu.html#a8ce289f77dfa3331bc94ae699c6031d7">  545</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a>             <a class="code" href="struct_dsu.html#a8ce289f77dfa3331bc94ae699c6031d7">CID3</a>;        </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;} <a class="code" href="struct_dsu.html">Dsu</a>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMD21_DSU_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_d_s_u___p_i_d0___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d0___type.html">DSU_PID0_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:350</div></div>
<div class="ttc" id="struct_dsu_html_af251ab6944603f4ffcc03a04c3a591af"><div class="ttname"><a href="struct_dsu.html#af251ab6944603f4ffcc03a04c3a591af">Dsu::STATUSA</a></div><div class="ttdeci">__IO DSU_STATUSA_Type STATUSA</div><div class="ttdoc">Offset: 0x0001 (R/W 8) Status A. </div><div class="ttdef"><b>Definition:</b> dsu.h:523</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a9a351c7d3ed4db72fe199f29441b24e4"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a9a351c7d3ed4db72fe199f29441b24e4">DSU_CTRL_Type::CRC</a></div><div class="ttdeci">uint8_t CRC</div><div class="ttdef"><b>Definition:</b> dsu.h:62</div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html_a6fdd5fe268e92ffe333394c0eb34431a"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html#a6fdd5fe268e92ffe333394c0eb34431a">DSU_PID4_Type::FKBC</a></div><div class="ttdeci">uint32_t FKBC</div><div class="ttdef"><b>Definition:</b> dsu.h:330</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html_ad535114abe667c010c7cc5f4a5d50064"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html#ad535114abe667c010c7cc5f4a5d50064">DSU_ENTRY_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:273</div></div>
<div class="ttc" id="union_d_s_u___d_a_t_a___type_html_a0793b4370bb1175b9222fa2ec65667b7"><div class="ttname"><a href="union_d_s_u___d_a_t_a___type.html#a0793b4370bb1175b9222fa2ec65667b7">DSU_DATA_Type::DATA</a></div><div class="ttdeci">uint32_t DATA</div><div class="ttdef"><b>Definition:</b> dsu.h:194</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_aad7ae489397e242eeaa42e11e32654ec"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#aad7ae489397e242eeaa42e11e32654ec">DSU_STATUSB_Type::DBGPRES</a></div><div class="ttdeci">uint8_t DBGPRES</div><div class="ttdef"><b>Definition:</b> dsu.h:119</div></div>
<div class="ttc" id="union_d_s_u___e_n_d___type_html_a24ad2e64ac7f159c62d9e1d30184432b"><div class="ttname"><a href="union_d_s_u___e_n_d___type.html#a24ad2e64ac7f159c62d9e1d30184432b">DSU_END_Type::END</a></div><div class="ttdeci">uint32_t END</div><div class="ttdef"><b>Definition:</b> dsu.h:293</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_aba8f270d5cf8d7fee472b5888bea81b8"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#aba8f270d5cf8d7fee472b5888bea81b8">DSU_STATUSA_Type::FAIL</a></div><div class="ttdeci">uint8_t FAIL</div><div class="ttdef"><b>Definition:</b> dsu.h:91</div></div>
<div class="ttc" id="union_d_s_u___a_d_d_r___type_html"><div class="ttname"><a href="union_d_s_u___a_d_d_r___type.html">DSU_ADDR_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:154</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html">DSU_STATUSA_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:86</div></div>
<div class="ttc" id="union_d_s_u___d_c_c___type_html_ae3e5ccae0e39ab81ad4667dc5dab6f66"><div class="ttname"><a href="union_d_s_u___d_c_c___type.html#ae3e5ccae0e39ab81ad4667dc5dab6f66">DSU_DCC_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:214</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html_ad619ce9aa07fdb32c8d57feebaab130c"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html#ad619ce9aa07fdb32c8d57feebaab130c">DSU_PID2_Type::REVISION</a></div><div class="ttdeci">uint32_t REVISION</div><div class="ttdef"><b>Definition:</b> dsu.h:396</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a73a94d5d5c3dc5b218c6bc1e4bc6165d"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a73a94d5d5c3dc5b218c6bc1e4bc6165d">DSU_CTRL_Type::SWRST</a></div><div class="ttdeci">uint8_t SWRST</div><div class="ttdef"><b>Definition:</b> dsu.h:60</div></div>
<div class="ttc" id="union_d_s_u___p_i_d0___type_html_a2411582de03ec05e573cff798437b9b2"><div class="ttname"><a href="union_d_s_u___p_i_d0___type.html#a2411582de03ec05e573cff798437b9b2">DSU_PID0_Type::PARTNBL</a></div><div class="ttdeci">uint32_t PARTNBL</div><div class="ttdef"><b>Definition:</b> dsu.h:352</div></div>
<div class="ttc" id="struct_dsu_html_a408d8afc257ed78a3169ca958d24a5aa"><div class="ttname"><a href="struct_dsu.html#a408d8afc257ed78a3169ca958d24a5aa">Dsu::MEMTYPE</a></div><div class="ttdeci">__I DSU_MEMTYPE_Type MEMTYPE</div><div class="ttdoc">Offset: 0x1FCC (R/ 32) Coresight ROM Table Memory Type. </div><div class="ttdef"><b>Definition:</b> dsu.h:535</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_aa98a458040daf79582a83e77c0a55a5d"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#aa98a458040daf79582a83e77c0a55a5d">DSU_DID_Type::DIE</a></div><div class="ttdeci">uint32_t DIE</div><div class="ttdef"><b>Definition:</b> dsu.h:232</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a56e43c203792644e8b50621c3d1dd7d6"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a56e43c203792644e8b50621c3d1dd7d6">DSU_DID_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:238</div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html_af789ec8a7e1fa2718283e9374643cd10"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html#af789ec8a7e1fa2718283e9374643cd10">DSU_PID1_Type::PARTNBH</a></div><div class="ttdeci">uint32_t PARTNBH</div><div class="ttdef"><b>Definition:</b> dsu.h:371</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a6b84fbd4364f870cc96a9da2fe7fe02b"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a6b84fbd4364f870cc96a9da2fe7fe02b">DSU_DID_Type::DEVSEL</a></div><div class="ttdeci">uint32_t DEVSEL</div><div class="ttdef"><b>Definition:</b> dsu.h:230</div></div>
<div class="ttc" id="union_d_s_u___d_a_t_a___type_html_a951faee0c32af5210e62a071cc0afe96"><div class="ttname"><a href="union_d_s_u___d_a_t_a___type.html#a951faee0c32af5210e62a071cc0afe96">DSU_DATA_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:196</div></div>
<div class="ttc" id="union_d_s_u___c_i_d3___type_html_afeb585a31166086d971e8b8fb779bb9d"><div class="ttname"><a href="union_d_s_u___c_i_d3___type.html#afeb585a31166086d971e8b8fb779bb9d">DSU_CID3_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:507</div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html">DSU_PID4_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:327</div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html">DSU_CID1_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:460</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html_ae1fa34e088136d567cd1769499c50ab3"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html#ae1fa34e088136d567cd1769499c50ab3">DSU_PID2_Type::JEPU</a></div><div class="ttdeci">uint32_t JEPU</div><div class="ttdef"><b>Definition:</b> dsu.h:395</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html_a98d6ae81bae471444221dad368417fcb"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html#a98d6ae81bae471444221dad368417fcb">DSU_PID2_Type::JEPIDCH</a></div><div class="ttdeci">uint32_t JEPIDCH</div><div class="ttdef"><b>Definition:</b> dsu.h:394</div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html_a5cbc7c9fca7f9e5bb863a79ea9646a22"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html#a5cbc7c9fca7f9e5bb863a79ea9646a22">DSU_CID1_Type::PREAMBLE</a></div><div class="ttdeci">uint32_t PREAMBLE</div><div class="ttdef"><b>Definition:</b> dsu.h:462</div></div>
<div class="ttc" id="struct_dsu_html_afeea7b5b5fee7f91ca2886b616f3d4c3"><div class="ttname"><a href="struct_dsu.html#afeea7b5b5fee7f91ca2886b616f3d4c3">Dsu::CID1</a></div><div class="ttdeci">__I DSU_CID1_Type CID1</div><div class="ttdoc">Offset: 0x1FF4 (R/ 32) Component Identification 1. </div><div class="ttdef"><b>Definition:</b> dsu.h:543</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html_a0edaf25c914220bee52adf0cc0630058"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html#a0edaf25c914220bee52adf0cc0630058">DSU_ENTRY_Type::FMT</a></div><div class="ttdeci">uint32_t FMT</div><div class="ttdef"><b>Definition:</b> dsu.h:269</div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html">DSU_PID1_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:369</div></div>
<div class="ttc" id="union_d_s_u___d_c_c___type_html"><div class="ttname"><a href="union_d_s_u___d_c_c___type.html">DSU_DCC_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:210</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a952de07a52a1d8d6e928126ebcbc6d7b"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a952de07a52a1d8d6e928126ebcbc6d7b">DSU_STATUSB_Type::DCCD</a></div><div class="ttdeci">uint8_t DCCD</div><div class="ttdef"><b>Definition:</b> dsu.h:127</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a0705eab15d8481c0a60ae42e3443e260"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a0705eab15d8481c0a60ae42e3443e260">DSU_DID_Type::SERIES</a></div><div class="ttdeci">uint32_t SERIES</div><div class="ttdef"><b>Definition:</b> dsu.h:233</div></div>
<div class="ttc" id="union_d_s_u___p_i_d0___type_html_a7db2231c24781271c48df2f5fb7805a6"><div class="ttname"><a href="union_d_s_u___p_i_d0___type.html#a7db2231c24781271c48df2f5fb7805a6">DSU_PID0_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:355</div></div>
<div class="ttc" id="union_d_s_u___e_n_d___type_html_a0d914056a7cd5c80c5b2204a15ae09ae"><div class="ttname"><a href="union_d_s_u___e_n_d___type.html#a0d914056a7cd5c80c5b2204a15ae09ae">DSU_END_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:295</div></div>
<div class="ttc" id="struct_dsu_html_a12e3fc61b1f37f213768fded01011226"><div class="ttname"><a href="struct_dsu.html#a12e3fc61b1f37f213768fded01011226">Dsu::PID3</a></div><div class="ttdeci">__I DSU_PID3_Type PID3</div><div class="ttdoc">Offset: 0x1FEC (R/ 32) Peripheral Identification 3. </div><div class="ttdef"><b>Definition:</b> dsu.h:541</div></div>
<div class="ttc" id="union_d_s_u___c_i_d2___type_html_aa92726fca48db414a4835715945680a6"><div class="ttname"><a href="union_d_s_u___c_i_d2___type.html#aa92726fca48db414a4835715945680a6">DSU_CID2_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:488</div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html_aae19e346570eb31d8eec6d0a7b093954"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html#aae19e346570eb31d8eec6d0a7b093954">DSU_PID1_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:375</div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> samd21e15a.h:67</div></div>
<div class="ttc" id="struct_dsu_html_afaa3b33371d8b21883936c53a879d61f"><div class="ttname"><a href="struct_dsu.html#afaa3b33371d8b21883936c53a879d61f">Dsu::CID2</a></div><div class="ttdeci">__I DSU_CID2_Type CID2</div><div class="ttdoc">Offset: 0x1FF8 (R/ 32) Component Identification 2. </div><div class="ttdef"><b>Definition:</b> dsu.h:544</div></div>
<div class="ttc" id="union_d_s_u___c_i_d3___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d3___type.html">DSU_CID3_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:502</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_a8fefe4470a39f6ef4547a501dbf028b0"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#a8fefe4470a39f6ef4547a501dbf028b0">DSU_STATUSA_Type::PERR</a></div><div class="ttdeci">uint8_t PERR</div><div class="ttdef"><b>Definition:</b> dsu.h:92</div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html_a04d461de3bfc43fdf0d13ce6bd6568fb"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html#a04d461de3bfc43fdf0d13ce6bd6568fb">DSU_PID3_Type::CUSMOD</a></div><div class="ttdeci">uint32_t CUSMOD</div><div class="ttdef"><b>Definition:</b> dsu.h:420</div></div>
<div class="ttc" id="core__cm0plus_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:207</div></div>
<div class="ttc" id="union_d_s_u___l_e_n_g_t_h___type_html_a6c1bdd63165dd29edf1dc8a4d775cffb"><div class="ttname"><a href="union_d_s_u___l_e_n_g_t_h___type.html#a6c1bdd63165dd29edf1dc8a4d775cffb">DSU_LENGTH_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:178</div></div>
<div class="ttc" id="struct_dsu_html_a60c2a9199ffaae85c76de6c28fc15ec1"><div class="ttname"><a href="struct_dsu.html#a60c2a9199ffaae85c76de6c28fc15ec1">Dsu::PID0</a></div><div class="ttdeci">__I DSU_PID0_Type PID0</div><div class="ttdoc">Offset: 0x1FE0 (R/ 32) Peripheral Identification 0. </div><div class="ttdef"><b>Definition:</b> dsu.h:538</div></div>
<div class="ttc" id="struct_dsu_html_ae8a2a4525dd77831e3bba601b5eaf924"><div class="ttname"><a href="struct_dsu.html#ae8a2a4525dd77831e3bba601b5eaf924">Dsu::DID</a></div><div class="ttdeci">__I DSU_DID_Type DID</div><div class="ttdoc">Offset: 0x0018 (R/ 32) Device Identification. </div><div class="ttdef"><b>Definition:</b> dsu.h:530</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_ad3344aa28fed34c08fe7c730282fb40d"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#ad3344aa28fed34c08fe7c730282fb40d">DSU_STATUSB_Type::DCCD0</a></div><div class="ttdeci">uint8_t DCCD0</div><div class="ttdef"><b>Definition:</b> dsu.h:120</div></div>
<div class="ttc" id="struct_dsu_html_ae320db89e4b834b02befb5aa2867ce09"><div class="ttname"><a href="struct_dsu.html#ae320db89e4b834b02befb5aa2867ce09">Dsu::END</a></div><div class="ttdeci">__I DSU_END_Type END</div><div class="ttdoc">Offset: 0x1008 (R/ 32) Coresight ROM Table End. </div><div class="ttdef"><b>Definition:</b> dsu.h:533</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html">DSU_ENTRY_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:266</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html_a67b44f00c68d318dc91ab169dd305275"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html#a67b44f00c68d318dc91ab169dd305275">DSU_ENTRY_Type::ADDOFF</a></div><div class="ttdeci">uint32_t ADDOFF</div><div class="ttdef"><b>Definition:</b> dsu.h:271</div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html_a16b80bf740c34d6627ab2ede385062bd"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html#a16b80bf740c34d6627ab2ede385062bd">DSU_CID1_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:466</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a3d465bfe936ba897bb74af320f5cc41a"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a3d465bfe936ba897bb74af320f5cc41a">DSU_STATUSB_Type::DCCD1</a></div><div class="ttdeci">uint8_t DCCD1</div><div class="ttdef"><b>Definition:</b> dsu.h:121</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_aead0ceef9a72bc2e2e07d865be80b89c"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#aead0ceef9a72bc2e2e07d865be80b89c">DSU_CTRL_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:67</div></div>
<div class="ttc" id="union_d_s_u___c_i_d0___type_html_a8a4e4e66f3ac668edceaa595bea2b403"><div class="ttname"><a href="union_d_s_u___c_i_d0___type.html#a8a4e4e66f3ac668edceaa595bea2b403">DSU_CID0_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:446</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a9db72198105203a1f2a2408e0cea70d9"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a9db72198105203a1f2a2408e0cea70d9">DSU_STATUSB_Type::PROT</a></div><div class="ttdeci">uint8_t PROT</div><div class="ttdef"><b>Definition:</b> dsu.h:118</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html">DSU_STATUSB_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:116</div></div>
<div class="ttc" id="union_d_s_u___c_i_d0___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d0___type.html">DSU_CID0_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:441</div></div>
<div class="ttc" id="struct_dsu_html_a8ce289f77dfa3331bc94ae699c6031d7"><div class="ttname"><a href="struct_dsu.html#a8ce289f77dfa3331bc94ae699c6031d7">Dsu::CID3</a></div><div class="ttdeci">__I DSU_CID3_Type CID3</div><div class="ttdoc">Offset: 0x1FFC (R/ 32) Component Identification 3. </div><div class="ttdef"><b>Definition:</b> dsu.h:545</div></div>
<div class="ttc" id="struct_dsu_html_aeafe6f433e6983dedb1b78efe1508991"><div class="ttname"><a href="struct_dsu.html#aeafe6f433e6983dedb1b78efe1508991">Dsu::PID1</a></div><div class="ttdeci">__I DSU_PID1_Type PID1</div><div class="ttdoc">Offset: 0x1FE4 (R/ 32) Peripheral Identification 1. </div><div class="ttdef"><b>Definition:</b> dsu.h:539</div></div>
<div class="ttc" id="union_d_s_u___c_i_d2___type_html_a0d67e7e8f97e11bd49cc3027552f3982"><div class="ttname"><a href="union_d_s_u___c_i_d2___type.html#a0d67e7e8f97e11bd49cc3027552f3982">DSU_CID2_Type::PREAMBLEB2</a></div><div class="ttdeci">uint32_t PREAMBLEB2</div><div class="ttdef"><b>Definition:</b> dsu.h:485</div></div>
<div class="ttc" id="union_d_s_u___a_d_d_r___type_html_af80527c464042fc13266915c73e62ef4"><div class="ttname"><a href="union_d_s_u___a_d_d_r___type.html#af80527c464042fc13266915c73e62ef4">DSU_ADDR_Type::ADDR</a></div><div class="ttdeci">uint32_t ADDR</div><div class="ttdef"><b>Definition:</b> dsu.h:157</div></div>
<div class="ttc" id="union_d_s_u___c_i_d3___type_html_a60cd69bfe21330ce7858e113b8da44ae"><div class="ttname"><a href="union_d_s_u___c_i_d3___type.html#a60cd69bfe21330ce7858e113b8da44ae">DSU_CID3_Type::PREAMBLEB3</a></div><div class="ttdeci">uint32_t PREAMBLEB3</div><div class="ttdef"><b>Definition:</b> dsu.h:504</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_a8d1bbe448ed8ffb57221323c43f585c3"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#a8d1bbe448ed8ffb57221323c43f585c3">DSU_STATUSB_Type::HPE</a></div><div class="ttdeci">uint8_t HPE</div><div class="ttdef"><b>Definition:</b> dsu.h:122</div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html">DSU_PID3_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:418</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html">DSU_DID_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:228</div></div>
<div class="ttc" id="core__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:205</div></div>
<div class="ttc" id="union_d_s_u___c_i_d2___type_html"><div class="ttname"><a href="union_d_s_u___c_i_d2___type.html">DSU_CID2_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:483</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a090fd5a629b80d2adfcb388b825b8dd8"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a090fd5a629b80d2adfcb388b825b8dd8">DSU_DID_Type::PROCESSOR</a></div><div class="ttdeci">uint32_t PROCESSOR</div><div class="ttdef"><b>Definition:</b> dsu.h:236</div></div>
<div class="ttc" id="struct_dsu_html"><div class="ttname"><a href="struct_dsu.html">Dsu</a></div><div class="ttdoc">DSU hardware registers. </div><div class="ttdef"><b>Definition:</b> dsu.h:521</div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html_a9f46417b3c6f6f6625067322d6c53e3d"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html#a9f46417b3c6f6f6625067322d6c53e3d">DSU_PID3_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:424</div></div>
<div class="ttc" id="core__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:208</div></div>
<div class="ttc" id="union_d_s_u___e_n_d___type_html"><div class="ttname"><a href="union_d_s_u___e_n_d___type.html">DSU_END_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:291</div></div>
<div class="ttc" id="struct_dsu_html_a453e7beb133d9b05320a24aba312f7f0"><div class="ttname"><a href="struct_dsu.html#a453e7beb133d9b05320a24aba312f7f0">Dsu::ADDR</a></div><div class="ttdeci">__IO DSU_ADDR_Type ADDR</div><div class="ttdoc">Offset: 0x0004 (R/W 32) Address. </div><div class="ttdef"><b>Definition:</b> dsu.h:526</div></div>
<div class="ttc" id="union_d_s_u___m_e_m_t_y_p_e___type_html_a9811ad777bc9653aaa34c9c298031513"><div class="ttname"><a href="union_d_s_u___m_e_m_t_y_p_e___type.html#a9811ad777bc9653aaa34c9c298031513">DSU_MEMTYPE_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:314</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_aff619e1a118784b3e8600a50128db18c"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#aff619e1a118784b3e8600a50128db18c">DSU_STATUSA_Type::DONE</a></div><div class="ttdeci">uint8_t DONE</div><div class="ttdef"><b>Definition:</b> dsu.h:88</div></div>
<div class="ttc" id="union_d_s_u___c_i_d1___type_html_a6a434f2ad6ac5cfa07c0b03ca983bf4a"><div class="ttname"><a href="union_d_s_u___c_i_d1___type.html#a6a434f2ad6ac5cfa07c0b03ca983bf4a">DSU_CID1_Type::CCLASS</a></div><div class="ttdeci">uint32_t CCLASS</div><div class="ttdef"><b>Definition:</b> dsu.h:463</div></div>
<div class="ttc" id="union_d_s_u___m_e_m_t_y_p_e___type_html"><div class="ttname"><a href="union_d_s_u___m_e_m_t_y_p_e___type.html">DSU_MEMTYPE_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:309</div></div>
<div class="ttc" id="union_d_s_u___p_i_d1___type_html_a00638eca3237e0bfedae6c22418203e5"><div class="ttname"><a href="union_d_s_u___p_i_d1___type.html#a00638eca3237e0bfedae6c22418203e5">DSU_PID1_Type::JEPIDCL</a></div><div class="ttdeci">uint32_t JEPIDCL</div><div class="ttdef"><b>Definition:</b> dsu.h:372</div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html_a351cf48be2b0e2845a7a8987c3c869f8"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html#a351cf48be2b0e2845a7a8987c3c869f8">DSU_PID4_Type::JEPCC</a></div><div class="ttdeci">uint32_t JEPCC</div><div class="ttdef"><b>Definition:</b> dsu.h:329</div></div>
<div class="ttc" id="struct_dsu_html_acd4b45b637efcb62b9f67c877dcbb4ce"><div class="ttname"><a href="struct_dsu.html#acd4b45b637efcb62b9f67c877dcbb4ce">Dsu::CID0</a></div><div class="ttdeci">__I DSU_CID0_Type CID0</div><div class="ttdoc">Offset: 0x1FF0 (R/ 32) Component Identification 0. </div><div class="ttdef"><b>Definition:</b> dsu.h:542</div></div>
<div class="ttc" id="union_d_s_u___p_i_d4___type_html_aff254cb82f68cb64e7f09f0e49aff7f6"><div class="ttname"><a href="union_d_s_u___p_i_d4___type.html#aff254cb82f68cb64e7f09f0e49aff7f6">DSU_PID4_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:333</div></div>
<div class="ttc" id="union_d_s_u___l_e_n_g_t_h___type_html_adadf43167c8c012916cd60e1916a93f3"><div class="ttname"><a href="union_d_s_u___l_e_n_g_t_h___type.html#adadf43167c8c012916cd60e1916a93f3">DSU_LENGTH_Type::LENGTH</a></div><div class="ttdeci">uint32_t LENGTH</div><div class="ttdef"><b>Definition:</b> dsu.h:176</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_aa5a2580fa69f97b349dba6650dfec919"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#aa5a2580fa69f97b349dba6650dfec919">DSU_DID_Type::REVISION</a></div><div class="ttdeci">uint32_t REVISION</div><div class="ttdef"><b>Definition:</b> dsu.h:231</div></div>
<div class="ttc" id="union_d_s_u___d_a_t_a___type_html"><div class="ttname"><a href="union_d_s_u___d_a_t_a___type.html">DSU_DATA_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:192</div></div>
<div class="ttc" id="struct_dsu_html_a37a45b5734e68c25515884abbc7354bc"><div class="ttname"><a href="struct_dsu.html#a37a45b5734e68c25515884abbc7354bc">Dsu::CTRL</a></div><div class="ttdeci">__O DSU_CTRL_Type CTRL</div><div class="ttdoc">Offset: 0x0000 ( /W 8) Control. </div><div class="ttdef"><b>Definition:</b> dsu.h:522</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_a6c012a1306fb8f409347e5a8a333998a"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#a6c012a1306fb8f409347e5a8a333998a">DSU_STATUSA_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:95</div></div>
<div class="ttc" id="union_d_s_u___l_e_n_g_t_h___type_html"><div class="ttname"><a href="union_d_s_u___l_e_n_g_t_h___type.html">DSU_LENGTH_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:173</div></div>
<div class="ttc" id="union_d_s_u___d_c_c___type_html_a7be3abb1e94c3dae4c10b6a4ce5253de"><div class="ttname"><a href="union_d_s_u___d_c_c___type.html#a7be3abb1e94c3dae4c10b6a4ce5253de">DSU_DCC_Type::DATA</a></div><div class="ttdeci">uint32_t DATA</div><div class="ttdef"><b>Definition:</b> dsu.h:212</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_a23415dfa2ba81d7e98774bd358c40db8"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#a23415dfa2ba81d7e98774bd358c40db8">DSU_STATUSA_Type::BERR</a></div><div class="ttdeci">uint8_t BERR</div><div class="ttdef"><b>Definition:</b> dsu.h:90</div></div>
<div class="ttc" id="struct_dsu_html_aff3083b68480ee6d95d4213577136659"><div class="ttname"><a href="struct_dsu.html#aff3083b68480ee6d95d4213577136659">Dsu::STATUSB</a></div><div class="ttdeci">__I DSU_STATUSB_Type STATUSB</div><div class="ttdoc">Offset: 0x0002 (R/ 8) Status B. </div><div class="ttdef"><b>Definition:</b> dsu.h:524</div></div>
<div class="ttc" id="struct_dsu_html_ae7543be9132a30e1a0a3d2585fa74ad7"><div class="ttname"><a href="struct_dsu.html#ae7543be9132a30e1a0a3d2585fa74ad7">Dsu::PID2</a></div><div class="ttdeci">__I DSU_PID2_Type PID2</div><div class="ttdoc">Offset: 0x1FE8 (R/ 32) Peripheral Identification 2. </div><div class="ttdef"><b>Definition:</b> dsu.h:540</div></div>
<div class="ttc" id="union_d_s_u___a_d_d_r___type_html_a21c57af42627a2ac52a4e1599582c241"><div class="ttname"><a href="union_d_s_u___a_d_d_r___type.html#a21c57af42627a2ac52a4e1599582c241">DSU_ADDR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:159</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a197b7e23186112885542ca537e8083ba"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a197b7e23186112885542ca537e8083ba">DSU_CTRL_Type::CE</a></div><div class="ttdeci">uint8_t CE</div><div class="ttdef"><b>Definition:</b> dsu.h:64</div></div>
<div class="ttc" id="struct_dsu_html_af13eeff822c0542965939b8a078bc496"><div class="ttname"><a href="struct_dsu.html#af13eeff822c0542965939b8a078bc496">Dsu::LENGTH</a></div><div class="ttdeci">__IO DSU_LENGTH_Type LENGTH</div><div class="ttdoc">Offset: 0x0008 (R/W 32) Length. </div><div class="ttdef"><b>Definition:</b> dsu.h:527</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html_aa77daad8160c0503bf4348a988c1580d"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html#aa77daad8160c0503bf4348a988c1580d">DSU_PID2_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:399</div></div>
<div class="ttc" id="union_d_s_u___p_i_d3___type_html_a598eacfd55f65545266573f0a4008e3b"><div class="ttname"><a href="union_d_s_u___p_i_d3___type.html#a598eacfd55f65545266573f0a4008e3b">DSU_PID3_Type::REVAND</a></div><div class="ttdeci">uint32_t REVAND</div><div class="ttdef"><b>Definition:</b> dsu.h:421</div></div>
<div class="ttc" id="union_d_s_u___d_i_d___type_html_a391b0d47c1bbd48442298eaabe71ca61"><div class="ttname"><a href="union_d_s_u___d_i_d___type.html#a391b0d47c1bbd48442298eaabe71ca61">DSU_DID_Type::FAMILY</a></div><div class="ttdeci">uint32_t FAMILY</div><div class="ttdef"><b>Definition:</b> dsu.h:235</div></div>
<div class="ttc" id="union_d_s_u___p_i_d2___type_html"><div class="ttname"><a href="union_d_s_u___p_i_d2___type.html">DSU_PID2_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:392</div></div>
<div class="ttc" id="union_d_s_u___m_e_m_t_y_p_e___type_html_a3dca5becd5a8a8e28fe39180c824eaaf"><div class="ttname"><a href="union_d_s_u___m_e_m_t_y_p_e___type.html#a3dca5becd5a8a8e28fe39180c824eaaf">DSU_MEMTYPE_Type::SMEMP</a></div><div class="ttdeci">uint32_t SMEMP</div><div class="ttdef"><b>Definition:</b> dsu.h:311</div></div>
<div class="ttc" id="struct_dsu_html_af1aef1af23b9c04fa51bb38d3d49d980"><div class="ttname"><a href="struct_dsu.html#af1aef1af23b9c04fa51bb38d3d49d980">Dsu::PID4</a></div><div class="ttdeci">__I DSU_PID4_Type PID4</div><div class="ttdoc">Offset: 0x1FD0 (R/ 32) Peripheral Identification 4. </div><div class="ttdef"><b>Definition:</b> dsu.h:536</div></div>
<div class="ttc" id="union_d_s_u___c_i_d0___type_html_a4f67dbdccd818eacce9caee8184313b6"><div class="ttname"><a href="union_d_s_u___c_i_d0___type.html#a4f67dbdccd818eacce9caee8184313b6">DSU_CID0_Type::PREAMBLEB0</a></div><div class="ttdeci">uint32_t PREAMBLEB0</div><div class="ttdef"><b>Definition:</b> dsu.h:443</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html">DSU_CTRL_Type</a></div><div class="ttdef"><b>Definition:</b> dsu.h:58</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_a___type_html_aa8f9dffc31935fc4537884bf167786df"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_a___type.html#aa8f9dffc31935fc4537884bf167786df">DSU_STATUSA_Type::CRSTEXT</a></div><div class="ttdeci">uint8_t CRSTEXT</div><div class="ttdef"><b>Definition:</b> dsu.h:89</div></div>
<div class="ttc" id="union_d_s_u___c_t_r_l___type_html_a0b11d4226d2417422ef909e10ed17bc9"><div class="ttname"><a href="union_d_s_u___c_t_r_l___type.html#a0b11d4226d2417422ef909e10ed17bc9">DSU_CTRL_Type::MBIST</a></div><div class="ttdeci">uint8_t MBIST</div><div class="ttdef"><b>Definition:</b> dsu.h:63</div></div>
<div class="ttc" id="union_d_s_u___s_t_a_t_u_s_b___type_html_aa96f9c8c3695cc1a4535a02983201946"><div class="ttname"><a href="union_d_s_u___s_t_a_t_u_s_b___type.html#aa96f9c8c3695cc1a4535a02983201946">DSU_STATUSB_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> dsu.h:130</div></div>
<div class="ttc" id="struct_dsu_html_a0a0cae05796695f78b4e5536792c8953"><div class="ttname"><a href="struct_dsu.html#a0a0cae05796695f78b4e5536792c8953">Dsu::DATA</a></div><div class="ttdeci">__IO DSU_DATA_Type DATA</div><div class="ttdoc">Offset: 0x000C (R/W 32) Data. </div><div class="ttdef"><b>Definition:</b> dsu.h:528</div></div>
<div class="ttc" id="union_d_s_u___e_n_t_r_y___type_html_a84ed5d41044da015e6f6a3e1e04141ab"><div class="ttname"><a href="union_d_s_u___e_n_t_r_y___type.html#a84ed5d41044da015e6f6a3e1e04141ab">DSU_ENTRY_Type::EPRES</a></div><div class="ttdeci">uint32_t EPRES</div><div class="ttdef"><b>Definition:</b> dsu.h:268</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
