// Seed: 939823295
module module_0 (
    input wire id_0,
    input tri0 id_1
);
endmodule
module module_1 (
    input logic id_0,
    output supply0 id_1,
    input wire id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    output supply1 id_6,
    input tri1 id_7,
    input wire id_8,
    input supply0 id_9
);
  supply0 id_11, id_12 = 1 - id_9;
  reg id_13;
  reg id_14, id_15;
  module_0(
      id_8, id_2
  );
  initial
    if (1'h0) begin
      begin
        id_14 <= id_13;
      end
      id_14 <= id_0;
    end else id_14 = 1;
endmodule
