-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity operator_double_div6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of operator_double_div6 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "operator_double_div6,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.344000,HLS_SYN_LAT=52,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1471,HLS_SYN_LUT=1599,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (38 downto 0) := "000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (38 downto 0) := "000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (38 downto 0) := "000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (38 downto 0) := "000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (38 downto 0) := "000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (38 downto 0) := "000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (38 downto 0) := "000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (38 downto 0) := "000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (38 downto 0) := "000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (38 downto 0) := "001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (38 downto 0) := "010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (38 downto 0) := "100000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv56_1 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_141 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_lut_div3_chunk_fu_118_ap_idle : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_118_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_118_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal p_Repl2_2_reg_578 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_exp_V_1_fu_158_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal new_exp_V_1_reg_583 : STD_LOGIC_VECTOR (10 downto 0);
    signal new_mant_V_1_fu_168_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal new_mant_V_1_reg_592 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_fu_172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_599 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast_cast_fu_180_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_cast_cast_reg_604 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_610 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_618 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_V_1_fu_200_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shift_V_1_reg_624 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_629 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal shift_V_4_fu_272_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shift_V_4_reg_634 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_5_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_640 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_1_fu_298_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Repl2_1_reg_645 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_315_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_15_reg_665 : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_320_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal r_V_16_reg_670 : STD_LOGIC_VECTOR (55 downto 0);
    signal xf_V_7_fu_329_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal xf_V_7_reg_675 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal d_chunk_V_reg_681 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal d_chunk_V_1_reg_686 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_2_reg_691 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_3_reg_696 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_4_reg_701 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_5_reg_706 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_6_reg_711 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_7_reg_716 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_8_reg_721 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_9_reg_726 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_10_reg_731 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_11_reg_736 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_12_reg_741 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_13_fu_486_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_chunk_V_13_reg_746 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_118_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_118_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal call_ret2_i_i_reg_751_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret3_i_i_reg_756_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret4_i_i_reg_761_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret5_i_i_reg_766_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret6_i_i_reg_771_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret7_i_i_reg_776_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret8_i_i_reg_781_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret9_i_i_reg_786_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret10_i_i_reg_791_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret11_i_i_reg_796_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret12_i_i_reg_801_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal call_ret13_i_i_reg_806_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_118_ap_start : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_118_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_118_r_in_V : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_118_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal p_Val2_s_fu_146_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sel_tmp_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_V_cast_cast_fu_214_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sel_tmp5_demorgan_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_V_fu_226_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shift_V_2_fu_241_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shift_V_3_fu_264_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_fu_284_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal new_exp_V_fu_210_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_315_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_320_p0 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_320_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal r_V_13_cast_fu_326_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal p_Result_s_fu_335_p4 : STD_LOGIC_VECTOR (55 downto 0);
    signal xf_V_5_fu_344_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal xf_V_8_fu_350_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal new_mant_V_fu_530_p14 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Repl2_s_fu_560_p3 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_566_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (38 downto 0);

    component lut_div3_chunk IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        d_V : IN STD_LOGIC_VECTOR (3 downto 0);
        r_in_V : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component operator_double_dbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        OP : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (51 downto 0);
        din1 : IN STD_LOGIC_VECTOR (51 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component operator_double_dcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        OP : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (55 downto 0);
        din1 : IN STD_LOGIC_VECTOR (55 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;



begin
    grp_lut_div3_chunk_fu_118 : component lut_div3_chunk
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_lut_div3_chunk_fu_118_ap_start,
        ap_done => grp_lut_div3_chunk_fu_118_ap_done,
        ap_idle => grp_lut_div3_chunk_fu_118_ap_idle,
        ap_ready => grp_lut_div3_chunk_fu_118_ap_ready,
        d_V => grp_lut_div3_chunk_fu_118_d_V,
        r_in_V => grp_lut_div3_chunk_fu_118_r_in_V,
        ap_return_0 => grp_lut_div3_chunk_fu_118_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_118_ap_return_1);

    operator_double_dbkb_U9 : component operator_double_dbkb
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        OP => 1,
        din0_WIDTH => 52,
        din1_WIDTH => 11,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => new_mant_V_1_reg_592,
        din1 => grp_fu_315_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_315_p2);

    operator_double_dcud_U10 : component operator_double_dcud
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        OP => 0,
        din0_WIDTH => 56,
        din1_WIDTH => 11,
        dout_WIDTH => 56)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_320_p0,
        din1 => grp_fu_320_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_320_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_lut_div3_chunk_fu_118_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_lut_div3_chunk_fu_118_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                    grp_lut_div3_chunk_fu_118_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_lut_div3_chunk_fu_118_ap_ready = ap_const_logic_1)) then 
                    grp_lut_div3_chunk_fu_118_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                call_ret10_i_i_reg_791_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                call_ret11_i_i_reg_796_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                call_ret12_i_i_reg_801_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                call_ret13_i_i_reg_806_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                call_ret2_i_i_reg_751_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                call_ret3_i_i_reg_756_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                call_ret4_i_i_reg_761_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                call_ret5_i_i_reg_766_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                call_ret6_i_i_reg_771_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                call_ret7_i_i_reg_776_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                call_ret8_i_i_reg_781_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                call_ret9_i_i_reg_786_0 <= grp_lut_div3_chunk_fu_118_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                d_chunk_V_10_reg_731 <= xf_V_8_fu_350_p2(15 downto 12);
                d_chunk_V_11_reg_736 <= xf_V_8_fu_350_p2(11 downto 8);
                d_chunk_V_12_reg_741 <= xf_V_8_fu_350_p2(7 downto 4);
                d_chunk_V_13_reg_746 <= d_chunk_V_13_fu_486_p1;
                d_chunk_V_1_reg_686 <= xf_V_8_fu_350_p2(51 downto 48);
                d_chunk_V_2_reg_691 <= xf_V_8_fu_350_p2(47 downto 44);
                d_chunk_V_3_reg_696 <= xf_V_8_fu_350_p2(43 downto 40);
                d_chunk_V_4_reg_701 <= xf_V_8_fu_350_p2(39 downto 36);
                d_chunk_V_5_reg_706 <= xf_V_8_fu_350_p2(35 downto 32);
                d_chunk_V_6_reg_711 <= xf_V_8_fu_350_p2(31 downto 28);
                d_chunk_V_7_reg_716 <= xf_V_8_fu_350_p2(27 downto 24);
                d_chunk_V_8_reg_721 <= xf_V_8_fu_350_p2(23 downto 20);
                d_chunk_V_9_reg_726 <= xf_V_8_fu_350_p2(19 downto 16);
                d_chunk_V_reg_681 <= xf_V_8_fu_350_p2(55 downto 52);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                new_exp_V_1_reg_583 <= p_Val2_s_fu_146_p1(62 downto 52);
                new_mant_V_1_reg_592 <= new_mant_V_1_fu_168_p1;
                p_Repl2_2_reg_578 <= p_Val2_s_fu_146_p1(63 downto 63);
                    p_cast_cast_reg_604(0) <= p_cast_cast_fu_180_p3(0);
                shift_V_1_reg_624 <= shift_V_1_fu_200_p2;
                tmp_3_reg_610 <= tmp_3_fu_188_p2;
                tmp_4_reg_618 <= tmp_4_fu_194_p2;
                tmp_reg_599 <= p_Val2_s_fu_146_p1(51 downto 51);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                p_Repl2_1_reg_645 <= p_Repl2_1_fu_298_p3;
                shift_V_4_reg_634 <= shift_V_4_fu_272_p3;
                tmp_5_reg_640 <= tmp_5_fu_279_p2;
                tmp_6_reg_629 <= tmp_6_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_6_reg_629 = ap_const_lv1_1))) then
                r_V_15_reg_665 <= grp_fu_315_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (tmp_6_reg_629 = ap_const_lv1_0))) then
                r_V_16_reg_670 <= grp_fu_320_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23)) or ((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then
                reg_141 <= grp_lut_div3_chunk_fu_118_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                xf_V_7_reg_675 <= xf_V_7_fu_329_p3;
            end if;
        end if;
    end process;
    p_cast_cast_reg_604(10 downto 1) <= "0000000001";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state13, grp_lut_div3_chunk_fu_118_ap_done, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(grp_lut_div3_chunk_fu_118_ap_done, ap_CS_fsm_state39)
    begin
        if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_lut_div3_chunk_fu_118_ap_done, ap_CS_fsm_state39)
    begin
        if (((grp_lut_div3_chunk_fu_118_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= p_Result_1_fu_566_p4;
    d_chunk_V_13_fu_486_p1 <= xf_V_8_fu_350_p2(4 - 1 downto 0);
    grp_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_V_4_reg_634),52));
    grp_fu_320_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(new_mant_V_1_reg_592),56));
    grp_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_V_4_reg_634),56));
    grp_lut_div3_chunk_fu_118_ap_start <= grp_lut_div3_chunk_fu_118_ap_start_reg;

    grp_lut_div3_chunk_fu_118_d_V_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, d_chunk_V_reg_681, d_chunk_V_1_reg_686, d_chunk_V_2_reg_691, d_chunk_V_3_reg_696, d_chunk_V_4_reg_701, d_chunk_V_5_reg_706, d_chunk_V_6_reg_711, d_chunk_V_7_reg_716, d_chunk_V_8_reg_721, d_chunk_V_9_reg_726, d_chunk_V_10_reg_731, d_chunk_V_11_reg_736, d_chunk_V_12_reg_741, d_chunk_V_13_reg_746, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_13_reg_746;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_12_reg_741;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_11_reg_736;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_10_reg_731;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_9_reg_726;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_8_reg_721;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_7_reg_716;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_6_reg_711;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_5_reg_706;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_4_reg_701;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_3_reg_696;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_2_reg_691;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_1_reg_686;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_lut_div3_chunk_fu_118_d_V <= d_chunk_V_reg_681;
        else 
            grp_lut_div3_chunk_fu_118_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_118_r_in_V_assign_proc : process(reg_141, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state29, ap_CS_fsm_state31, ap_CS_fsm_state33, ap_CS_fsm_state35, ap_CS_fsm_state37, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_lut_div3_chunk_fu_118_r_in_V <= reg_141;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_lut_div3_chunk_fu_118_r_in_V <= ap_const_lv2_0;
        else 
            grp_lut_div3_chunk_fu_118_r_in_V <= "XX";
        end if; 
    end process;

    new_exp_V_1_fu_158_p4 <= p_Val2_s_fu_146_p1(62 downto 52);
    new_exp_V_fu_210_p2 <= std_logic_vector(unsigned(new_exp_V_1_reg_583) - unsigned(p_cast_cast_reg_604));
    new_mant_V_1_fu_168_p1 <= p_Val2_s_fu_146_p1(52 - 1 downto 0);
    new_mant_V_fu_530_p14 <= ((((((((((((call_ret2_i_i_reg_751_0 & call_ret3_i_i_reg_756_0) & call_ret4_i_i_reg_761_0) & call_ret5_i_i_reg_766_0) & call_ret6_i_i_reg_771_0) & call_ret7_i_i_reg_776_0) & call_ret8_i_i_reg_781_0) & call_ret9_i_i_reg_786_0) & call_ret10_i_i_reg_791_0) & call_ret11_i_i_reg_796_0) & call_ret12_i_i_reg_801_0) & call_ret13_i_i_reg_806_0) & grp_lut_div3_chunk_fu_118_ap_return_0);
    p_1_fu_284_p3 <= 
        ap_const_lv11_7FF when (tmp_5_fu_279_p2(0) = '1') else 
        ap_const_lv11_0;
    p_Repl2_1_fu_298_p3 <= 
        p_1_fu_284_p3 when (tmp_2_fu_292_p2(0) = '1') else 
        new_exp_V_fu_210_p2;
    p_Repl2_s_fu_560_p3 <= 
        new_mant_V_1_reg_592 when (tmp_5_reg_640(0) = '1') else 
        new_mant_V_fu_530_p14;
    p_Result_1_fu_566_p4 <= ((p_Repl2_2_reg_578 & p_Repl2_1_reg_645) & p_Repl2_s_fu_560_p3);
    
    p_Result_s_fu_335_p4_proc : process(xf_V_7_reg_675)
    begin
        p_Result_s_fu_335_p4 <= xf_V_7_reg_675;
        p_Result_s_fu_335_p4(52) <= ap_const_lv1_1(0);
    end process;

    p_Val2_s_fu_146_p1 <= in_r;
    p_cast_cast_fu_180_p3 <= 
        ap_const_lv11_2 when (tmp_fu_172_p3(0) = '1') else 
        ap_const_lv11_3;
    r_V_13_cast_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_15_reg_665),56));
    sel_tmp1_fu_236_p2 <= (tmp_4_reg_618 and sel_tmp_fu_231_p2);
    sel_tmp5_demorgan_fu_248_p2 <= (tmp_4_reg_618 or tmp_3_reg_610);
    sel_tmp5_fu_252_p2 <= (sel_tmp5_demorgan_fu_248_p2 xor ap_const_lv1_1);
    sel_tmp6_fu_258_p2 <= (tmp_6_fu_221_p2 and sel_tmp5_fu_252_p2);
    sel_tmp_fu_231_p2 <= (tmp_3_reg_610 xor ap_const_lv1_1);
    shift_V_1_fu_200_p2 <= std_logic_vector(signed(ap_const_lv11_7FE) + signed(new_exp_V_1_fu_158_p4));
    shift_V_2_fu_241_p3 <= 
        shift_V_cast_cast_fu_214_p3 when (sel_tmp1_fu_236_p2(0) = '1') else 
        shift_V_1_reg_624;
    shift_V_3_fu_264_p3 <= 
        shift_V_fu_226_p2 when (sel_tmp6_fu_258_p2(0) = '1') else 
        shift_V_2_fu_241_p3;
    shift_V_4_fu_272_p3 <= 
        ap_const_lv11_1 when (tmp_3_reg_610(0) = '1') else 
        shift_V_3_fu_264_p3;
    shift_V_cast_cast_fu_214_p3 <= 
        ap_const_lv11_1 when (tmp_reg_599(0) = '1') else 
        ap_const_lv11_2;
    shift_V_fu_226_p2 <= std_logic_vector(unsigned(ap_const_lv11_2) - unsigned(new_exp_V_1_reg_583));
    tmp_1_fu_206_p2 <= "1" when (unsigned(p_cast_cast_reg_604) > unsigned(new_exp_V_1_reg_583)) else "0";
    tmp_2_fu_292_p2 <= (tmp_5_fu_279_p2 or tmp_1_fu_206_p2);
    tmp_3_fu_188_p2 <= "1" when (new_exp_V_1_fu_158_p4 = ap_const_lv11_0) else "0";
    tmp_4_fu_194_p2 <= "1" when (unsigned(p_cast_cast_fu_180_p3) < unsigned(new_exp_V_1_fu_158_p4)) else "0";
    tmp_5_fu_279_p2 <= "1" when (new_exp_V_1_reg_583 = ap_const_lv11_7FF) else "0";
    tmp_6_fu_221_p2 <= "1" when (unsigned(new_exp_V_1_reg_583) < unsigned(ap_const_lv11_3)) else "0";
    tmp_fu_172_p3 <= p_Val2_s_fu_146_p1(51 downto 51);
    xf_V_5_fu_344_p3 <= 
        xf_V_7_reg_675 when (tmp_3_reg_610(0) = '1') else 
        p_Result_s_fu_335_p4;
    xf_V_7_fu_329_p3 <= 
        r_V_13_cast_fu_326_p1 when (tmp_6_reg_629(0) = '1') else 
        r_V_16_reg_670;
    xf_V_8_fu_350_p2 <= std_logic_vector(unsigned(ap_const_lv56_1) + unsigned(xf_V_5_fu_344_p3));
end behav;
