{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 17:40:51 2016 " "Info: Processing started: Thu Nov 17 17:40:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 11Counter -c 11Counter --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 11Counter -c 11Counter --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11Counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 11Counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 11Counter " "Info: Found entity 1: 11Counter" {  } { { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "11Counter " "Info: Elaborating entity \"11Counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst1 " "Info: Elaborating entity \"7448\" for hierarchy \"7448:inst1\"" {  } { { "11Counter.bdf" "inst1" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 24 576 696 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst1 " "Info: Elaborated megafunction instantiation \"7448:inst1\"" {  } { { "11Counter.bdf" "" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 24 576 696 184 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "PlainCounter.v 1 1 " "Warning: Using design file PlainCounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PlainCounter " "Info: Found entity 1: PlainCounter" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlainCounter PlainCounter:inst " "Info: Elaborating entity \"PlainCounter\" for hierarchy \"PlainCounter:inst\"" {  } { { "11Counter.bdf" "inst" { Schematic "E:/ZWQshudian/11Counter.bdf" { { 72 192 288 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlainCounter.v(9) " "Warning (10230): Verilog HDL assignment warning at PlainCounter.v(9): truncated value with size 32 to match size of target (4)" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlainCounter.v(14) " "Warning (10230): Verilog HDL assignment warning at PlainCounter.v(14): truncated value with size 32 to match size of target (4)" {  } { { "PlainCounter.v" "" { Text "E:/ZWQshudian/PlainCounter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 17 17:40:52 2016 " "Info: Processing ended: Thu Nov 17 17:40:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
